{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1701899598844 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trabalhofinal EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"trabalhofinal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701899598860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701899598894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701899598894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701899598894 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllcanhao:p1\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pllcanhao:p1\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllcanhao:p1\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pllcanhao:p1\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1701899598943 ""}  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 306 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701899598943 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllcanhao:p2\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pllcanhao:p2\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllcanhao:p2\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pllcanhao:p2\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 886 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1701899598943 ""}  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 886 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701899598943 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllcanhao:p3\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pllcanhao:p3\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllcanhao:p3\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pllcanhao:p3\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 865 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1701899598943 ""}  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 865 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701899598943 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllcanhao:p4\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pllcanhao:p4\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllcanhao:p4\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pllcanhao:p4\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 844 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1701899598943 ""}  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 844 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701899598943 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllcanhao:p5\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pllcanhao:p5\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllcanhao:p5\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pllcanhao:p5\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 823 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1701899598943 ""}  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 823 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701899598943 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllcanhao:p6\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pllcanhao:p6\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllcanhao:p6\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pllcanhao:p6\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 802 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1701899598943 ""}  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 802 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701899598943 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllcanhao:p7\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pllcanhao:p7\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllcanhao:p7\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] 6 25 0 0 " "Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pllcanhao:p7\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 781 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1701899598951 ""}  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 781 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1701899598951 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701899599032 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701899599041 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701899599196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701899599196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1701899599196 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701899599196 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 5071 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701899599205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 5073 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701899599205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 5075 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701899599205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 5077 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701899599205 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 5079 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1701899599205 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701899599205 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701899599205 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1701899599205 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "pllcanhao:p2\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 pllcanhao:p1\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 " "Successfully merged PLL pllcanhao:p2\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 and PLL pllcanhao:p1\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllcanhao:p2|altpll:altpll_component|pllcanhao_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 886 9662 10382 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1701899599957 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "pllcanhao:p3\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 pllcanhao:p2\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 " "Successfully merged PLL pllcanhao:p3\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 and PLL pllcanhao:p2\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllcanhao:p3|altpll:altpll_component|pllcanhao_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 865 9662 10382 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1701899599957 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "pllcanhao:p4\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 pllcanhao:p3\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 " "Successfully merged PLL pllcanhao:p4\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 and PLL pllcanhao:p3\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllcanhao:p4|altpll:altpll_component|pllcanhao_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 844 9662 10382 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1701899599957 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "pllcanhao:p5\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 pllcanhao:p4\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 " "Successfully merged PLL pllcanhao:p5\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 and PLL pllcanhao:p4\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllcanhao:p5|altpll:altpll_component|pllcanhao_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 823 9662 10382 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1701899599957 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "pllcanhao:p6\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 pllcanhao:p5\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 " "Successfully merged PLL pllcanhao:p6\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 and PLL pllcanhao:p5\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllcanhao:p6|altpll:altpll_component|pllcanhao_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 802 9662 10382 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1701899599957 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "pllcanhao:p7\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 pllcanhao:p6\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 " "Successfully merged PLL pllcanhao:p7\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1 and PLL pllcanhao:p6\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|pll1" {  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllcanhao:p7|altpll:altpll_component|pllcanhao_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 781 9662 10382 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1701899599957 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1701899600153 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1701899600153 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1701899600153 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1701899600153 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trabalhofinal.sdc " "Synopsys Design Constraints File file not found: 'trabalhofinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701899600161 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50MHz " "Node: clk_50MHz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1701899600161 "|casca|clk_50MHz"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: p7\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: p7\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1701899600169 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1701899600169 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1701899600169 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1701899600169 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1701899600169 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1701899600169 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1701899600169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1701899600169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1701899600169 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1701899600169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50MHz~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk_50MHz~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701899600227 ""}  } { { "../scr/casca.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/scr/casca.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_50MHz~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 5034 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701899600227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllcanhao:p7\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pllcanhao:p7\|altpll:altpll_component\|pllcanhao_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701899600227 ""}  } { { "db/pllcanhao_altpll.v" "" { Text "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/db/pllcanhao_altpll.v" 77 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllcanhao:p7|altpll:altpll_component|pllcanhao_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 781 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701899600227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701899600227 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 3068 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701899600227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1701899600227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 4558 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701899600227 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 3583 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1701899600227 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1701899600227 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 0 { 0 ""} 0 3989 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701899600227 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701899600481 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701899600481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701899600481 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701899600490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701899600490 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701899600490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701899600490 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701899600490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701899600523 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1701899600531 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701899600531 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701899600614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701899601074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701899601344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701899601360 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701899601874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701899601874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701899602127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1701899602835 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701899602835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701899603295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1701899603295 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1701899603295 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701899603295 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1701899603319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701899603360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701899603609 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701899603635 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701899603904 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701899604299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/output_files/trabalhofinal.fit.smsg " "Generated suppressed messages file C:/Users/debor/OneDrive/Documentos/projetosHDL/trabalhofinal/prj/output_files/trabalhofinal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701899605119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5386 " "Peak virtual memory: 5386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701899605547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 18:53:25 2023 " "Processing ended: Wed Dec 06 18:53:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701899605547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701899605547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701899605547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701899605547 ""}
