<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : DRAM Timings 4 Register - dramtiming4</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : DRAM Timings 4 Register - dramtiming4</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_d_r___c_t_l.html">Register Group : SDRAM Controller Module - ALT_SDR_CTL</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register implements JEDEC standardized timing parameters. It should be programmed in clock cycles, for the value specified by the memory vendor.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[9:0] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT">Self-refresh Exit</a> </td></tr>
<tr>
<td align="left">[19:10] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT">Power Down Exit</a> </td></tr>
<tr>
<td align="left">[23:20] </td><td align="left">RW </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES">Minimum Low Power State Cycles</a> </td></tr>
<tr>
<td align="left">[31:24] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Self-refresh Exit - selfrfshexit </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfa9098014cd126dba0a8fe5faba280d8"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT"></a></p>
<p>The self refresh exit cycles, tXS.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa24e7e71a101da2f77eba0df25877eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#gaa24e7e71a101da2f77eba0df25877eb6">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa24e7e71a101da2f77eba0df25877eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d521501540c2b03ee0fe335cc2d47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga23d521501540c2b03ee0fe335cc2d47b">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga23d521501540c2b03ee0fe335cc2d47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7449f95274c6733bf47519354b68fa97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga7449f95274c6733bf47519354b68fa97">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga7449f95274c6733bf47519354b68fa97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga676d77351e0f61c6419a0c773e834aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga676d77351e0f61c6419a0c773e834aec">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_SET_MSK</a>&#160;&#160;&#160;0x000003ff</td></tr>
<tr class="separator:ga676d77351e0f61c6419a0c773e834aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c641e24ac9b9e0b4482ec5c12be0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#gab0c641e24ac9b9e0b4482ec5c12be0b3">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_CLR_MSK</a>&#160;&#160;&#160;0xfffffc00</td></tr>
<tr class="separator:gab0c641e24ac9b9e0b4482ec5c12be0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea934cfe430f1641d4e6db5e209e4288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#gaea934cfe430f1641d4e6db5e209e4288">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaea934cfe430f1641d4e6db5e209e4288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b2bf7632db80491a063bb030000d940"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga7b2bf7632db80491a063bb030000d940">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000003ff) &gt;&gt; 0)</td></tr>
<tr class="separator:ga7b2bf7632db80491a063bb030000d940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa42add404ffab3eae20ccd1a17647321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#gaa42add404ffab3eae20ccd1a17647321">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000003ff)</td></tr>
<tr class="separator:gaa42add404ffab3eae20ccd1a17647321"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Power Down Exit - pwrdownexit </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp60b0296379314f57cda28a34387da24a"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT"></a></p>
<p>The power down exit cycles, tXPDLL.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4ad1e3c686e47e1293a803b7f8f56207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga4ad1e3c686e47e1293a803b7f8f56207">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga4ad1e3c686e47e1293a803b7f8f56207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533206bc1413df11e080df43697f5737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga533206bc1413df11e080df43697f5737">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_MSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:ga533206bc1413df11e080df43697f5737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebaa44d727c7592b7691c88e0abdfa3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#gaebaa44d727c7592b7691c88e0abdfa3b">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaebaa44d727c7592b7691c88e0abdfa3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78214ddf7e7d8f3158f95b321e393016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga78214ddf7e7d8f3158f95b321e393016">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_SET_MSK</a>&#160;&#160;&#160;0x000ffc00</td></tr>
<tr class="separator:ga78214ddf7e7d8f3158f95b321e393016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e6dc095c3586111019822052107210a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga4e6dc095c3586111019822052107210a">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_CLR_MSK</a>&#160;&#160;&#160;0xfff003ff</td></tr>
<tr class="separator:ga4e6dc095c3586111019822052107210a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacab520d03b92f3efa9bbc180bdef2cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#gacab520d03b92f3efa9bbc180bdef2cdd">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gacab520d03b92f3efa9bbc180bdef2cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga880574bb84755343642483d5db4c9647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga880574bb84755343642483d5db4c9647">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000ffc00) &gt;&gt; 10)</td></tr>
<tr class="separator:ga880574bb84755343642483d5db4c9647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44114255c645d3ab3b6d6647b713acbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga44114255c645d3ab3b6d6647b713acbb">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x000ffc00)</td></tr>
<tr class="separator:ga44114255c645d3ab3b6d6647b713acbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Minimum Low Power State Cycles - minpwrsavecycles </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7658c1d700ee0f7b326b5804e0605d7c"></a><a class="anchor" id="ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES"></a></p>
<p>The minimum number of cycles to stay in a low power state. This applies to both power down and self-refresh and should be set to the greater of tPD and tCKESR.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad46c5769355a99ba5951cada2cd4c445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#gad46c5769355a99ba5951cada2cd4c445">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_LSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gad46c5769355a99ba5951cada2cd4c445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f0b74e8e48a3b18ce0ed865a6841156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga7f0b74e8e48a3b18ce0ed865a6841156">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga7f0b74e8e48a3b18ce0ed865a6841156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cd72f286c4d288706596865baf959f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga64cd72f286c4d288706596865baf959f">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_WIDTH</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga64cd72f286c4d288706596865baf959f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a12317981410e4471612982b9029df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga4a12317981410e4471612982b9029df3">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_SET_MSK</a>&#160;&#160;&#160;0x00f00000</td></tr>
<tr class="separator:ga4a12317981410e4471612982b9029df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6adf3f8f6b40266f5936931cbfadc09e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga6adf3f8f6b40266f5936931cbfadc09e">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_CLR_MSK</a>&#160;&#160;&#160;0xff0fffff</td></tr>
<tr class="separator:ga6adf3f8f6b40266f5936931cbfadc09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84bc111b1d1441aaa6d13e3fff7d71f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga84bc111b1d1441aaa6d13e3fff7d71f1">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga84bc111b1d1441aaa6d13e3fff7d71f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930937cfc0654f0f3be6b7ddff50d1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga930937cfc0654f0f3be6b7ddff50d1ce">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00f00000) &gt;&gt; 20)</td></tr>
<tr class="separator:ga930937cfc0654f0f3be6b7ddff50d1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5fd365540033240f3e2be452cc8881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga1b5fd365540033240f3e2be452cc8881">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 20) &amp; 0x00f00000)</td></tr>
<tr class="separator:ga1b5fd365540033240f3e2be452cc8881"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4__s">ALT_SDR_CTL_DRAMTIMING4_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga12296f7e425c68e15b1fc122986f626c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga12296f7e425c68e15b1fc122986f626c">ALT_SDR_CTL_DRAMTIMING4_OFST</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:ga12296f7e425c68e15b1fc122986f626c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7cb12e1395182e2dd23602de101f4f0e"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4__s">ALT_SDR_CTL_DRAMTIMING4_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga7cb12e1395182e2dd23602de101f4f0e">ALT_SDR_CTL_DRAMTIMING4_t</a></td></tr>
<tr class="separator:ga7cb12e1395182e2dd23602de101f4f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4__s" id="struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SDR_CTL_DRAMTIMING4_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html">ALT_SDR_CTL_DRAMTIMING4</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a056bec456995908a9b334bd46183261b"></a>uint32_t</td>
<td class="fieldname">
selfrfshexit: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT">Self-refresh Exit</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae28edda956c2722b7fe5dbe871411d8e"></a>uint32_t</td>
<td class="fieldname">
pwrdownexit: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT">Power Down Exit</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8487d496a8625dc87ddb6f5fc0b325fc"></a>uint32_t</td>
<td class="fieldname">
minpwrsavecycles: 4</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES">Minimum Low Power State Cycles</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="affce0e01a2f5a33002cc432fed9ff9eb"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 8</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaa24e7e71a101da2f77eba0df25877eb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga23d521501540c2b03ee0fe335cc2d47b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7449f95274c6733bf47519354b68fa97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga676d77351e0f61c6419a0c773e834aec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_SET_MSK&#160;&#160;&#160;0x000003ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab0c641e24ac9b9e0b4482ec5c12be0b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_CLR_MSK&#160;&#160;&#160;0xfffffc00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaea934cfe430f1641d4e6db5e209e4288"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga7b2bf7632db80491a063bb030000d940"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000003ff) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa42add404ffab3eae20ccd1a17647321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x000003ff)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT">ALT_SDR_CTL_DRAMTIMING4_SELFRFSHEXIT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4ad1e3c686e47e1293a803b7f8f56207"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga533206bc1413df11e080df43697f5737"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_MSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaebaa44d727c7592b7691c88e0abdfa3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga78214ddf7e7d8f3158f95b321e393016"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_SET_MSK&#160;&#160;&#160;0x000ffc00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4e6dc095c3586111019822052107210a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_CLR_MSK&#160;&#160;&#160;0xfff003ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacab520d03b92f3efa9bbc180bdef2cdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga880574bb84755343642483d5db4c9647"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000ffc00) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga44114255c645d3ab3b6d6647b713acbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x000ffc00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT">ALT_SDR_CTL_DRAMTIMING4_PWRDOWNEXIT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad46c5769355a99ba5951cada2cd4c445"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_LSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7f0b74e8e48a3b18ce0ed865a6841156"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga64cd72f286c4d288706596865baf959f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_WIDTH&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4a12317981410e4471612982b9029df3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_SET_MSK&#160;&#160;&#160;0x00f00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6adf3f8f6b40266f5936931cbfadc09e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_CLR_MSK&#160;&#160;&#160;0xff0fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga84bc111b1d1441aaa6d13e3fff7d71f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga930937cfc0654f0f3be6b7ddff50d1ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00f00000) &gt;&gt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1b5fd365540033240f3e2be452cc8881"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 20) &amp; 0x00f00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES">ALT_SDR_CTL_DRAMTIMING4_MINPWRSAVECYCLES</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga12296f7e425c68e15b1fc122986f626c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SDR_CTL_DRAMTIMING4_OFST&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html">ALT_SDR_CTL_DRAMTIMING4</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga7cb12e1395182e2dd23602de101f4f0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#struct_a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4__s">ALT_SDR_CTL_DRAMTIMING4_s</a> <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html#ga7cb12e1395182e2dd23602de101f4f0e">ALT_SDR_CTL_DRAMTIMING4_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_d_r___c_t_l___d_r_a_m_t_i_m_i_n_g4.html">ALT_SDR_CTL_DRAMTIMING4</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
