
####################################################################################
# Generated by Vivado 2022.1 built on 'Mon Apr 18 15:48:16 MDT 2022' by 'xbuild'
# Command Used: write_xdc -force E:/Project/Vivado2022_1/zcu104_PL_DDR_test/prj/zcu104_PL_DDR_test/system.xdc
####################################################################################


####################################################################################
# Constraints from file : 'system_zynq_ultra_ps_e_0_0.xdc'
####################################################################################

##############################PS XDC#########################################
############################################################################
##
##  Xilinx, Inc. 2006            www.xilinx.com
############################################################################
##  File name :       psu_constraints.xdc
##
##  Details :     Constraints file
##                    FPGA family:       zynq
##                    FPGA:              PROD-2
##                    Device Size:       xczu7ev
##                    Package:           ffvc1156
##                    Speedgrade:        -2
##
##
############################################################################
############################################################################
############################################################################
# Clock constraints                                                        #
############################################################################
current_instance system_i/zynq_ultra_ps_e_0/inst
create_clock -period 4.000 -name clk_pl_0 [get_pins {PS8_i/PLCLK[0]}]



set_property DONT_TOUCH true [get_cells PS8_i]


####################################################################################
# Constraints from file : 'bd_ccdc_microblaze_I_0.xdc'
####################################################################################

current_instance -quiet
current_instance system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0
set_false_path -through [get_ports -scoped_to_current_instance Reset]

# Waivers for FPU and hardware multiplier
create_waiver -type DRC -id {DPIP-1} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~A[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Thu Jun 13 22:44:54 GMT 2024"
create_waiver -type DRC -id {DPIP-1} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~B[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Thu Jun 13 22:44:54 GMT 2024"
create_waiver -type DRC -id {DPIP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~A[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Thu Jun 13 22:44:54 GMT 2024"
create_waiver -type DRC -id {DPIP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~B[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Thu Jun 13 22:44:54 GMT 2024"
create_waiver -type DRC -id {DPOP-1} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~P* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Thu Jun 13 22:44:54 GMT 2024"
create_waiver -type DRC -id {DPOP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~P* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Thu Jun 13 22:44:54 GMT 2024"
create_waiver -type DRC -id {DPOP-3} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~P* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Thu Jun 13 22:44:54 GMT 2024"
create_waiver -type DRC -id {DPOP-3} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~*OUT* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Thu Jun 13 22:44:54 GMT 2024"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~P[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Thu Jun 13 22:44:54 GMT 2024"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~PATTERN* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Thu Jun 13 22:44:54 GMT 2024"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~*OUT* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Thu Jun 13 22:44:54 GMT 2024"


####################################################################################
# Constraints from file : 'bd_ccdc_rst_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_ccdc_rst_0_0.xdc'
####################################################################################


# file: bd_ccdc_rst_0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_ccdc_ilmb_0.xdc'
####################################################################################

current_instance -quiet
current_instance system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]


####################################################################################
# Constraints from file : 'bd_ccdc_dlmb_0.xdc'
####################################################################################

current_instance -quiet
current_instance system_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]


####################################################################################
# Constraints from file : 'bd_ccdc_iomodule_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'system_ddr4_0_5_microblaze_mcs_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'system_ddr4_0_5.xdc'
####################################################################################

## please copy over all contents of the XDC when it is merged with othe XDC files ##

## Clock constraint for input system clock which drives MMCM for the design

## The frequency of the input clock is as per GUI selected input clock period

current_instance -quiet
create_clock -period 3.335 [get_ports clk_300mhz_clk_p]


## Below pin LOC constraints are for system clock and system reset and

## memory related pins

set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[38]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[39]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[32]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[36]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[33]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[37]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[34]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[35]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[30]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[31]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_odt]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[28]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[29]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[62]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[61]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[60]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[58]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_act_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[26]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[27]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[24]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[63]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[56]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[59]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_cke]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_cs_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[25]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[52]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[57]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_bg[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_ba[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[18]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[20]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[22]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[23]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[54]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[53]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[50]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_ba[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[19]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[21]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[55]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[49]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[48]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[51]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_bg[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[45]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[44]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_ck_t]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[47]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[46]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[42]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_ck_c]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_c[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dqs_t[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[40]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[43]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_adr[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dm_n[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_dq[41]}]




set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[4]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[0]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[0]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[38]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[39]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[2]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[32]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[36]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[33]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[37]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[34]}]

set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[35]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[30]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[31]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_odt]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[28]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[29]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[58]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_act_n]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[26]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[27]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[24]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[63]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[56]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[59]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_cke]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_cs_n]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[25]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[3]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[57]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_bg[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_ba[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[18]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[20]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[22]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[23]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[53]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_ba[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[16]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[19]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[21]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[2]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[2]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[55]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[51]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[13]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[12]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_bg[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[15]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[16]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[17]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[45]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[44]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports ddr4_sdram_ck_t]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[11]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[10]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[8]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[46]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[42]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[2]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports ddr4_sdram_ck_c]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[9]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[8]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[9]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[12]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[15]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_c[5]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_dqs_t[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[43]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[3]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[7]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_adr[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dm_n[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[10]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[13]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_dq[41]}]


## These signals once asserted, stays asserted for multiple clock cycles.

## False path constraint is added to improve the HOLD timing.

current_instance system_i/ddr4_0/inst
set_false_path -hold -to [get_pins */*/*/*/*/*.u_xiphy_control/xiphy_control/RIU_ADDR*]
set_false_path -hold -to [get_pins */*/*/*/*/*.u_xiphy_control/xiphy_control/RIU_WR_DATA*]


current_instance -quiet
set_property SLEW FAST [get_ports [list ddr4_sdram_act_n ddr4_sdram_ck_c ddr4_sdram_ck_t ddr4_sdram_cke ddr4_sdram_odt {ddr4_sdram_adr[0]} {ddr4_sdram_adr[10]} {ddr4_sdram_adr[11]} {ddr4_sdram_adr[12]} {ddr4_sdram_adr[13]} {ddr4_sdram_adr[14]} {ddr4_sdram_adr[15]} {ddr4_sdram_adr[16]} {ddr4_sdram_adr[1]} {ddr4_sdram_adr[2]} {ddr4_sdram_adr[3]} {ddr4_sdram_adr[4]} {ddr4_sdram_adr[5]} {ddr4_sdram_adr[6]} {ddr4_sdram_adr[7]} {ddr4_sdram_adr[8]} {ddr4_sdram_adr[9]} {ddr4_sdram_ba[0]} {ddr4_sdram_ba[1]} {ddr4_sdram_bg[0]} {ddr4_sdram_bg[1]} {ddr4_sdram_dq[0]} {ddr4_sdram_dq[10]} {ddr4_sdram_dq[11]} {ddr4_sdram_dq[12]} {ddr4_sdram_dq[13]} {ddr4_sdram_dq[14]} {ddr4_sdram_dq[15]} {ddr4_sdram_dq[16]} {ddr4_sdram_dq[17]} {ddr4_sdram_dq[18]} {ddr4_sdram_dq[19]} {ddr4_sdram_dq[1]} {ddr4_sdram_dq[20]} {ddr4_sdram_dq[21]} {ddr4_sdram_dq[22]} {ddr4_sdram_dq[23]} {ddr4_sdram_dq[24]} {ddr4_sdram_dq[25]} {ddr4_sdram_dq[26]} {ddr4_sdram_dq[27]} {ddr4_sdram_dq[28]} {ddr4_sdram_dq[29]} {ddr4_sdram_dq[2]} {ddr4_sdram_dq[30]} {ddr4_sdram_dq[31]} {ddr4_sdram_dq[32]} {ddr4_sdram_dq[33]} {ddr4_sdram_dq[34]} {ddr4_sdram_dq[35]} {ddr4_sdram_dq[36]} {ddr4_sdram_dq[37]} {ddr4_sdram_dq[38]} {ddr4_sdram_dq[39]} {ddr4_sdram_dq[3]} {ddr4_sdram_dq[40]} {ddr4_sdram_dq[41]} {ddr4_sdram_dq[42]} {ddr4_sdram_dq[43]} {ddr4_sdram_dq[44]} {ddr4_sdram_dq[45]} {ddr4_sdram_dq[46]} {ddr4_sdram_dq[47]} {ddr4_sdram_dq[48]} {ddr4_sdram_dq[49]} {ddr4_sdram_dq[4]} {ddr4_sdram_dq[50]} {ddr4_sdram_dq[51]} {ddr4_sdram_dq[52]} {ddr4_sdram_dq[53]} {ddr4_sdram_dq[54]} {ddr4_sdram_dq[55]} {ddr4_sdram_dq[56]} {ddr4_sdram_dq[57]} {ddr4_sdram_dq[58]} {ddr4_sdram_dq[59]} {ddr4_sdram_dq[5]} {ddr4_sdram_dq[60]} {ddr4_sdram_dq[61]} {ddr4_sdram_dq[62]} {ddr4_sdram_dq[63]} {ddr4_sdram_dq[6]} {ddr4_sdram_dq[7]} {ddr4_sdram_dq[8]} {ddr4_sdram_dq[9]} {ddr4_sdram_dqs_c[0]} {ddr4_sdram_dqs_c[1]} {ddr4_sdram_dqs_c[2]} {ddr4_sdram_dqs_c[3]} {ddr4_sdram_dqs_c[4]} {ddr4_sdram_dqs_c[5]} {ddr4_sdram_dqs_c[6]} {ddr4_sdram_dqs_c[7]} {ddr4_sdram_dqs_t[0]} {ddr4_sdram_dqs_t[1]} {ddr4_sdram_dqs_t[2]} {ddr4_sdram_dqs_t[3]} {ddr4_sdram_dqs_t[4]} {ddr4_sdram_dqs_t[5]} {ddr4_sdram_dqs_t[6]} {ddr4_sdram_dqs_t[7]}]]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[63]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[62]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[61]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[60]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[59]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[58]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[57]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[56]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[55]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[54]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[53]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[52]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[51]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[50]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[49]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[48]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[47]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[46]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[45]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[44]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[43]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[42]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[41]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[40]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[39]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[38]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[37]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[36]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[35]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[34]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[33]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[32]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[31]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[30]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[29]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[28]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[27]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[26]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[25]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[24]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[23]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[22]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[21]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[20]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[19]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[18]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[17]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[16]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[15]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[14]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[13]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[12]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[11]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[10]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[9]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[8]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dq[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_t[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dqs_c[0]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[63]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[62]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[61]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[60]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[59]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[58]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[57]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[56]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[55]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[54]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[53]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[52]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[51]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[50]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[49]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[48]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[47]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[46]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[45]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[44]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[43]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[42]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[41]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[40]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[39]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[38]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[37]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[36]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[35]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[34]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[33]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[32]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[31]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[30]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[29]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[28]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[27]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[26]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[25]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[24]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[23]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[22]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[21]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[20]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[19]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[18]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[17]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[16]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[15]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[14]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[13]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[12]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[11]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[10]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[9]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[8]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[7]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[6]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[5]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[4]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[3]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[2]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[1]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dq[0]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_t[7]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_t[6]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_t[5]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_t[4]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_t[3]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_t[2]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_t[1]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_t[0]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_c[7]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_c[6]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_c[5]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_c[4]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_c[3]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_c[2]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_c[1]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dqs_c[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[63]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[62]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[61]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[60]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[59]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[58]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[57]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[56]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[55]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[54]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[53]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[52]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[51]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[50]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[49]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[48]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[47]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[46]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[45]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[44]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[43]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[42]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[41]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[40]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[39]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[38]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[37]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[36]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[35]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[34]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[33]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[32]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[31]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[30]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[29]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[28]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[27]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[26]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[25]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[24]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[23]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[22]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[21]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[20]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[19]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[18]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[17]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[16]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[15]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[14]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[13]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[12]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[11]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[10]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[9]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[8]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dq[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_t[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_t[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_t[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_t[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_t[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_t[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_t[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_t[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_c[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_c[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_c[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_c[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_c[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_c[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_c[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dqs_c[0]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[63]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[62]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[61]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[60]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[59]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[58]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[57]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[56]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[55]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[54]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[53]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[52]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[51]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[50]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[49]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[48]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[47]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[46]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[45]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[44]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[43]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[42]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[41]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[40]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[39]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[38]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[37]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[36]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[35]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[34]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[33]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[32]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[31]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[30]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[29]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[28]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[27]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[26]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[25]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[24]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[23]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[22]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[21]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[20]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[19]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[18]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[17]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[16]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[15]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[14]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[13]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[12]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[11]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[10]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[9]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[8]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[7]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[6]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[5]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[4]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[3]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[2]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[1]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dq[0]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[7]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[6]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[5]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[4]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[3]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[2]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[1]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_t[0]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[7]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[6]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[5]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[4]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[3]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[2]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[1]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dqs_c[0]}]
set_property SLEW FAST [get_ports ddr4_sdram_cs_n]
set_property DATA_RATE SDR [get_ports ddr4_sdram_cs_n]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[7]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[6]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[5]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[4]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[3]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[2]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[1]}]
set_property SLEW FAST [get_ports {ddr4_sdram_dm_n[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_dm_n[0]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dm_n[7]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dm_n[6]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dm_n[5]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dm_n[4]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dm_n[3]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dm_n[2]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dm_n[1]}]
set_property ODT RTT_60 [get_ports {ddr4_sdram_dm_n[0]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dm_n[7]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dm_n[6]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dm_n[5]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dm_n[4]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dm_n[3]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dm_n[2]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dm_n[1]}]
set_property EQUALIZATION EQ_LEVEL3 [get_ports {ddr4_sdram_dm_n[0]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[7]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[6]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[5]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[4]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[3]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[2]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[1]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_dm_n[0]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[7]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[6]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[5]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[4]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[3]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[2]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[1]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dm_n[0]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[16]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[15]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[14]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[13]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[12]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[11]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[10]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[9]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[8]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[7]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[6]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[5]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[4]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[3]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[2]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[1]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_adr[0]}]
set_property DATA_RATE SDR [get_ports ddr4_sdram_act_n]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_ba[1]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_ba[0]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_bg[1]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_bg[0]}]
set_property DATA_RATE SDR [get_ports ddr4_sdram_cke]
set_property DATA_RATE SDR [get_ports ddr4_sdram_odt]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[63]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[62]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[61]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[60]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[59]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[58]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[57]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[56]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[55]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[54]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[53]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[52]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[51]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[50]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[49]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[48]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[47]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[46]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[45]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[44]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[43]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[42]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[41]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[40]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[39]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[38]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[37]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[36]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[35]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[34]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[33]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[32]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[31]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[30]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[29]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[28]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[27]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[26]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[25]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[24]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[23]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[22]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[21]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[20]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[19]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[18]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[17]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[16]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[15]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[14]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[13]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[12]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[11]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[10]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[9]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[8]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[7]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[6]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[5]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[4]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[3]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[2]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[1]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dq[0]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[7]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[6]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[5]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[4]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[3]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[2]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[1]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_t[0]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[7]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[6]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[5]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[4]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[3]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[2]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[1]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_dqs_c[0]}]
set_property DATA_RATE DDR [get_ports ddr4_sdram_ck_t]
set_property DATA_RATE DDR [get_ports ddr4_sdram_ck_c]
## Multi-cycle path constraints for Fabric - RIU clock domain crossing signals
current_instance system_i/ddr4_0/inst
set_max_delay -datapath_only -from [get_pins */*/*/u_ddr_cal_addr_decode/io_ready_lvl_reg/C] -to [get_pins {*/u_io_ready_lvl_sync/SYNC[*].sync_reg_reg[0]/D}] 5.000
set_max_delay -datapath_only -from [get_pins {*/*/*/u_ddr_cal_addr_decode/io_read_data_reg[*]/C}] -to [get_pins {*/u_io_read_data_sync/SYNC[*].sync_reg_reg[0]/D}] 5.000
set_max_delay -datapath_only -from [get_pins */*/*/phy_ready_riuclk_reg/C] -to [get_pins {*/u_phy2clb_phy_ready_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/bisc_complete_riuclk_reg/C] -to [get_pins {*/u_phy2clb_bisc_complete_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/io_addr_strobe_lvl_riuclk_reg/C] -to [get_pins {*/u_io_addr_strobe_lvl_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/io_write_strobe_riuclk_reg/C] -to [get_pins {*/u_io_write_strobe_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins {*/*/io_address_riuclk_reg[*]/C}] -to [get_pins {*/u_io_addr_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins {*/*/io_write_data_riuclk_reg[*]/C}] -to [get_pins {*/u_io_write_data_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */en_vtc_in_reg/C] -to [get_pins {*/u_en_vtc_sync/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/riu2clb_valid_r1_riuclk_reg[*]/C}] -to [get_pins {*/u_riu2clb_valid_sync/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/*/phy2clb_fixdly_rdy_low_riuclk_int_reg[*]/C}] -to [get_pins {*/u_phy2clb_fixdly_rdy_low/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/*/phy2clb_fixdly_rdy_upp_riuclk_int_reg[*]/C}] -to [get_pins {*/u_phy2clb_fixdly_rdy_upp/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/*/phy2clb_phy_rdy_low_riuclk_int_reg[*]/C}] -to [get_pins {*/u_phy2clb_phy_rdy_low/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/*/phy2clb_phy_rdy_upp_riuclk_int_reg[*]/C}] -to [get_pins {*/u_phy2clb_phy_rdy_upp/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins */rst_r1_reg/C] -to [get_pins {*/u_fab_rst_sync/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins */*/*/clb2phy_t_b_addr_riuclk_reg/C] -to [get_pins {*/*/*/clb2phy_t_b_addr_i_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/*/slave_en_lvl_reg/C] -to [get_pins {*/*/*/*/u_slave_en_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/*/slave_we_r_reg/C] -to [get_pins {*/*/*/*/u_slave_we_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins {*/*/*/*/slave_addr_r_reg[*]/C}] -to [get_pins {*/*/*/*/u_slave_addr_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins {*/*/*/*/slave_di_r_reg[*]/C}] -to [get_pins {*/*/*/*/u_slave_di_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/*/slave_rdy_cptd_sclk_reg/C] -to [get_pins {*/*/*/*/u_slave_rdy_cptd_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/*/slave_rdy_lvl_fclk_reg/C] -to [get_pins {*/*/*/*/u_slave_rdy_sync/SYNC[*].sync_reg_reg[0]/D}] 12.000
set_max_delay -datapath_only -from [get_pins {*/*/*/*/slave_do_fclk_reg[*]/C}] -to [get_pins {*/*/*/*/u_slave_do_sync/SYNC[*].sync_reg_reg[0]/D}] 12.000
set_false_path -through [get_pins u_ddr4_infrastructure/sys_rst]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_false_path -from [get_pins */rst_async_mb_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
create_waiver -type METHODOLOGY -id {CLKC-55} -user "DDR4" -desc "Clocking Primitives will be Auto-Placed" -tags "1010162" -scope -internal -objects [get_cells -hierarchical *gen_mmcme*.u_mmcme_adv_inst* -filter {NAME =~ *inst/u_ddr4_infrastructure*}] -timestamp "Thu Jun 13 22:44:55 GMT 2024"
create_waiver -type METHODOLOGY -id {CLKC-56} -user "DDR4" -desc "Clocking Primitives will be Auto-Placed" -tags "1010162" -scope -internal -objects [get_cells -hierarchical *gen_mmcme*.u_mmcme_adv_inst* -filter {NAME =~ *inst/u_ddr4_infrastructure*}] -timestamp "Thu Jun 13 22:44:55 GMT 2024"
create_waiver -type METHODOLOGY -id {CLKC-57} -user "DDR4" -desc "Clocking Primitives will be Auto-Placed" -tags "1010162" -scope -internal -objects [get_cells -hierarchical {*plle_loop[*].gen_plle*.PLLE*_BASE_INST_OTHER*} -filter {NAME =~ *inst/u_ddr4_phy_pll*}] -timestamp "Thu Jun 13 22:44:55 GMT 2024"
create_waiver -type METHODOLOGY -id {CLKC-58} -user "DDR4" -desc "Clocking Primitives will be Auto-Placed" -tags "1010162" -scope -internal -objects [get_cells -hierarchical {*plle_loop[*].gen_plle*.PLLE*_BASE_INST_OTHER*} -filter {NAME =~ *inst/u_ddr4_phy_pll*}] -timestamp "Thu Jun 13 22:44:55 GMT 2024"
create_waiver -type METHODOLOGY -id {CLKC-40} -user "DDR4" -desc "MMCM is driven through a BUFGCE" -tags "1010162" -scope -internal -objects [get_cells -hierarchical *gen_mmcme*.u_mmcme_adv_inst* -filter {NAME =~ *inst/u_ddr4_infrastructure*}] -timestamp "Thu Jun 13 22:44:55 GMT 2024"
## These below commands are used to create Interface ports for controller.

current_instance -quiet
create_interface interface_system_ddr4_0_5
set_property INTERFACE interface_system_ddr4_0_5 [get_ports { ddr4_sdram_dq[63] ddr4_sdram_dq[62] ddr4_sdram_dq[61] ddr4_sdram_dq[60] ddr4_sdram_dq[59] ddr4_sdram_dq[58] ddr4_sdram_dq[57] ddr4_sdram_dq[56] ddr4_sdram_dq[55] ddr4_sdram_dq[54] ddr4_sdram_dq[53] ddr4_sdram_dq[52] ddr4_sdram_dq[51] ddr4_sdram_dq[50] ddr4_sdram_dq[49] ddr4_sdram_dq[48] ddr4_sdram_dq[47] ddr4_sdram_dq[46] ddr4_sdram_dq[45] ddr4_sdram_dq[44] ddr4_sdram_dq[43] ddr4_sdram_dq[42] ddr4_sdram_dq[41] ddr4_sdram_dq[40] ddr4_sdram_dq[39] ddr4_sdram_dq[38] ddr4_sdram_dq[37] ddr4_sdram_dq[36] ddr4_sdram_dq[35] ddr4_sdram_dq[34] ddr4_sdram_dq[33] ddr4_sdram_dq[32] ddr4_sdram_dq[31] ddr4_sdram_dq[30] ddr4_sdram_dq[29] ddr4_sdram_dq[28] ddr4_sdram_dq[27] ddr4_sdram_dq[26] ddr4_sdram_dq[25] ddr4_sdram_dq[24] ddr4_sdram_dq[23] ddr4_sdram_dq[22] ddr4_sdram_dq[21] ddr4_sdram_dq[20] ddr4_sdram_dq[19] ddr4_sdram_dq[18] ddr4_sdram_dq[17] ddr4_sdram_dq[16] ddr4_sdram_dq[15] ddr4_sdram_dq[14] ddr4_sdram_dq[13] ddr4_sdram_dq[12] ddr4_sdram_dq[11] ddr4_sdram_dq[10] ddr4_sdram_dq[9] ddr4_sdram_dq[8] ddr4_sdram_dq[7] ddr4_sdram_dq[6] ddr4_sdram_dq[5] ddr4_sdram_dq[4] ddr4_sdram_dq[3] ddr4_sdram_dq[2] ddr4_sdram_dq[1] ddr4_sdram_dq[0] ddr4_sdram_dqs_c[7] ddr4_sdram_dqs_c[6] ddr4_sdram_dqs_c[5] ddr4_sdram_dqs_c[4] ddr4_sdram_dqs_c[3] ddr4_sdram_dqs_c[2] ddr4_sdram_dqs_c[1] ddr4_sdram_dqs_c[0] ddr4_sdram_dqs_t[7] ddr4_sdram_dqs_t[6] ddr4_sdram_dqs_t[5] ddr4_sdram_dqs_t[4] ddr4_sdram_dqs_t[3] ddr4_sdram_dqs_t[2] ddr4_sdram_dqs_t[1] ddr4_sdram_dqs_t[0] ddr4_sdram_dm_n[7] ddr4_sdram_dm_n[6] ddr4_sdram_dm_n[5] ddr4_sdram_dm_n[4] ddr4_sdram_dm_n[3] ddr4_sdram_dm_n[2] ddr4_sdram_dm_n[1] ddr4_sdram_dm_n[0] ddr4_sdram_bg[1] ddr4_sdram_bg[0] ddr4_sdram_ba[1] ddr4_sdram_ba[0] ddr4_sdram_adr[16] ddr4_sdram_adr[15] ddr4_sdram_adr[14] ddr4_sdram_adr[13] ddr4_sdram_adr[12] ddr4_sdram_adr[11] ddr4_sdram_adr[10] ddr4_sdram_adr[9] ddr4_sdram_adr[8] ddr4_sdram_adr[7] ddr4_sdram_adr[6] ddr4_sdram_adr[5] ddr4_sdram_adr[4] ddr4_sdram_adr[3] ddr4_sdram_adr[2] ddr4_sdram_adr[1] ddr4_sdram_adr[0] ddr4_sdram_reset_n ddr4_sdram_odt ddr4_sdram_act_n ddr4_sdram_cke ddr4_sdram_cs_n clk_300mhz_clk_p clk_300mhz_clk_n ddr4_sdram_ck_t ddr4_sdram_ck_c }]


####################################################################################
# Constraints from file : 'system_rst_ps8_0_250M_2_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'system_rst_ps8_0_250M_2.xdc'
####################################################################################


# file: system_rst_ps8_0_250M_2.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance system_i/rst_ps8_0_250M/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'system_rst_ddr4_0_266M_7_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'system_rst_ddr4_0_266M_7.xdc'
####################################################################################


# file: system_rst_ddr4_0_266M_7.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance system_i/rst_ddr4_0_266M/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'system_ddr4_0_5_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN c0_ddr4_act_n [get_ports ddr4_sdram_act_n]
set_property PACKAGE_PIN AC17 [get_ports ddr4_sdram_act_n]
set_property BOARD_PART_PIN c0_ddr4_adr0 [get_ports {ddr4_sdram_adr[0]}]
set_property PACKAGE_PIN AH16 [get_ports {ddr4_sdram_adr[0]}]

set_property BOARD_PART_PIN c0_ddr4_adr1 [get_ports {ddr4_sdram_adr[1]}]
set_property PACKAGE_PIN AG14 [get_ports {ddr4_sdram_adr[1]}]

set_property BOARD_PART_PIN c0_ddr4_adr2 [get_ports {ddr4_sdram_adr[2]}]
set_property PACKAGE_PIN AG15 [get_ports {ddr4_sdram_adr[2]}]

set_property BOARD_PART_PIN c0_ddr4_adr3 [get_ports {ddr4_sdram_adr[3]}]
set_property PACKAGE_PIN AF15 [get_ports {ddr4_sdram_adr[3]}]

set_property BOARD_PART_PIN c0_ddr4_adr4 [get_ports {ddr4_sdram_adr[4]}]
set_property PACKAGE_PIN AF16 [get_ports {ddr4_sdram_adr[4]}]

set_property BOARD_PART_PIN c0_ddr4_adr5 [get_ports {ddr4_sdram_adr[5]}]
set_property PACKAGE_PIN AJ14 [get_ports {ddr4_sdram_adr[5]}]

set_property BOARD_PART_PIN c0_ddr4_adr6 [get_ports {ddr4_sdram_adr[6]}]
set_property PACKAGE_PIN AH14 [get_ports {ddr4_sdram_adr[6]}]

set_property BOARD_PART_PIN c0_ddr4_adr7 [get_ports {ddr4_sdram_adr[7]}]
set_property PACKAGE_PIN AF17 [get_ports {ddr4_sdram_adr[7]}]

set_property BOARD_PART_PIN c0_ddr4_adr8 [get_ports {ddr4_sdram_adr[8]}]
set_property PACKAGE_PIN AK17 [get_ports {ddr4_sdram_adr[8]}]

set_property BOARD_PART_PIN c0_ddr4_adr9 [get_ports {ddr4_sdram_adr[9]}]
set_property PACKAGE_PIN AJ17 [get_ports {ddr4_sdram_adr[9]}]

set_property BOARD_PART_PIN c0_ddr4_adr10 [get_ports {ddr4_sdram_adr[10]}]
set_property PACKAGE_PIN AK14 [get_ports {ddr4_sdram_adr[10]}]

set_property BOARD_PART_PIN c0_ddr4_adr11 [get_ports {ddr4_sdram_adr[11]}]
set_property PACKAGE_PIN AK15 [get_ports {ddr4_sdram_adr[11]}]

set_property BOARD_PART_PIN c0_ddr4_adr12 [get_ports {ddr4_sdram_adr[12]}]
set_property PACKAGE_PIN AL18 [get_ports {ddr4_sdram_adr[12]}]

set_property BOARD_PART_PIN c0_ddr4_adr13 [get_ports {ddr4_sdram_adr[13]}]
set_property PACKAGE_PIN AK18 [get_ports {ddr4_sdram_adr[13]}]

set_property BOARD_PART_PIN c0_ddr4_adr14 [get_ports {ddr4_sdram_adr[14]}]
set_property PACKAGE_PIN AA16 [get_ports {ddr4_sdram_adr[14]}]

set_property BOARD_PART_PIN c0_ddr4_adr15 [get_ports {ddr4_sdram_adr[15]}]
set_property PACKAGE_PIN AA14 [get_ports {ddr4_sdram_adr[15]}]

set_property BOARD_PART_PIN c0_ddr4_adr16 [get_ports {ddr4_sdram_adr[16]}]
set_property PACKAGE_PIN AD15 [get_ports {ddr4_sdram_adr[16]}]

set_property BOARD_PART_PIN c0_ddr4_ba0 [get_ports {ddr4_sdram_ba[0]}]
set_property PACKAGE_PIN AL15 [get_ports {ddr4_sdram_ba[0]}]

set_property BOARD_PART_PIN c0_ddr4_ba1 [get_ports {ddr4_sdram_ba[1]}]
set_property PACKAGE_PIN AL16 [get_ports {ddr4_sdram_ba[1]}]

set_property BOARD_PART_PIN c0_ddr4_bg0 [get_ports {ddr4_sdram_bg[0]}]
set_property PACKAGE_PIN AC16 [get_ports {ddr4_sdram_bg[0]}]

set_property BOARD_PART_PIN c0_ddr4_bg1 [get_ports {ddr4_sdram_bg[1]}]
set_property PACKAGE_PIN AB16 [get_ports {ddr4_sdram_bg[1]}]

set_property BOARD_PART_PIN c0_ddr4_ck0_c [get_ports ddr4_sdram_ck_c]
set_property BOARD_PART_PIN c0_ddr4_ck0_t [get_ports ddr4_sdram_ck_t]
set_property PACKAGE_PIN AF18 [get_ports ddr4_sdram_ck_t]
set_property PACKAGE_PIN AG18 [get_ports ddr4_sdram_ck_c]
set_property BOARD_PART_PIN c0_ddr4_cke0 [get_ports ddr4_sdram_cke]
set_property PACKAGE_PIN AD17 [get_ports ddr4_sdram_cke]
set_property BOARD_PART_PIN c0_ddr4_cs0_n [get_ports ddr4_sdram_cs_n]
set_property PACKAGE_PIN AA15 [get_ports ddr4_sdram_cs_n]
set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n0 [get_ports {ddr4_sdram_dm_n[0]}]
set_property PACKAGE_PIN AH22 [get_ports {ddr4_sdram_dm_n[0]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n1 [get_ports {ddr4_sdram_dm_n[1]}]
set_property PACKAGE_PIN AE18 [get_ports {ddr4_sdram_dm_n[1]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n2 [get_ports {ddr4_sdram_dm_n[2]}]
set_property PACKAGE_PIN AL20 [get_ports {ddr4_sdram_dm_n[2]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n3 [get_ports {ddr4_sdram_dm_n[3]}]
set_property PACKAGE_PIN AP19 [get_ports {ddr4_sdram_dm_n[3]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n4 [get_ports {ddr4_sdram_dm_n[4]}]
set_property PACKAGE_PIN AF11 [get_ports {ddr4_sdram_dm_n[4]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n5 [get_ports {ddr4_sdram_dm_n[5]}]
set_property PACKAGE_PIN AH12 [get_ports {ddr4_sdram_dm_n[5]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n6 [get_ports {ddr4_sdram_dm_n[6]}]
set_property PACKAGE_PIN AK13 [get_ports {ddr4_sdram_dm_n[6]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n7 [get_ports {ddr4_sdram_dm_n[7]}]
set_property PACKAGE_PIN AN12 [get_ports {ddr4_sdram_dm_n[7]}]

set_property BOARD_PART_PIN c0_ddr4_dq0 [get_ports {ddr4_sdram_dq[0]}]
set_property PACKAGE_PIN AE24 [get_ports {ddr4_sdram_dq[0]}]

set_property BOARD_PART_PIN c0_ddr4_dq1 [get_ports {ddr4_sdram_dq[1]}]
set_property PACKAGE_PIN AE23 [get_ports {ddr4_sdram_dq[1]}]

set_property BOARD_PART_PIN c0_ddr4_dq2 [get_ports {ddr4_sdram_dq[2]}]
set_property PACKAGE_PIN AF22 [get_ports {ddr4_sdram_dq[2]}]

set_property BOARD_PART_PIN c0_ddr4_dq3 [get_ports {ddr4_sdram_dq[3]}]
set_property PACKAGE_PIN AF21 [get_ports {ddr4_sdram_dq[3]}]

set_property BOARD_PART_PIN c0_ddr4_dq4 [get_ports {ddr4_sdram_dq[4]}]
set_property PACKAGE_PIN AG20 [get_ports {ddr4_sdram_dq[4]}]

set_property BOARD_PART_PIN c0_ddr4_dq5 [get_ports {ddr4_sdram_dq[5]}]
set_property PACKAGE_PIN AG19 [get_ports {ddr4_sdram_dq[5]}]

set_property BOARD_PART_PIN c0_ddr4_dq6 [get_ports {ddr4_sdram_dq[6]}]
set_property PACKAGE_PIN AH21 [get_ports {ddr4_sdram_dq[6]}]

set_property BOARD_PART_PIN c0_ddr4_dq7 [get_ports {ddr4_sdram_dq[7]}]
set_property PACKAGE_PIN AG21 [get_ports {ddr4_sdram_dq[7]}]

set_property BOARD_PART_PIN c0_ddr4_dq8 [get_ports {ddr4_sdram_dq[8]}]
set_property PACKAGE_PIN AA20 [get_ports {ddr4_sdram_dq[8]}]

set_property BOARD_PART_PIN c0_ddr4_dq9 [get_ports {ddr4_sdram_dq[9]}]
set_property PACKAGE_PIN AA19 [get_ports {ddr4_sdram_dq[9]}]

set_property BOARD_PART_PIN c0_ddr4_dq10 [get_ports {ddr4_sdram_dq[10]}]
set_property PACKAGE_PIN AD19 [get_ports {ddr4_sdram_dq[10]}]

set_property BOARD_PART_PIN c0_ddr4_dq11 [get_ports {ddr4_sdram_dq[11]}]
set_property PACKAGE_PIN AC18 [get_ports {ddr4_sdram_dq[11]}]

set_property BOARD_PART_PIN c0_ddr4_dq12 [get_ports {ddr4_sdram_dq[12]}]
set_property PACKAGE_PIN AE20 [get_ports {ddr4_sdram_dq[12]}]

set_property BOARD_PART_PIN c0_ddr4_dq13 [get_ports {ddr4_sdram_dq[13]}]
set_property PACKAGE_PIN AD20 [get_ports {ddr4_sdram_dq[13]}]

set_property BOARD_PART_PIN c0_ddr4_dq14 [get_ports {ddr4_sdram_dq[14]}]
set_property PACKAGE_PIN AC19 [get_ports {ddr4_sdram_dq[14]}]

set_property BOARD_PART_PIN c0_ddr4_dq15 [get_ports {ddr4_sdram_dq[15]}]
set_property PACKAGE_PIN AB19 [get_ports {ddr4_sdram_dq[15]}]

set_property BOARD_PART_PIN c0_ddr4_dq16 [get_ports {ddr4_sdram_dq[16]}]
set_property PACKAGE_PIN AJ22 [get_ports {ddr4_sdram_dq[16]}]

set_property BOARD_PART_PIN c0_ddr4_dq17 [get_ports {ddr4_sdram_dq[17]}]
set_property PACKAGE_PIN AJ21 [get_ports {ddr4_sdram_dq[17]}]

set_property BOARD_PART_PIN c0_ddr4_dq18 [get_ports {ddr4_sdram_dq[18]}]
set_property PACKAGE_PIN AK20 [get_ports {ddr4_sdram_dq[18]}]

set_property BOARD_PART_PIN c0_ddr4_dq19 [get_ports {ddr4_sdram_dq[19]}]
set_property PACKAGE_PIN AJ20 [get_ports {ddr4_sdram_dq[19]}]

set_property BOARD_PART_PIN c0_ddr4_dq20 [get_ports {ddr4_sdram_dq[20]}]
set_property PACKAGE_PIN AK19 [get_ports {ddr4_sdram_dq[20]}]

set_property BOARD_PART_PIN c0_ddr4_dq21 [get_ports {ddr4_sdram_dq[21]}]
set_property PACKAGE_PIN AJ19 [get_ports {ddr4_sdram_dq[21]}]

set_property BOARD_PART_PIN c0_ddr4_dq22 [get_ports {ddr4_sdram_dq[22]}]
set_property PACKAGE_PIN AL23 [get_ports {ddr4_sdram_dq[22]}]

set_property BOARD_PART_PIN c0_ddr4_dq23 [get_ports {ddr4_sdram_dq[23]}]
set_property PACKAGE_PIN AL22 [get_ports {ddr4_sdram_dq[23]}]

set_property BOARD_PART_PIN c0_ddr4_dq24 [get_ports {ddr4_sdram_dq[24]}]
set_property PACKAGE_PIN AN23 [get_ports {ddr4_sdram_dq[24]}]

set_property BOARD_PART_PIN c0_ddr4_dq25 [get_ports {ddr4_sdram_dq[25]}]
set_property PACKAGE_PIN AM23 [get_ports {ddr4_sdram_dq[25]}]

set_property BOARD_PART_PIN c0_ddr4_dq26 [get_ports {ddr4_sdram_dq[26]}]
set_property PACKAGE_PIN AP23 [get_ports {ddr4_sdram_dq[26]}]

set_property BOARD_PART_PIN c0_ddr4_dq27 [get_ports {ddr4_sdram_dq[27]}]
set_property PACKAGE_PIN AN22 [get_ports {ddr4_sdram_dq[27]}]

set_property BOARD_PART_PIN c0_ddr4_dq28 [get_ports {ddr4_sdram_dq[28]}]
set_property PACKAGE_PIN AP22 [get_ports {ddr4_sdram_dq[28]}]

set_property BOARD_PART_PIN c0_ddr4_dq29 [get_ports {ddr4_sdram_dq[29]}]
set_property PACKAGE_PIN AP21 [get_ports {ddr4_sdram_dq[29]}]

set_property BOARD_PART_PIN c0_ddr4_dq30 [get_ports {ddr4_sdram_dq[30]}]
set_property PACKAGE_PIN AN19 [get_ports {ddr4_sdram_dq[30]}]

set_property BOARD_PART_PIN c0_ddr4_dq31 [get_ports {ddr4_sdram_dq[31]}]
set_property PACKAGE_PIN AM19 [get_ports {ddr4_sdram_dq[31]}]

set_property BOARD_PART_PIN c0_ddr4_dq32 [get_ports {ddr4_sdram_dq[32]}]
set_property PACKAGE_PIN AC13 [get_ports {ddr4_sdram_dq[32]}]

set_property BOARD_PART_PIN c0_ddr4_dq33 [get_ports {ddr4_sdram_dq[33]}]
set_property PACKAGE_PIN AB13 [get_ports {ddr4_sdram_dq[33]}]

set_property BOARD_PART_PIN c0_ddr4_dq34 [get_ports {ddr4_sdram_dq[34]}]
set_property PACKAGE_PIN AF12 [get_ports {ddr4_sdram_dq[34]}]

set_property BOARD_PART_PIN c0_ddr4_dq35 [get_ports {ddr4_sdram_dq[35]}]
set_property PACKAGE_PIN AE12 [get_ports {ddr4_sdram_dq[35]}]

set_property BOARD_PART_PIN c0_ddr4_dq36 [get_ports {ddr4_sdram_dq[36]}]
set_property PACKAGE_PIN AF13 [get_ports {ddr4_sdram_dq[36]}]

set_property BOARD_PART_PIN c0_ddr4_dq37 [get_ports {ddr4_sdram_dq[37]}]
set_property PACKAGE_PIN AE13 [get_ports {ddr4_sdram_dq[37]}]

set_property BOARD_PART_PIN c0_ddr4_dq38 [get_ports {ddr4_sdram_dq[38]}]
set_property PACKAGE_PIN AE14 [get_ports {ddr4_sdram_dq[38]}]

set_property BOARD_PART_PIN c0_ddr4_dq39 [get_ports {ddr4_sdram_dq[39]}]
set_property PACKAGE_PIN AD14 [get_ports {ddr4_sdram_dq[39]}]

set_property BOARD_PART_PIN c0_ddr4_dq40 [get_ports {ddr4_sdram_dq[40]}]
set_property PACKAGE_PIN AG8 [get_ports {ddr4_sdram_dq[40]}]

set_property BOARD_PART_PIN c0_ddr4_dq41 [get_ports {ddr4_sdram_dq[41]}]
set_property PACKAGE_PIN AF8 [get_ports {ddr4_sdram_dq[41]}]

set_property BOARD_PART_PIN c0_ddr4_dq42 [get_ports {ddr4_sdram_dq[42]}]
set_property PACKAGE_PIN AG10 [get_ports {ddr4_sdram_dq[42]}]

set_property BOARD_PART_PIN c0_ddr4_dq43 [get_ports {ddr4_sdram_dq[43]}]
set_property PACKAGE_PIN AG11 [get_ports {ddr4_sdram_dq[43]}]

set_property BOARD_PART_PIN c0_ddr4_dq44 [get_ports {ddr4_sdram_dq[44]}]
set_property PACKAGE_PIN AH13 [get_ports {ddr4_sdram_dq[44]}]

set_property BOARD_PART_PIN c0_ddr4_dq45 [get_ports {ddr4_sdram_dq[45]}]
set_property PACKAGE_PIN AG13 [get_ports {ddr4_sdram_dq[45]}]

set_property BOARD_PART_PIN c0_ddr4_dq46 [get_ports {ddr4_sdram_dq[46]}]
set_property PACKAGE_PIN AJ11 [get_ports {ddr4_sdram_dq[46]}]

set_property BOARD_PART_PIN c0_ddr4_dq47 [get_ports {ddr4_sdram_dq[47]}]
set_property PACKAGE_PIN AH11 [get_ports {ddr4_sdram_dq[47]}]

set_property BOARD_PART_PIN c0_ddr4_dq48 [get_ports {ddr4_sdram_dq[48]}]
set_property PACKAGE_PIN AK9 [get_ports {ddr4_sdram_dq[48]}]

set_property BOARD_PART_PIN c0_ddr4_dq49 [get_ports {ddr4_sdram_dq[49]}]
set_property PACKAGE_PIN AJ9 [get_ports {ddr4_sdram_dq[49]}]

set_property BOARD_PART_PIN c0_ddr4_dq50 [get_ports {ddr4_sdram_dq[50]}]
set_property PACKAGE_PIN AK10 [get_ports {ddr4_sdram_dq[50]}]

set_property BOARD_PART_PIN c0_ddr4_dq51 [get_ports {ddr4_sdram_dq[51]}]
set_property PACKAGE_PIN AJ10 [get_ports {ddr4_sdram_dq[51]}]

set_property BOARD_PART_PIN c0_ddr4_dq52 [get_ports {ddr4_sdram_dq[52]}]
set_property PACKAGE_PIN AL12 [get_ports {ddr4_sdram_dq[52]}]

set_property BOARD_PART_PIN c0_ddr4_dq53 [get_ports {ddr4_sdram_dq[53]}]
set_property PACKAGE_PIN AK12 [get_ports {ddr4_sdram_dq[53]}]

set_property BOARD_PART_PIN c0_ddr4_dq54 [get_ports {ddr4_sdram_dq[54]}]
set_property PACKAGE_PIN AL10 [get_ports {ddr4_sdram_dq[54]}]

set_property BOARD_PART_PIN c0_ddr4_dq55 [get_ports {ddr4_sdram_dq[55]}]
set_property PACKAGE_PIN AL11 [get_ports {ddr4_sdram_dq[55]}]

set_property BOARD_PART_PIN c0_ddr4_dq56 [get_ports {ddr4_sdram_dq[56]}]
set_property PACKAGE_PIN AM8 [get_ports {ddr4_sdram_dq[56]}]

set_property BOARD_PART_PIN c0_ddr4_dq57 [get_ports {ddr4_sdram_dq[57]}]
set_property PACKAGE_PIN AM9 [get_ports {ddr4_sdram_dq[57]}]

set_property BOARD_PART_PIN c0_ddr4_dq58 [get_ports {ddr4_sdram_dq[58]}]
set_property PACKAGE_PIN AM10 [get_ports {ddr4_sdram_dq[58]}]

set_property BOARD_PART_PIN c0_ddr4_dq59 [get_ports {ddr4_sdram_dq[59]}]
set_property PACKAGE_PIN AM11 [get_ports {ddr4_sdram_dq[59]}]

set_property BOARD_PART_PIN c0_ddr4_dq60 [get_ports {ddr4_sdram_dq[60]}]
set_property PACKAGE_PIN AP11 [get_ports {ddr4_sdram_dq[60]}]

set_property BOARD_PART_PIN c0_ddr4_dq61 [get_ports {ddr4_sdram_dq[61]}]
set_property PACKAGE_PIN AN11 [get_ports {ddr4_sdram_dq[61]}]

set_property BOARD_PART_PIN c0_ddr4_dq62 [get_ports {ddr4_sdram_dq[62]}]
set_property PACKAGE_PIN AP9 [get_ports {ddr4_sdram_dq[62]}]

set_property BOARD_PART_PIN c0_ddr4_dq63 [get_ports {ddr4_sdram_dq[63]}]
set_property PACKAGE_PIN AP10 [get_ports {ddr4_sdram_dq[63]}]

set_property BOARD_PART_PIN c0_ddr4_dqs0_c [get_ports {ddr4_sdram_dqs_c[0]}]

set_property BOARD_PART_PIN c0_ddr4_dqs1_c [get_ports {ddr4_sdram_dqs_c[1]}]

set_property BOARD_PART_PIN c0_ddr4_dqs2_c [get_ports {ddr4_sdram_dqs_c[2]}]

set_property BOARD_PART_PIN c0_ddr4_dqs3_c [get_ports {ddr4_sdram_dqs_c[3]}]

set_property BOARD_PART_PIN c0_ddr4_dqs4_c [get_ports {ddr4_sdram_dqs_c[4]}]

set_property BOARD_PART_PIN c0_ddr4_dqs5_c [get_ports {ddr4_sdram_dqs_c[5]}]

set_property BOARD_PART_PIN c0_ddr4_dqs6_c [get_ports {ddr4_sdram_dqs_c[6]}]

set_property BOARD_PART_PIN c0_ddr4_dqs7_c [get_ports {ddr4_sdram_dqs_c[7]}]

set_property BOARD_PART_PIN c0_ddr4_dqs0_t [get_ports {ddr4_sdram_dqs_t[0]}]
set_property PACKAGE_PIN AF23 [get_ports {ddr4_sdram_dqs_t[0]}]
set_property PACKAGE_PIN AG23 [get_ports {ddr4_sdram_dqs_c[0]}]

set_property BOARD_PART_PIN c0_ddr4_dqs1_t [get_ports {ddr4_sdram_dqs_t[1]}]
set_property PACKAGE_PIN AA18 [get_ports {ddr4_sdram_dqs_t[1]}]
set_property PACKAGE_PIN AB18 [get_ports {ddr4_sdram_dqs_c[1]}]

set_property BOARD_PART_PIN c0_ddr4_dqs2_t [get_ports {ddr4_sdram_dqs_t[2]}]
set_property PACKAGE_PIN AK22 [get_ports {ddr4_sdram_dqs_t[2]}]
set_property PACKAGE_PIN AK23 [get_ports {ddr4_sdram_dqs_c[2]}]

set_property BOARD_PART_PIN c0_ddr4_dqs3_t [get_ports {ddr4_sdram_dqs_t[3]}]
set_property PACKAGE_PIN AM21 [get_ports {ddr4_sdram_dqs_t[3]}]
set_property PACKAGE_PIN AN21 [get_ports {ddr4_sdram_dqs_c[3]}]

set_property BOARD_PART_PIN c0_ddr4_dqs4_t [get_ports {ddr4_sdram_dqs_t[4]}]
set_property PACKAGE_PIN AC12 [get_ports {ddr4_sdram_dqs_t[4]}]
set_property PACKAGE_PIN AD12 [get_ports {ddr4_sdram_dqs_c[4]}]

set_property BOARD_PART_PIN c0_ddr4_dqs5_t [get_ports {ddr4_sdram_dqs_t[5]}]
set_property PACKAGE_PIN AG9 [get_ports {ddr4_sdram_dqs_t[5]}]
set_property PACKAGE_PIN AH9 [get_ports {ddr4_sdram_dqs_c[5]}]

set_property BOARD_PART_PIN c0_ddr4_dqs6_t [get_ports {ddr4_sdram_dqs_t[6]}]
set_property PACKAGE_PIN AK8 [get_ports {ddr4_sdram_dqs_t[6]}]
set_property PACKAGE_PIN AL8 [get_ports {ddr4_sdram_dqs_c[6]}]

set_property BOARD_PART_PIN c0_ddr4_dqs7_t [get_ports {ddr4_sdram_dqs_t[7]}]
set_property PACKAGE_PIN AN9 [get_ports {ddr4_sdram_dqs_t[7]}]
set_property PACKAGE_PIN AN8 [get_ports {ddr4_sdram_dqs_c[7]}]

set_property BOARD_PART_PIN c0_ddr4_odt0 [get_ports ddr4_sdram_odt]
set_property PACKAGE_PIN AE15 [get_ports ddr4_sdram_odt]
set_property BOARD_PART_PIN c0_ddr4_reset_n [get_ports ddr4_sdram_reset_n]
set_property DRIVE 8 [get_ports ddr4_sdram_reset_n]
set_property IOSTANDARD LVCMOS12 [get_ports ddr4_sdram_reset_n]
set_property PACKAGE_PIN AB14 [get_ports ddr4_sdram_reset_n]
set_property BOARD_PART_PIN CLK_300_N [get_ports clk_300mhz_clk_n]
set_property IOSTANDARD DIFF_SSTL12 [get_ports clk_300mhz_clk_n]
set_property BOARD_PART_PIN CLK_300_P [get_ports clk_300mhz_clk_p]
set_property IOSTANDARD DIFF_SSTL12 [get_ports clk_300mhz_clk_p]
set_property PACKAGE_PIN AH18 [get_ports clk_300mhz_clk_p]
set_property PACKAGE_PIN AH17 [get_ports clk_300mhz_clk_n]
set_property BOARD_PART_PIN CPU_RESET [get_ports reset_rtl]
set_property IOSTANDARD LVCMOS33 [get_ports reset_rtl]
set_property PACKAGE_PIN M11 [get_ports reset_rtl]


####################################################################################
# Constraints from file : 'system_auto_us_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "system_auto_us_0"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'system_auto_ds_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "system_auto_ds_0"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'system_auto_us_1_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "system_auto_us_1"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'system_auto_cc_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_clock_converter Component "system_auto_cc_0"
###############################################################################################################
#
# This component is configured to perform asynchronous clock-domain-crossing.
# In order for these core-level constraints to work properly,
# the following rules apply to your system-level timing constraints:
#   1. Each of the nets connected to the s_axi_aclk and m_axi_aclk ports of this component
#      must have exactly one clock defined on it, using either
#      a) a create_clock command on a top-level clock pin specified in your system XDC file, or
#      b) a create_generated_clock command, typically generated automatically by a core
#          producing a derived clock signal.
#   2. The s_axi_aclk and m_axi_aclk ports of this component should not be connected to the
#      same clock source.
#
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance s_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
set_false_path -from [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == CLK}] -through [get_pins -of [filter [all_fanout -from [get_ports -scoped_to_current_instance m_axi_aclk] -flat -endpoints_only -only_cells] {PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==LUTRAM}] -filter {REF_PIN_NAME == O}]
create_waiver -type CDC -id {CDC-10} -user "axi_clock_converter" -desc "Waiving CDC-10 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Thu Jun 13 22:45:00 GMT 2024"

create_waiver -type CDC -id {CDC-11} -user "axi_clock_converter" -desc "Waiving CDC-11 Although there is combo logic going into FIFO Gen reset, the expectation/rule is that the reset signal will be held for 1 clk cycles on the slowest clock. Hence there should not be any issues cause by this logic" -tags "1024161" -scope -internal -to [get_pins -quiet {*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_*_reg2_inst/arststages_ff_reg[0]/PRE}] -timestamp "Thu Jun 13 22:45:00 GMT 2024"

create_waiver -type CDC -id {CDC-15} -user "axi_clock_converter" -desc "Waiving CDC-15 Timing constraints are processed during implementation, not synthesis. The xdc is marked only to be used during implementation, as advised by the XDC folks at the time." -tags "1024442" -scope -internal -from [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_*/RAM*/CLK] -to [get_pins -quiet *gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg*/D] -timestamp "Thu Jun 13 22:45:00 GMT 2024"

create_waiver -type METHODOLOGY -id {LUTAR-1} -user "axi_clock_converter" -desc "the pathway is completely within fifo-gen, and that path is present dual-clock usage" -tags "1024444" -scope -internal -objects [get_cells -hierarchical *gen_clock_conv.gen_async_conv.asyncfifo_axi*] -objects [get_pins -hierarchical * -filter {(NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg*/PRE) || (NAME=~*gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.g*_ch.g*ch2.axi_*/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg*/PRE)}] -timestamp "Thu Jun 13 22:45:01 GMT 2024"


####################################################################################
# Constraints from file : 'xpm_cdc_async_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]


####################################################################################
# Constraints from file : 'xpm_cdc_gray.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Thu Jun 13 22:45:01 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Thu Jun 13 22:45:01 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Thu Jun 13 22:45:01 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Thu Jun 13 22:45:01 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Thu Jun 13 22:45:01 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Thu Jun 13 22:45:01 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Thu Jun 13 22:45:01 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Thu Jun 13 22:45:01 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Thu Jun 13 22:45:01 GMT 2024"


# Scoped constraints for xpm_cdc_gray




current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst
set_max_delay -datapath_only -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 4.000
set_bus_skew -from [get_cells src_gray_ff_reg*] -to [get_cells {dest_graysync_ff_reg[0]*}] 3.752

create_waiver -type CDC -id {CDC-6} -user "xpm_cdc" -desc "The CDC-6 warning is waived as it is safe in the context of XPM_CDC_GRAY." -tags "1009444" -scope -internal -from [get_pins -quiet src_gray_ff_reg*/C] -to [get_pins -quiet dest_graysync_ff_reg*/D] -timestamp "Thu Jun 13 22:45:01 GMT 2024"



####################################################################################
# Constraints from file : 'xpm_cdc_single.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.cdc_wr_rst_busy_ic_3.xpm_cdc_single_inst3
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.cdc_wr_rst_busy_ic_1.xpm_cdc_single_inst1
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.cdc_wr_rst_busy_ic_2.xpm_cdc_single_inst2
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr
set_false_path -to [get_cells {syncstages_ff_reg[0]}]


# Scoped constraints for xpm_cdc_single

current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd
set_false_path -to [get_cells {syncstages_ff_reg[0]}]



# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
