

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2'
================================================================
* Date:           Mon Jul 14 02:16:36 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.382 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    14093|    14093|  0.141 ms|  0.141 ms|  14091|  14091|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_1_loop_for_ap_2  |    14091|    14091|        23|         11|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    19|       -|       -|    -|
|Expression       |        -|     -|       0|     876|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     542|    -|
|Register         |        -|     -|     487|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    20|     487|    1423|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_24_1_1_U102  |mul_16s_16s_24_1_1  |        0|   1|  0|   5|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   1|  0|   5|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U103  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U104  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U105  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U106  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U107  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U108  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U109  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U110  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U111  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U112  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U113  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U114  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U115  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U116  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U117  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U118  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U119  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U120  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U121  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln67_1_fu_815_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln67_fu_789_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln75_10_fu_1125_p2         |         +|   0|  0|  16|           9|           8|
    |add_ln75_12_fu_1147_p2         |         +|   0|  0|  15|           8|           7|
    |add_ln75_14_fu_1203_p2         |         +|   0|  0|  16|           9|           8|
    |add_ln75_16_fu_1224_p2         |         +|   0|  0|  15|           8|           7|
    |add_ln75_18_fu_1280_p2         |         +|   0|  0|  15|           8|           8|
    |add_ln75_20_fu_1291_p2         |         +|   0|  0|  16|           9|           9|
    |add_ln75_22_fu_1372_p2         |         +|   0|  0|  15|           8|           8|
    |add_ln75_24_fu_1312_p2         |         +|   0|  0|  16|           9|           9|
    |add_ln75_26_fu_1436_p2         |         +|   0|  0|  15|           8|           8|
    |add_ln75_28_fu_1447_p2         |         +|   0|  0|  16|           9|           8|
    |add_ln75_2_fu_921_p2           |         +|   0|  0|  14|           7|           1|
    |add_ln75_30_fu_1507_p2         |         +|   0|  0|  17|          10|           9|
    |add_ln75_32_fu_1529_p2         |         +|   0|  0|  16|           9|           8|
    |add_ln75_34_fu_1540_p2         |         +|   0|  0|  17|          10|           9|
    |add_ln75_36_fu_1606_p2         |         +|   0|  0|  16|           9|           8|
    |add_ln75_4_fu_988_p2           |         +|   0|  0|  15|           8|           2|
    |add_ln75_6_fu_1064_p2          |         +|   0|  0|  14|           7|           2|
    |add_ln75_8_fu_1075_p2          |         +|   0|  0|  15|           8|           7|
    |add_ln75_fu_899_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln77_1_fu_1930_p2          |         +|   0|  0|  17|          11|          11|
    |add_ln77_2_fu_1971_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln77_fu_1953_p2            |         +|   0|  0|  24|          17|          17|
    |arrayidx17_sum_fu_1875_p2      |         +|   0|  0|  16|           9|           9|
    |arrayidx18_sum_1122_fu_863_p2  |         +|   0|  0|  15|           8|           7|
    |arrayidx18_sum_1_1_fu_1091_p2  |         +|   0|  0|  15|           8|           7|
    |arrayidx18_sum_1_2_fu_1101_p2  |         +|   0|  0|  15|           8|           7|
    |arrayidx18_sum_1_3_fu_1162_p2  |         +|   0|  0|  16|           9|           7|
    |arrayidx18_sum_1_4_fu_1172_p2  |         +|   0|  0|  16|           9|           7|
    |arrayidx18_sum_1_fu_1027_p2    |         +|   0|  0|  15|           8|           7|
    |arrayidx18_sum_2134_fu_874_p2  |         +|   0|  0|  15|           8|           7|
    |arrayidx18_sum_2_1_fu_1249_p2  |         +|   0|  0|  16|           9|           7|
    |arrayidx18_sum_2_2_fu_1331_p2  |         +|   0|  0|  16|           9|           7|
    |arrayidx18_sum_2_3_fu_1341_p2  |         +|   0|  0|  16|           9|           7|
    |arrayidx18_sum_2_4_fu_1392_p2  |         +|   0|  0|  16|           9|           7|
    |arrayidx18_sum_2_fu_1239_p2    |         +|   0|  0|  16|           9|           7|
    |arrayidx18_sum_3146_fu_962_p2  |         +|   0|  0|  15|           8|           7|
    |arrayidx18_sum_3_1_fu_1463_p2  |         +|   0|  0|  16|           9|           7|
    |arrayidx18_sum_3_2_fu_1473_p2  |         +|   0|  0|  16|           9|           7|
    |arrayidx18_sum_3_3_fu_1560_p2  |         +|   0|  0|  16|           9|           7|
    |arrayidx18_sum_3_4_fu_1570_p2  |         +|   0|  0|  16|           9|           7|
    |arrayidx18_sum_3_fu_1402_p2    |         +|   0|  0|  16|           9|           7|
    |arrayidx18_sum_4_fu_1017_p2    |         +|   0|  0|  15|           8|           7|
    |arrayidx18_sum_fu_948_p2       |         +|   0|  0|  15|           8|           7|
    |empty_210_fu_1904_p2           |         +|   0|  0|  17|          11|          11|
    |empty_fu_853_p2                |         +|   0|  0|  16|           9|           9|
    |icmp_ln67_fu_783_p2            |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln69_fu_801_p2            |      icmp|   0|  0|  15|           8|           8|
    |grp_fu_704_p3                  |    select|   0|  0|  16|           1|          16|
    |grp_fu_711_p3                  |    select|   0|  0|  16|           1|          16|
    |grp_fu_718_p3                  |    select|   0|  0|  16|           1|          16|
    |select_ln67_1_fu_821_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln67_fu_807_p3          |    select|   0|  0|   8|           1|           1|
    |select_ln75_1_fu_977_p3        |    select|   0|  0|  16|           1|          16|
    |select_ln77_fu_1977_p3         |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 876|         448|         433|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |OutPadConv2_1_address0_local            |  89|         18|    9|        162|
    |OutPadConv2_1_address1_local            |  20|          4|    9|         36|
    |OutPadConv2_address0_local              |  89|         18|    9|        162|
    |OutPadConv2_address1_local              |  20|          4|    9|         36|
    |Weights_address0_local                  |  65|         12|   14|        168|
    |Weights_address1_local                  |  59|         11|   14|        154|
    |ap_NS_fsm                               |  65|         12|    1|         12|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten30_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_n_load                 |   9|          2|    4|          8|
    |ap_sig_allocacmp_y_load                 |   9|          2|    8|         16|
    |indvar_flatten30_fu_172                 |   9|          2|   11|         22|
    |n_fu_168                                |   9|          2|    4|          8|
    |reg_725                                 |   9|          2|   16|         32|
    |reg_738                                 |   9|          2|   16|         32|
    |reg_747                                 |   9|          2|   16|         32|
    |reg_756                                 |   9|          2|   16|         32|
    |y_fu_164                                |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 542|        109|  180|        960|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |Weights_load_39_reg_2515              |  16|   0|   16|          0|
    |Weights_load_41_reg_2570              |  16|   0|   16|          0|
    |Weights_load_43_reg_2631              |  16|   0|   16|          0|
    |Weights_load_45_reg_2691              |  16|   0|   16|          0|
    |Weights_load_46_reg_2746              |  16|   0|   16|          0|
    |Weights_load_47_reg_2751              |  16|   0|   16|          0|
    |add_ln77_1_reg_2926                   |  11|   0|   11|          0|
    |ap_CS_fsm                             |  11|   0|   11|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |empty_209_reg_2213                    |   6|   0|    8|          2|
    |empty_reg_2197                        |   7|   0|    9|          2|
    |icmp_ln67_reg_2178                    |   1|   0|    1|          0|
    |indvar_flatten30_fu_172               |  11|   0|   11|          0|
    |lshr_ln1_reg_2241                     |   7|   0|    7|          0|
    |lshr_ln75_3_reg_2505                  |   8|   0|    8|          0|
    |lshr_ln75_6_reg_2681                  |   9|   0|    9|          0|
    |n_fu_168                              |   4|   0|    4|          0|
    |reg_725                               |  16|   0|   16|          0|
    |reg_730                               |  16|   0|   16|          0|
    |reg_734                               |  16|   0|   16|          0|
    |reg_738                               |  16|   0|   16|          0|
    |reg_743                               |  16|   0|   16|          0|
    |reg_747                               |  16|   0|   16|          0|
    |reg_752                               |  16|   0|   16|          0|
    |reg_756                               |  16|   0|   16|          0|
    |reg_761                               |  16|   0|   16|          0|
    |select_ln67_1_reg_2190                |   4|   0|    4|          0|
    |select_ln67_1_reg_2190_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln67_reg_2182                  |   8|   0|    8|          0|
    |select_ln67_reg_2182_pp0_iter1_reg    |   8|   0|    8|          0|
    |select_ln75_10_reg_2540               |  16|   0|   16|          0|
    |select_ln75_13_reg_2601               |  16|   0|   16|          0|
    |select_ln75_15_reg_2656               |  16|   0|   16|          0|
    |select_ln75_17_reg_2716               |  16|   0|   16|          0|
    |select_ln75_18_reg_2766               |  16|   0|   16|          0|
    |select_ln75_19_reg_2771               |  16|   0|   16|          0|
    |tmp_125_reg_2333                      |  16|   0|   16|          0|
    |trunc_ln69_reg_2233                   |   1|   0|    1|          0|
    |y_fu_164                              |   8|   0|    8|          0|
    |zext_ln69_2_reg_2378                  |   8|   0|    9|          1|
    |zext_ln69_4_reg_2585                  |   7|   0|    9|          2|
    |zext_ln69_5_reg_2324                  |   7|   0|    8|          1|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 487|   0|  495|          8|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2|  return value|
|Weights_address0        |  out|   14|   ap_memory|                                     Weights|         array|
|Weights_ce0             |  out|    1|   ap_memory|                                     Weights|         array|
|Weights_q0              |   in|   16|   ap_memory|                                     Weights|         array|
|Weights_address1        |  out|   14|   ap_memory|                                     Weights|         array|
|Weights_ce1             |  out|    1|   ap_memory|                                     Weights|         array|
|Weights_q1              |   in|   16|   ap_memory|                                     Weights|         array|
|OutPadConv2_address0    |  out|    9|   ap_memory|                                 OutPadConv2|         array|
|OutPadConv2_ce0         |  out|    1|   ap_memory|                                 OutPadConv2|         array|
|OutPadConv2_q0          |   in|   16|   ap_memory|                                 OutPadConv2|         array|
|OutPadConv2_address1    |  out|    9|   ap_memory|                                 OutPadConv2|         array|
|OutPadConv2_ce1         |  out|    1|   ap_memory|                                 OutPadConv2|         array|
|OutPadConv2_q1          |   in|   16|   ap_memory|                                 OutPadConv2|         array|
|OutPadConv2_1_address0  |  out|    9|   ap_memory|                               OutPadConv2_1|         array|
|OutPadConv2_1_ce0       |  out|    1|   ap_memory|                               OutPadConv2_1|         array|
|OutPadConv2_1_q0        |   in|   16|   ap_memory|                               OutPadConv2_1|         array|
|OutPadConv2_1_address1  |  out|    9|   ap_memory|                               OutPadConv2_1|         array|
|OutPadConv2_1_ce1       |  out|    1|   ap_memory|                               OutPadConv2_1|         array|
|OutPadConv2_1_q1        |   in|   16|   ap_memory|                               OutPadConv2_1|         array|
|OutConv2_address0       |  out|   11|   ap_memory|                                    OutConv2|         array|
|OutConv2_ce0            |  out|    1|   ap_memory|                                    OutConv2|         array|
|OutConv2_we0            |  out|    1|   ap_memory|                                    OutConv2|         array|
|OutConv2_d0             |  out|   16|   ap_memory|                                    OutConv2|         array|
+------------------------+-----+-----+------------+--------------------------------------------+--------------+

