head	1.6;
access;
symbols
	OPENBSD_6_0:1.4.0.6
	OPENBSD_6_0_BASE:1.4
	OPENBSD_5_9:1.4.0.2
	OPENBSD_5_9_BASE:1.4
	OPENBSD_5_8:1.4.0.4
	OPENBSD_5_8_BASE:1.4
	OPENBSD_5_7:1.1.0.2
	OPENBSD_5_7_BASE:1.1;
locks; strict;
comment	@ * @;


1.6
date	2017.03.06.07.41.58;	author kettenis;	state dead;
branches;
next	1.5;
commitid	ElPtONkRhgn2bBpC;

1.5
date	2016.08.21.06.47.47;	author jsg;	state Exp;
branches;
next	1.4;
commitid	RB8hImGNLaEnGPt4;

1.4
date	2015.07.17.17.33.50;	author jsg;	state Exp;
branches;
next	1.3;
commitid	CDlKDNbSg50yNGAE;

1.3
date	2015.07.15.21.09.40;	author jsg;	state Exp;
branches;
next	1.2;
commitid	lpOHULXxeFU5ykAG;

1.2
date	2015.06.14.07.34.57;	author jsg;	state Exp;
branches;
next	1.1;
commitid	PA7XJGI7chFyCXWc;

1.1
date	2015.01.26.02.48.24;	author bmercer;	state Exp;
branches;
next	;
commitid	PStGWtijE9UAf7Yd;


desc
@@


1.6
log
@De-platformize exynos.  Disable exdisplay(4) for now.
@
text
@/* $OpenBSD: exynos5.c,v 1.5 2016/08/21 06:47:47 jsg Exp $ */
/*
 * Copyright (c) 2011 Uwe Stuehler <uwe@@openbsd.org>
 * Copyright (c) 2012 Patrick Wildt <patrick@@blueri.se>
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <machine/bus.h>
#include <arch/arm/armv7/armv7var.h>

#include <armv7/armv7/armv7var.h>

/* XXX ??? */
/* IRQs are defined without the 32 cpu IRQs */

#define MCT_ADDR	0x101c0000
#define MCT_SIZE	0x1000

#define WD_ADDR		0x101d0000
#define WD_SIZE		0x400

#define CLOCK_ADDR	0x10010000
#define CLOCK_SIZE	0x5000

#define POWER_ADDR	0x10040000
#define POWER_SIZE	0x1000

#define SYSREG_ADDR	0x10050000
#define SYSREG_SIZE	0x1000

#define UARTx_SIZE	0x100
#define UART1_ADDR	0x12c00000
#define UART2_ADDR	0x12c10000
#define UART3_ADDR	0x12c20000
#define UART4_ADDR	0x12c30000

#define UART1_IRQ	51
#define UART2_IRQ	52
#define UART3_IRQ	53
#define UART4_IRQ	54

#define USB_EHCI_ADDR	0x12110000
#define USB_PHY_ADDR	0x12130000
#define USBx_SIZE	0x1000

#define USB_IRQ		71

#define GPIO1_ADDR	0x11400000
#define GPIO1_SIZE	0x280
#define GPIO2_ADDR	0x11400C00
#define GPIO2_SIZE	0x80
#define GPIO3_ADDR	0x13400000
#define GPIO3_SIZE	0x120
#define GPIO4_ADDR	0x10D10000
#define GPIO4_SIZE	0x80
#define GPIO5_ADDR	0x10D100C0
#define GPIO5_SIZE	0x20
#define GPIO6_ADDR	0x03860000
#define GPIO6_SIZE	0x20

#define I2Cx_SIZE	0x100
#define I2C1_ADDR	0x12c60000
#define I2C2_ADDR	0x12c70000
#define I2C3_ADDR	0x12c80000
#define I2C4_ADDR	0x12c90000
#define I2C5_ADDR	0x12ca0000
#define I2C6_ADDR	0x12cb0000
#define I2C7_ADDR	0x12cc0000
#define I2C8_ADDR	0x12cd0000

#define I2C1_IRQ	56
#define I2C2_IRQ	57
#define I2C3_IRQ	58
#define I2C4_IRQ	59
#define I2C5_IRQ	60
#define I2C6_IRQ	61
#define I2C7_IRQ	62
#define I2C8_IRQ	63

#define ESDHCx_SIZE	0x1000
#define ESDHC1_ADDR	0x12200000
#define ESDHC2_ADDR	0x12210000
#define ESDHC3_ADDR	0x12220000
#define ESDHC4_ADDR	0x12230000

#define ESDHC1_IRQ	75
#define ESDHC2_IRQ	76
#define ESDHC3_IRQ	77
#define ESDHC4_IRQ	78

#define PCIE_REG_ADDR	0x01ffc000
#define PCIE_REG_SIZE	0x4000
#define PCIE_MAP_ADDR	0x01000000
#define PCIE_MAP_SIZE	0xffc000

#define PCIE_IRQ0	120
#define PCIE_IRQ1	121
#define PCIE_IRQ2	122
#define PCIE_IRQ3	123

#define EXDISPLAY_ADDR	0xbfc00000
#define EXDISPLAY_SIZE	0x202000

struct armv7_dev exynos5_devs[] = {

	/*
	 * Multi-Core Timer
	 */
	{ .name = "exmct",
	  .unit = 0,
	  .mem = {
	    { MCT_ADDR, MCT_SIZE },
	  },
	},

	/*
	 * Watchdog Timer
	 */
	{ .name = "exdog",
	  .unit = 0,
	  .mem = {
	    { WD_ADDR, WD_SIZE },
	  },
	},

	/*
	 * Clock
	 */
	{ .name = "exclock",
	  .unit = 0,
	  .mem = {
	    { CLOCK_ADDR, CLOCK_SIZE },
	  },
	},

	/*
	 * Power
	 */
	{ .name = "expower",
	  .unit = 0,
	  .mem = {
	    { POWER_ADDR, POWER_SIZE },
	  },
	},

	/*
	 * Sysreg
	 */
	{ .name = "exsysreg",
	  .unit = 0,
	  .mem = {
	    { SYSREG_ADDR, SYSREG_SIZE },
	  },
	},

	/*
	 * UART
	 */
	{ .name = "exuart",
	  .unit = 0,
	  .mem = { { UART1_ADDR, UARTx_SIZE } },
	  .irq = { UART1_IRQ }
	},
	{ .name = "exuart",
	  .unit = 1,
	  .mem = { { UART2_ADDR, UARTx_SIZE } },
	  .irq = { UART2_IRQ }
	},
	{ .name = "exuart",
	  .unit = 2,
	  .mem = { { UART3_ADDR, UARTx_SIZE } },
	  .irq = { UART3_IRQ }
	},
	{ .name = "exuart",
	  .unit = 3,
	  .mem = { { UART4_ADDR, UARTx_SIZE } },
	  .irq = { UART4_IRQ }
	},

	/*
	 * GPIO
	 */
	{ .name = "exgpio",
	  .unit = 0,
	  .mem = { { GPIO1_ADDR, GPIO1_SIZE } },
	},

	{ .name = "exgpio",
	  .unit = 1,
	  .mem = { { GPIO2_ADDR, GPIO2_SIZE } },
	},

	{ .name = "exgpio",
	  .unit = 2,
	  .mem = { { GPIO3_ADDR, GPIO3_SIZE } },
	},

	{ .name = "exgpio",
	  .unit = 3,
	  .mem = { { GPIO4_ADDR, GPIO4_SIZE } },
	},

	{ .name = "exgpio",
	  .unit = 4,
	  .mem = { { GPIO5_ADDR, GPIO5_SIZE } },
	},

	{ .name = "exgpio",
	  .unit = 5,
	  .mem = { { GPIO6_ADDR, GPIO6_SIZE } },
	},

	/*
	 * I2C
	 */
	{ .name = "exiic",
	  .unit = 0,
	  .mem = { { I2C1_ADDR, I2Cx_SIZE } },
	  .irq = { I2C1_IRQ },
	},

	{ .name = "exiic",
	  .unit = 1,
	  .mem = { { I2C2_ADDR, I2Cx_SIZE } },
	  .irq = { I2C2_IRQ },
	},

	{ .name = "exiic",
	  .unit = 2,
	  .mem = { { I2C3_ADDR, I2Cx_SIZE } },
	  .irq = { I2C3_IRQ },
	},

	{ .name = "exiic",
	  .unit = 3,
	  .mem = { { I2C4_ADDR, I2Cx_SIZE } },
	  .irq = { I2C4_IRQ },
	},

	{ .name = "exiic",
	  .unit = 4,
	  .mem = { { I2C5_ADDR, I2Cx_SIZE } },
	  .irq = { I2C5_IRQ },
	},

	{ .name = "exiic",
	  .unit = 5,
	  .mem = { { I2C6_ADDR, I2Cx_SIZE } },
	  .irq = { I2C6_IRQ },
	},

	{ .name = "exiic",
	  .unit = 6,
	  .mem = { { I2C7_ADDR, I2Cx_SIZE } },
	  .irq = { I2C7_IRQ },
	},

	{ .name = "exiic",
	  .unit = 7,
	  .mem = { { I2C8_ADDR, I2Cx_SIZE } },
	  .irq = { I2C8_IRQ },
	},

	/*
	 * ESDHC
	 */
	{ .name = "exesdhc",
	  .unit = 0,
	  .mem = { { ESDHC1_ADDR, ESDHCx_SIZE } },
	  .irq = { ESDHC1_IRQ },
	},

	{ .name = "exesdhc",
	  .unit = 1,
	  .mem = { { ESDHC2_ADDR, ESDHCx_SIZE } },
	  .irq = { ESDHC2_IRQ },
	},

	{ .name = "exesdhc",
	  .unit = 2,
	  .mem = { { ESDHC3_ADDR, ESDHCx_SIZE } },
	  .irq = { ESDHC3_IRQ },
	},

	{ .name = "exesdhc",
	  .unit = 3,
	  .mem = { { ESDHC4_ADDR, ESDHCx_SIZE } },
	  .irq = { ESDHC4_IRQ },
	},

	/*
	 * USB
	 */
	{ .name = "exehci",
	  .unit = 0,
	  .mem = {
	    { USB_EHCI_ADDR, USBx_SIZE },
	    { USB_PHY_ADDR, USBx_SIZE },
	  },
	  .irq = { USB_IRQ }
	},

	{ .name = "exdisplay",
	  .unit = 0,
	  .mem = { { EXDISPLAY_ADDR, EXDISPLAY_SIZE } },
	},

	/* Terminator */
	{ .name = NULL,
	  .unit = 0
	}
};

void
exynos5_init(void)
{
	armv7_set_devs(exynos5_devs);
}
@


1.5
log
@Remove the remains of a workaround to get GIC ranges for exynos.

Exynos differed from everything else by not having GIC at fixed offsets
from PERIPHBASE.  Now that ampintc/GIC attaches using FDT we get the ranges
out of the FDT instead of using offsets from PERIPHBASE.
@
text
@d1 1
a1 1
/* $OpenBSD: exynos5.c,v 1.4 2015/07/17 17:33:50 jsg Exp $ */
@


1.4
log
@add exdisplay to chromebook_devs
tested by and ok bmercer@@
@
text
@d1 1
a1 1
/* $OpenBSD: exynos5.c,v 1.3 2015/07/15 21:09:40 jsg Exp $ */
a44 5
#define GIC_DIST_ADDR	0x10481000
#define GIC_DIST_SIZE	0x1000
#define GIC_CPU_ADDR	0x10482000
#define GIC_CPU_SIZE	0x1000

a327 2
extern paddr_t gic_dist_base, gic_cpu_base, gic_dist_size, gic_cpu_size;

a331 5

	gic_dist_base = GIC_DIST_ADDR;
	gic_dist_size = GIC_DIST_SIZE;
	gic_cpu_base = GIC_CPU_ADDR;
	gic_cpu_size = GIC_CPU_SIZE;
@


1.3
log
@The exynos gic is not at a fixed offset from periphbase unlike
the other socs.  Handle this by setting variables in exynos{4,5}_init
functions and calling the board_init callback earlier.

tested by and ok bmercer@@
@
text
@d1 1
a1 1
/* $OpenBSD: exynos5.c,v 1.2 2015/06/14 07:34:57 jsg Exp $ */
d120 3
d320 5
@


1.2
log
@correct the uart irq numbers
ok bmercer@@
@
text
@d1 1
a1 1
/* $OpenBSD: exynos5.c,v 1.1 2015/01/26 02:48:24 bmercer Exp $ */
d45 5
d325 2
d331 5
@


1.1
log
@Import the exynos work into tree. This is from Bitrig. Discussed with and OK jsg, also OK from krw.
@
text
@d1 1
a1 1
/* $OpenBSD: omap4.c,v 1.5 2011/11/15 23:01:11 drahn Exp $ */
d51 4
a54 4
#define UART1_IRQ	83
#define UART2_IRQ	84
#define UART3_IRQ	85
#define UART4_IRQ	86
@

