// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="runge_kutta_45_runge_kutta_45,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=100.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=73.000000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=207,HLS_SYN_DSP=0,HLS_SYN_FF=11334,HLS_SYN_LUT=58915,HLS_VERSION=2022_1}" *)

module runge_kutta_45 (
        ap_clk,
        ap_rst_n,
        m_axi_X_BUS_AWVALID,
        m_axi_X_BUS_AWREADY,
        m_axi_X_BUS_AWADDR,
        m_axi_X_BUS_AWID,
        m_axi_X_BUS_AWLEN,
        m_axi_X_BUS_AWSIZE,
        m_axi_X_BUS_AWBURST,
        m_axi_X_BUS_AWLOCK,
        m_axi_X_BUS_AWCACHE,
        m_axi_X_BUS_AWPROT,
        m_axi_X_BUS_AWQOS,
        m_axi_X_BUS_AWREGION,
        m_axi_X_BUS_AWUSER,
        m_axi_X_BUS_WVALID,
        m_axi_X_BUS_WREADY,
        m_axi_X_BUS_WDATA,
        m_axi_X_BUS_WSTRB,
        m_axi_X_BUS_WLAST,
        m_axi_X_BUS_WID,
        m_axi_X_BUS_WUSER,
        m_axi_X_BUS_ARVALID,
        m_axi_X_BUS_ARREADY,
        m_axi_X_BUS_ARADDR,
        m_axi_X_BUS_ARID,
        m_axi_X_BUS_ARLEN,
        m_axi_X_BUS_ARSIZE,
        m_axi_X_BUS_ARBURST,
        m_axi_X_BUS_ARLOCK,
        m_axi_X_BUS_ARCACHE,
        m_axi_X_BUS_ARPROT,
        m_axi_X_BUS_ARQOS,
        m_axi_X_BUS_ARREGION,
        m_axi_X_BUS_ARUSER,
        m_axi_X_BUS_RVALID,
        m_axi_X_BUS_RREADY,
        m_axi_X_BUS_RDATA,
        m_axi_X_BUS_RLAST,
        m_axi_X_BUS_RID,
        m_axi_X_BUS_RUSER,
        m_axi_X_BUS_RRESP,
        m_axi_X_BUS_BVALID,
        m_axi_X_BUS_BREADY,
        m_axi_X_BUS_BRESP,
        m_axi_X_BUS_BID,
        m_axi_X_BUS_BUSER,
        m_axi_T_BUS_AWVALID,
        m_axi_T_BUS_AWREADY,
        m_axi_T_BUS_AWADDR,
        m_axi_T_BUS_AWID,
        m_axi_T_BUS_AWLEN,
        m_axi_T_BUS_AWSIZE,
        m_axi_T_BUS_AWBURST,
        m_axi_T_BUS_AWLOCK,
        m_axi_T_BUS_AWCACHE,
        m_axi_T_BUS_AWPROT,
        m_axi_T_BUS_AWQOS,
        m_axi_T_BUS_AWREGION,
        m_axi_T_BUS_AWUSER,
        m_axi_T_BUS_WVALID,
        m_axi_T_BUS_WREADY,
        m_axi_T_BUS_WDATA,
        m_axi_T_BUS_WSTRB,
        m_axi_T_BUS_WLAST,
        m_axi_T_BUS_WID,
        m_axi_T_BUS_WUSER,
        m_axi_T_BUS_ARVALID,
        m_axi_T_BUS_ARREADY,
        m_axi_T_BUS_ARADDR,
        m_axi_T_BUS_ARID,
        m_axi_T_BUS_ARLEN,
        m_axi_T_BUS_ARSIZE,
        m_axi_T_BUS_ARBURST,
        m_axi_T_BUS_ARLOCK,
        m_axi_T_BUS_ARCACHE,
        m_axi_T_BUS_ARPROT,
        m_axi_T_BUS_ARQOS,
        m_axi_T_BUS_ARREGION,
        m_axi_T_BUS_ARUSER,
        m_axi_T_BUS_RVALID,
        m_axi_T_BUS_RREADY,
        m_axi_T_BUS_RDATA,
        m_axi_T_BUS_RLAST,
        m_axi_T_BUS_RID,
        m_axi_T_BUS_RUSER,
        m_axi_T_BUS_RRESP,
        m_axi_T_BUS_BVALID,
        m_axi_T_BUS_BREADY,
        m_axi_T_BUS_BRESP,
        m_axi_T_BUS_BID,
        m_axi_T_BUS_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 63'd1;
parameter    ap_ST_fsm_state2 = 63'd2;
parameter    ap_ST_fsm_state3 = 63'd4;
parameter    ap_ST_fsm_state4 = 63'd8;
parameter    ap_ST_fsm_state5 = 63'd16;
parameter    ap_ST_fsm_state6 = 63'd32;
parameter    ap_ST_fsm_state7 = 63'd64;
parameter    ap_ST_fsm_state8 = 63'd128;
parameter    ap_ST_fsm_state9 = 63'd256;
parameter    ap_ST_fsm_state10 = 63'd512;
parameter    ap_ST_fsm_state11 = 63'd1024;
parameter    ap_ST_fsm_state12 = 63'd2048;
parameter    ap_ST_fsm_state13 = 63'd4096;
parameter    ap_ST_fsm_state14 = 63'd8192;
parameter    ap_ST_fsm_state15 = 63'd16384;
parameter    ap_ST_fsm_state16 = 63'd32768;
parameter    ap_ST_fsm_state17 = 63'd65536;
parameter    ap_ST_fsm_state18 = 63'd131072;
parameter    ap_ST_fsm_state19 = 63'd262144;
parameter    ap_ST_fsm_state20 = 63'd524288;
parameter    ap_ST_fsm_state21 = 63'd1048576;
parameter    ap_ST_fsm_state22 = 63'd2097152;
parameter    ap_ST_fsm_state23 = 63'd4194304;
parameter    ap_ST_fsm_state24 = 63'd8388608;
parameter    ap_ST_fsm_state25 = 63'd16777216;
parameter    ap_ST_fsm_state26 = 63'd33554432;
parameter    ap_ST_fsm_state27 = 63'd67108864;
parameter    ap_ST_fsm_state28 = 63'd134217728;
parameter    ap_ST_fsm_state29 = 63'd268435456;
parameter    ap_ST_fsm_state30 = 63'd536870912;
parameter    ap_ST_fsm_pp0_stage0 = 63'd1073741824;
parameter    ap_ST_fsm_pp0_stage1 = 63'd2147483648;
parameter    ap_ST_fsm_pp0_stage2 = 63'd4294967296;
parameter    ap_ST_fsm_pp0_stage3 = 63'd8589934592;
parameter    ap_ST_fsm_pp0_stage4 = 63'd17179869184;
parameter    ap_ST_fsm_pp0_stage5 = 63'd34359738368;
parameter    ap_ST_fsm_pp0_stage6 = 63'd68719476736;
parameter    ap_ST_fsm_state40 = 63'd137438953472;
parameter    ap_ST_fsm_state41 = 63'd274877906944;
parameter    ap_ST_fsm_state42 = 63'd549755813888;
parameter    ap_ST_fsm_pp1_stage0 = 63'd1099511627776;
parameter    ap_ST_fsm_pp1_stage1 = 63'd2199023255552;
parameter    ap_ST_fsm_pp1_stage2 = 63'd4398046511104;
parameter    ap_ST_fsm_pp1_stage3 = 63'd8796093022208;
parameter    ap_ST_fsm_pp1_stage4 = 63'd17592186044416;
parameter    ap_ST_fsm_pp1_stage5 = 63'd35184372088832;
parameter    ap_ST_fsm_pp1_stage6 = 63'd70368744177664;
parameter    ap_ST_fsm_state52 = 63'd140737488355328;
parameter    ap_ST_fsm_state53 = 63'd281474976710656;
parameter    ap_ST_fsm_state54 = 63'd562949953421312;
parameter    ap_ST_fsm_state55 = 63'd1125899906842624;
parameter    ap_ST_fsm_state56 = 63'd2251799813685248;
parameter    ap_ST_fsm_state57 = 63'd4503599627370496;
parameter    ap_ST_fsm_state58 = 63'd9007199254740992;
parameter    ap_ST_fsm_state59 = 63'd18014398509481984;
parameter    ap_ST_fsm_state60 = 63'd36028797018963968;
parameter    ap_ST_fsm_state61 = 63'd72057594037927936;
parameter    ap_ST_fsm_state62 = 63'd144115188075855872;
parameter    ap_ST_fsm_state63 = 63'd288230376151711744;
parameter    ap_ST_fsm_state64 = 63'd576460752303423488;
parameter    ap_ST_fsm_state65 = 63'd1152921504606846976;
parameter    ap_ST_fsm_state66 = 63'd2305843009213693952;
parameter    ap_ST_fsm_state67 = 63'd4611686018427387904;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_T_BUS_ID_WIDTH = 1;
parameter    C_M_AXI_T_BUS_ADDR_WIDTH = 64;
parameter    C_M_AXI_T_BUS_DATA_WIDTH = 128;
parameter    C_M_AXI_T_BUS_AWUSER_WIDTH = 1;
parameter    C_M_AXI_T_BUS_ARUSER_WIDTH = 1;
parameter    C_M_AXI_T_BUS_WUSER_WIDTH = 1;
parameter    C_M_AXI_T_BUS_RUSER_WIDTH = 1;
parameter    C_M_AXI_T_BUS_BUSER_WIDTH = 1;
parameter    C_M_AXI_T_BUS_USER_VALUE = 0;
parameter    C_M_AXI_T_BUS_PROT_VALUE = 0;
parameter    C_M_AXI_T_BUS_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_X_BUS_ID_WIDTH = 1;
parameter    C_M_AXI_X_BUS_ADDR_WIDTH = 64;
parameter    C_M_AXI_X_BUS_DATA_WIDTH = 128;
parameter    C_M_AXI_X_BUS_AWUSER_WIDTH = 1;
parameter    C_M_AXI_X_BUS_ARUSER_WIDTH = 1;
parameter    C_M_AXI_X_BUS_WUSER_WIDTH = 1;
parameter    C_M_AXI_X_BUS_RUSER_WIDTH = 1;
parameter    C_M_AXI_X_BUS_BUSER_WIDTH = 1;
parameter    C_M_AXI_X_BUS_USER_VALUE = 0;
parameter    C_M_AXI_X_BUS_PROT_VALUE = 0;
parameter    C_M_AXI_X_BUS_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_T_BUS_WSTRB_WIDTH = (128 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_X_BUS_WSTRB_WIDTH = (128 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_X_BUS_AWVALID;
input   m_axi_X_BUS_AWREADY;
output  [C_M_AXI_X_BUS_ADDR_WIDTH - 1:0] m_axi_X_BUS_AWADDR;
output  [C_M_AXI_X_BUS_ID_WIDTH - 1:0] m_axi_X_BUS_AWID;
output  [7:0] m_axi_X_BUS_AWLEN;
output  [2:0] m_axi_X_BUS_AWSIZE;
output  [1:0] m_axi_X_BUS_AWBURST;
output  [1:0] m_axi_X_BUS_AWLOCK;
output  [3:0] m_axi_X_BUS_AWCACHE;
output  [2:0] m_axi_X_BUS_AWPROT;
output  [3:0] m_axi_X_BUS_AWQOS;
output  [3:0] m_axi_X_BUS_AWREGION;
output  [C_M_AXI_X_BUS_AWUSER_WIDTH - 1:0] m_axi_X_BUS_AWUSER;
output   m_axi_X_BUS_WVALID;
input   m_axi_X_BUS_WREADY;
output  [C_M_AXI_X_BUS_DATA_WIDTH - 1:0] m_axi_X_BUS_WDATA;
output  [C_M_AXI_X_BUS_WSTRB_WIDTH - 1:0] m_axi_X_BUS_WSTRB;
output   m_axi_X_BUS_WLAST;
output  [C_M_AXI_X_BUS_ID_WIDTH - 1:0] m_axi_X_BUS_WID;
output  [C_M_AXI_X_BUS_WUSER_WIDTH - 1:0] m_axi_X_BUS_WUSER;
output   m_axi_X_BUS_ARVALID;
input   m_axi_X_BUS_ARREADY;
output  [C_M_AXI_X_BUS_ADDR_WIDTH - 1:0] m_axi_X_BUS_ARADDR;
output  [C_M_AXI_X_BUS_ID_WIDTH - 1:0] m_axi_X_BUS_ARID;
output  [7:0] m_axi_X_BUS_ARLEN;
output  [2:0] m_axi_X_BUS_ARSIZE;
output  [1:0] m_axi_X_BUS_ARBURST;
output  [1:0] m_axi_X_BUS_ARLOCK;
output  [3:0] m_axi_X_BUS_ARCACHE;
output  [2:0] m_axi_X_BUS_ARPROT;
output  [3:0] m_axi_X_BUS_ARQOS;
output  [3:0] m_axi_X_BUS_ARREGION;
output  [C_M_AXI_X_BUS_ARUSER_WIDTH - 1:0] m_axi_X_BUS_ARUSER;
input   m_axi_X_BUS_RVALID;
output   m_axi_X_BUS_RREADY;
input  [C_M_AXI_X_BUS_DATA_WIDTH - 1:0] m_axi_X_BUS_RDATA;
input   m_axi_X_BUS_RLAST;
input  [C_M_AXI_X_BUS_ID_WIDTH - 1:0] m_axi_X_BUS_RID;
input  [C_M_AXI_X_BUS_RUSER_WIDTH - 1:0] m_axi_X_BUS_RUSER;
input  [1:0] m_axi_X_BUS_RRESP;
input   m_axi_X_BUS_BVALID;
output   m_axi_X_BUS_BREADY;
input  [1:0] m_axi_X_BUS_BRESP;
input  [C_M_AXI_X_BUS_ID_WIDTH - 1:0] m_axi_X_BUS_BID;
input  [C_M_AXI_X_BUS_BUSER_WIDTH - 1:0] m_axi_X_BUS_BUSER;
output   m_axi_T_BUS_AWVALID;
input   m_axi_T_BUS_AWREADY;
output  [C_M_AXI_T_BUS_ADDR_WIDTH - 1:0] m_axi_T_BUS_AWADDR;
output  [C_M_AXI_T_BUS_ID_WIDTH - 1:0] m_axi_T_BUS_AWID;
output  [7:0] m_axi_T_BUS_AWLEN;
output  [2:0] m_axi_T_BUS_AWSIZE;
output  [1:0] m_axi_T_BUS_AWBURST;
output  [1:0] m_axi_T_BUS_AWLOCK;
output  [3:0] m_axi_T_BUS_AWCACHE;
output  [2:0] m_axi_T_BUS_AWPROT;
output  [3:0] m_axi_T_BUS_AWQOS;
output  [3:0] m_axi_T_BUS_AWREGION;
output  [C_M_AXI_T_BUS_AWUSER_WIDTH - 1:0] m_axi_T_BUS_AWUSER;
output   m_axi_T_BUS_WVALID;
input   m_axi_T_BUS_WREADY;
output  [C_M_AXI_T_BUS_DATA_WIDTH - 1:0] m_axi_T_BUS_WDATA;
output  [C_M_AXI_T_BUS_WSTRB_WIDTH - 1:0] m_axi_T_BUS_WSTRB;
output   m_axi_T_BUS_WLAST;
output  [C_M_AXI_T_BUS_ID_WIDTH - 1:0] m_axi_T_BUS_WID;
output  [C_M_AXI_T_BUS_WUSER_WIDTH - 1:0] m_axi_T_BUS_WUSER;
output   m_axi_T_BUS_ARVALID;
input   m_axi_T_BUS_ARREADY;
output  [C_M_AXI_T_BUS_ADDR_WIDTH - 1:0] m_axi_T_BUS_ARADDR;
output  [C_M_AXI_T_BUS_ID_WIDTH - 1:0] m_axi_T_BUS_ARID;
output  [7:0] m_axi_T_BUS_ARLEN;
output  [2:0] m_axi_T_BUS_ARSIZE;
output  [1:0] m_axi_T_BUS_ARBURST;
output  [1:0] m_axi_T_BUS_ARLOCK;
output  [3:0] m_axi_T_BUS_ARCACHE;
output  [2:0] m_axi_T_BUS_ARPROT;
output  [3:0] m_axi_T_BUS_ARQOS;
output  [3:0] m_axi_T_BUS_ARREGION;
output  [C_M_AXI_T_BUS_ARUSER_WIDTH - 1:0] m_axi_T_BUS_ARUSER;
input   m_axi_T_BUS_RVALID;
output   m_axi_T_BUS_RREADY;
input  [C_M_AXI_T_BUS_DATA_WIDTH - 1:0] m_axi_T_BUS_RDATA;
input   m_axi_T_BUS_RLAST;
input  [C_M_AXI_T_BUS_ID_WIDTH - 1:0] m_axi_T_BUS_RID;
input  [C_M_AXI_T_BUS_RUSER_WIDTH - 1:0] m_axi_T_BUS_RUSER;
input  [1:0] m_axi_T_BUS_RRESP;
input   m_axi_T_BUS_BVALID;
output   m_axi_T_BUS_BREADY;
input  [1:0] m_axi_T_BUS_BRESP;
input  [C_M_AXI_T_BUS_ID_WIDTH - 1:0] m_axi_T_BUS_BID;
input  [C_M_AXI_T_BUS_BUSER_WIDTH - 1:0] m_axi_T_BUS_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [62:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] yy;
wire   [63:0] tt;
wire   [63:0] tf;
wire   [63:0] h0;
wire   [63:0] atol;
wire   [63:0] h_max;
wire   [63:0] h_min;
wire   [63:0] mu;
wire   [31:0] size;
reg    size_ap_vld;
wire    flag;
reg    flag_ap_vld;
reg    X_BUS_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    X_BUS_blk_n_AW;
wire    ap_CS_fsm_state13;
reg    X_BUS_blk_n_B;
wire    ap_CS_fsm_state20;
reg   [0:0] and_ln164_reg_3366;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state66;
reg   [0:0] icmp_ln286_reg_3623;
reg    T_BUS_blk_n_AR;
reg    T_BUS_blk_n_R;
wire    ap_CS_fsm_state9;
reg    T_BUS_blk_n_AW;
reg    T_BUS_blk_n_B;
reg   [2:0] n12_reg_848;
reg   [2:0] n_211_reg_860;
wire   [176:0] grp_macply_fu_993_ap_return;
reg   [176:0] reg_985;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state32_pp0_stage1_iter0;
wire    ap_block_state39_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state33_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state34_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state35_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state36_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state37_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state31_pp0_stage0_iter0;
wire    ap_block_state38_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state44_pp1_stage1_iter0;
wire    ap_block_state51_pp1_stage1_iter1;
wire    ap_block_pp1_stage1_11001;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_state45_pp1_stage2_iter0;
wire    ap_block_pp1_stage2_11001;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_state46_pp1_stage3_iter0;
wire    ap_block_pp1_stage3_11001;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_state47_pp1_stage4_iter0;
wire    ap_block_pp1_stage4_11001;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_state48_pp1_stage5_iter0;
wire    ap_block_pp1_stage5_11001;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_state49_pp1_stage6_iter0;
wire    ap_block_pp1_stage6_11001;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_state43_pp1_stage0_iter0;
wire    ap_block_state50_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [84:0] k_V_q0;
reg   [84:0] reg_1310;
wire   [84:0] k_V_q1;
reg   [84:0] reg_1315;
reg   [84:0] reg_1320;
reg   [63:0] mu_read_reg_3158;
reg   [63:0] h_min_read_reg_3163;
reg   [63:0] h_max_read_reg_3168;
reg   [63:0] atol_read_reg_3173;
reg   [63:0] h0_read_reg_3178;
reg   [63:0] tf_read_reg_3183;
reg   [63:0] tt_read_reg_3188;
reg   [63:0] yy_read_reg_3195;
reg   [59:0] trunc_ln2_reg_3219;
reg   [59:0] trunc_ln154_1_reg_3225;
wire   [84:0] grp_ap_fixed_base_fu_1189_ap_return;
reg   [84:0] mu_loc_V_reg_3241;
wire    ap_CS_fsm_state8;
wire   [84:0] atol_loc_V_ap_fixed_base_fu_1194_ap_return;
reg   [84:0] atol_loc_V_reg_3246;
wire   [84:0] tf_loc_V_ap_fixed_base_fu_1199_ap_return;
reg  signed [84:0] tf_loc_V_reg_3251;
wire   [63:0] trunc_ln154_fu_1365_p1;
reg   [63:0] trunc_ln154_reg_3259;
wire   [84:0] h_max_loc_7_fu_1634_p3;
reg   [84:0] h_max_loc_7_reg_3264;
wire    ap_CS_fsm_state11;
wire   [84:0] h_min_loc_7_fu_1907_p3;
reg   [84:0] h_min_loc_7_reg_3270;
wire   [84:0] h_loc_5_fu_2198_p3;
wire  signed [85:0] lhs_V_1_fu_2210_p1;
reg  signed [85:0] lhs_V_1_reg_3287;
wire  signed [88:0] conv_i514_fu_2213_p1;
reg  signed [88:0] conv_i514_reg_3352;
wire   [0:0] icmp_ln1696_2_fu_2216_p2;
reg   [0:0] icmp_ln1696_2_reg_3357;
wire   [63:0] zext_ln148_fu_2221_p1;
reg   [63:0] zext_ln148_reg_3361;
wire    ap_CS_fsm_state12;
wire   [0:0] and_ln164_fu_2237_p2;
wire   [31:0] tk_next_1_fu_2255_p3;
reg   [59:0] trunc_ln6_reg_3375;
reg   [59:0] trunc_ln8_reg_3381;
wire   [31:0] cycles_1_fu_2359_p2;
wire  signed [84:0] h_loc_9_fu_2389_p3;
reg  signed [84:0] h_loc_9_reg_3402;
wire   [19:0] trunc_ln157_fu_2397_p1;
reg   [19:0] trunc_ln157_reg_3410;
wire    ap_CS_fsm_state21;
wire   [13:0] trunc_ln157_1_fu_2401_p1;
reg   [13:0] trunc_ln157_1_reg_3415;
wire    ap_CS_fsm_state24;
wire   [11:0] trunc_ln157_2_fu_2405_p1;
reg   [11:0] trunc_ln157_2_reg_3421;
wire  signed [176:0] sext_ln192_fu_2416_p1;
reg   [176:0] sext_ln192_reg_3427;
wire   [63:0] zext_ln192_fu_2420_p1;
reg   [63:0] zext_ln192_reg_3432;
wire    ap_CS_fsm_state25;
wire   [4:0] add_ln883_fu_2436_p2;
reg   [4:0] add_ln883_reg_3437;
wire   [2:0] n_fu_2442_p2;
reg   [2:0] n_reg_3442;
wire    ap_CS_fsm_state26;
wire   [2:0] i_fu_2463_p2;
reg   [2:0] i_reg_3450;
wire    ap_CS_fsm_state28;
wire   [0:0] icmp_ln194_fu_2457_p2;
wire   [0:0] icmp_ln192_fu_2469_p2;
reg   [0:0] icmp_ln192_reg_3455;
wire   [63:0] zext_ln212_fu_2475_p1;
reg   [63:0] zext_ln212_reg_3459;
reg   [63:0] zext_ln212_reg_3459_pp0_iter1_reg;
wire   [5:0] zext_ln883_5_fu_2534_p1;
reg   [5:0] zext_ln883_5_reg_3484;
wire   [0:0] icmp_ln212_fu_2579_p2;
reg   [0:0] icmp_ln212_reg_3499;
wire   [2:0] n_3_fu_2647_p2;
reg   [2:0] n_3_reg_3508;
reg   [2:0] e_V_addr_reg_3523;
reg   [2:0] e_V_addr_reg_3523_pp1_iter1_reg;
wire   [5:0] zext_ln883_14_fu_2726_p1;
reg   [5:0] zext_ln883_14_reg_3539;
wire   [0:0] icmp_ln227_fu_2771_p2;
reg   [0:0] icmp_ln227_reg_3554;
wire   [2:0] n_4_fu_2839_p2;
reg   [2:0] n_4_reg_3563;
wire   [0:0] icmp_ln1698_fu_2865_p2;
reg   [0:0] icmp_ln1698_reg_3571;
wire    ap_CS_fsm_state56;
wire   [14:0] sub_ln252_fu_2889_p2;
reg   [14:0] sub_ln252_reg_3575;
wire   [0:0] icmp_ln1698_1_fu_2896_p2;
reg   [0:0] icmp_ln1698_1_reg_3580;
wire   [14:0] sub_ln263_fu_2919_p2;
reg   [14:0] sub_ln263_reg_3584;
wire   [14:0] sub_ln859_fu_2955_p2;
reg   [14:0] sub_ln859_reg_3589;
wire    ap_CS_fsm_state57;
wire   [84:0] h_loc_8_fu_3001_p3;
wire    ap_CS_fsm_state58;
wire   [84:0] tt_loc_V_q0;
wire   [31:0] t_gap_fu_3013_p3;
reg   [31:0] t_gap_reg_3612;
wire   [0:0] icmp_ln1696_fu_3008_p2;
wire   [31:0] mul399_fu_3069_p2;
reg   [31:0] mul399_reg_3617;
wire   [0:0] icmp_ln286_fu_3075_p2;
reg   [59:0] trunc_ln7_reg_3627;
wire   [31:0] add415_fu_3132_p2;
reg   [31:0] add415_reg_3638;
wire   [34:0] shl_ln5_fu_3139_p3;
reg   [34:0] shl_ln5_reg_3643;
wire   [3:0] trunc_ln289_fu_3148_p1;
reg   [3:0] trunc_ln289_reg_3648;
wire    ap_CS_fsm_state30;
wire    grp_ode_fpga_fu_961_ap_done;
wire    ap_block_pp0_stage6_subdone;
reg    ap_condition_pp0_flush_enable;
wire    ap_block_pp0_stage1_subdone;
wire    ap_CS_fsm_state42;
wire    ap_block_pp1_stage6_subdone;
reg    ap_condition_pp1_flush_enable;
wire    ap_block_pp1_stage1_subdone;
reg   [5:0] k_V_address0;
reg    k_V_ce0;
reg    k_V_we0;
reg   [5:0] k_V_address1;
reg    k_V_ce1;
reg   [14:0] yy_loc_V_address0;
reg    yy_loc_V_ce0;
reg    yy_loc_V_we0;
reg   [84:0] yy_loc_V_d0;
wire   [84:0] yy_loc_V_q0;
reg   [14:0] yy_loc_V_address1;
reg    yy_loc_V_ce1;
wire   [84:0] yy_loc_V_q1;
reg   [11:0] tt_loc_V_address0;
reg    tt_loc_V_ce0;
reg    tt_loc_V_we0;
reg   [84:0] tt_loc_V_d0;
reg   [2:0] c_V_address0;
reg    c_V_ce0;
reg    c_V_we0;
reg   [84:0] c_V_d0;
wire   [84:0] c_V_q0;
reg   [2:0] c_V_address1;
reg    c_V_ce1;
reg    c_V_we1;
reg   [84:0] c_V_d1;
reg   [2:0] e_V_address0;
reg    e_V_ce0;
reg    e_V_we0;
wire   [176:0] e_V_q0;
reg   [2:0] e_V_address1;
reg    e_V_ce1;
reg    e_V_we1;
reg   [176:0] e_V_d1;
wire    grp_ode_fpga_fu_961_ap_start;
wire    grp_ode_fpga_fu_961_ap_idle;
wire    grp_ode_fpga_fu_961_ap_ready;
wire   [5:0] grp_ode_fpga_fu_961_out_r_address0;
wire    grp_ode_fpga_fu_961_out_r_ce0;
wire    grp_ode_fpga_fu_961_out_r_we0;
wire   [84:0] grp_ode_fpga_fu_961_out_r_d0;
reg   [63:0] grp_ode_fpga_fu_961_out_offset;
wire   [14:0] grp_ode_fpga_fu_961_in_r_address0;
wire    grp_ode_fpga_fu_961_in_r_ce0;
wire   [2:0] grp_ode_fpga_fu_961_c_address0;
wire    grp_ode_fpga_fu_961_c_ce0;
wire    grp_macply_fu_993_ap_ready;
reg   [176:0] grp_macply_fu_993_result_V_read;
reg   [176:0] grp_macply_fu_993_x_V_read;
reg   [176:0] grp_macply_fu_993_y_V_read;
wire    grp_multiply_fu_1164_ap_ready;
reg   [176:0] grp_multiply_fu_1164_y;
wire   [176:0] grp_multiply_fu_1164_ap_return;
wire    grp_ap_fixed_base_fu_1189_ap_ready;
reg   [63:0] grp_ap_fixed_base_fu_1189_d;
wire    atol_loc_V_ap_fixed_base_fu_1194_ap_ready;
reg   [63:0] atol_loc_V_ap_fixed_base_fu_1194_d;
wire    tf_loc_V_ap_fixed_base_fu_1199_ap_ready;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_start;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_done;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_idle;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_ready;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWID;
wire   [31:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWUSER;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_WVALID;
wire   [127:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_WDATA;
wire   [15:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_WSTRB;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_WLAST;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_WID;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_WUSER;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARID;
wire   [31:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARUSER;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_RREADY;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_BREADY;
wire   [14:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_yy_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_yy_loc_V_ce0;
wire    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_yy_loc_V_we0;
wire   [84:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_yy_loc_V_d0;
wire   [63:0] grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_atol_loc_V_ap_fixed_base_fu_1194_p_din1;
wire    grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_start;
wire    grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_done;
wire    grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_idle;
wire    grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_ready;
wire    grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWID;
wire   [31:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWUSER;
wire    grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WVALID;
wire   [127:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WDATA;
wire   [15:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WSTRB;
wire    grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WLAST;
wire   [0:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WID;
wire   [0:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WUSER;
wire    grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARID;
wire   [31:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARUSER;
wire    grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_RREADY;
wire    grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_BREADY;
wire   [14:0] grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_yy_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_yy_loc_V_ce0;
wire    grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_start;
wire    grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_done;
wire    grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_idle;
wire    grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_ready;
wire    grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWID;
wire   [31:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWUSER;
wire    grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WVALID;
wire   [127:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WDATA;
wire   [15:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WSTRB;
wire    grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WLAST;
wire   [0:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WID;
wire   [0:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WUSER;
wire    grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARID;
wire   [31:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARUSER;
wire    grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_RREADY;
wire    grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_BREADY;
wire   [11:0] grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_tt_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_tt_loc_V_ce0;
wire    grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_start;
wire    grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_done;
wire    grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_idle;
wire    grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_ready;
wire   [5:0] grp_runge_kutta_45_Pipeline_k_inner_fu_1229_k_V_address0;
wire    grp_runge_kutta_45_Pipeline_k_inner_fu_1229_k_V_ce0;
wire   [176:0] grp_runge_kutta_45_Pipeline_k_inner_fu_1229_sum_V_1_0_out;
wire    grp_runge_kutta_45_Pipeline_k_inner_fu_1229_sum_V_1_0_out_ap_vld;
wire   [176:0] grp_runge_kutta_45_Pipeline_k_inner_fu_1229_grp_macply_fu_993_p_din1;
wire   [176:0] grp_runge_kutta_45_Pipeline_k_inner_fu_1229_grp_macply_fu_993_p_din2;
wire  signed [176:0] grp_runge_kutta_45_Pipeline_k_inner_fu_1229_grp_macply_fu_993_p_din3;
wire    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_start;
wire    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_done;
wire    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_idle;
wire    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_ready;
wire   [2:0] grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_e_V_address0;
wire    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_e_V_ce0;
wire   [176:0] grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_p_Val2_20_out;
wire    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_p_Val2_20_out_ap_vld;
wire   [176:0] grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_grp_macply_fu_993_p_din1;
wire   [176:0] grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_grp_macply_fu_993_p_din2;
wire  signed [176:0] grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_grp_macply_fu_993_p_din3;
wire    grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_start;
wire    grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_done;
wire    grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_idle;
wire    grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_ready;
wire   [88:0] grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_Q_V_5_out;
wire    grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_Q_V_5_out_ap_vld;
wire    grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_start;
wire    grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_done;
wire    grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_idle;
wire    grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_ready;
wire   [14:0] grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_ce0;
wire    grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_we0;
wire   [84:0] grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_d0;
wire   [14:0] grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_address1;
wire    grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_ce1;
wire   [2:0] grp_runge_kutta_45_Pipeline_update_1_fu_1254_c_V_address0;
wire    grp_runge_kutta_45_Pipeline_update_1_fu_1254_c_V_ce0;
wire    grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_start;
wire    grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_done;
wire    grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_idle;
wire    grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_ready;
wire   [14:0] grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_ce0;
wire    grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_we0;
wire   [84:0] grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_d0;
wire   [14:0] grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_address1;
wire    grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_ce1;
wire   [2:0] grp_runge_kutta_45_Pipeline_update_2_fu_1263_c_V_address0;
wire    grp_runge_kutta_45_Pipeline_update_2_fu_1263_c_V_ce0;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_start;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_done;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_idle;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_ready;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWID;
wire   [31:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWUSER;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WVALID;
wire   [127:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WDATA;
wire   [15:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WSTRB;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WLAST;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WID;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WUSER;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARID;
wire   [31:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARUSER;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_RREADY;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_BREADY;
wire   [14:0] grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_yy_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_yy_loc_V_ce0;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_start;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_done;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_idle;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_ready;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWID;
wire   [31:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWUSER;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WVALID;
wire   [127:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WDATA;
wire   [15:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WSTRB;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WLAST;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WID;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WUSER;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARVALID;
wire   [63:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARADDR;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARID;
wire   [31:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARLEN;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARSIZE;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARBURST;
wire   [1:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARLOCK;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARCACHE;
wire   [2:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARPROT;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARQOS;
wire   [3:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARREGION;
wire   [0:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARUSER;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_RREADY;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_BREADY;
wire   [11:0] grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_tt_loc_V_address0;
wire    grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_tt_loc_V_ce0;
reg    T_BUS_AWVALID;
wire    T_BUS_AWREADY;
reg   [63:0] T_BUS_AWADDR;
reg   [31:0] T_BUS_AWLEN;
reg    T_BUS_WVALID;
wire    T_BUS_WREADY;
reg   [127:0] T_BUS_WDATA;
reg   [15:0] T_BUS_WSTRB;
reg    T_BUS_ARVALID;
wire    T_BUS_ARREADY;
wire    T_BUS_RVALID;
reg    T_BUS_RREADY;
wire   [127:0] T_BUS_RDATA;
wire   [4:0] T_BUS_RFIFONUM;
wire    T_BUS_BVALID;
reg    T_BUS_BREADY;
reg    X_BUS_AWVALID;
wire    X_BUS_AWREADY;
reg   [63:0] X_BUS_AWADDR;
reg   [31:0] X_BUS_AWLEN;
reg    X_BUS_WVALID;
wire    X_BUS_WREADY;
reg   [127:0] X_BUS_WDATA;
reg   [15:0] X_BUS_WSTRB;
reg    X_BUS_ARVALID;
wire    X_BUS_ARREADY;
reg   [63:0] X_BUS_ARADDR;
reg   [31:0] X_BUS_ARLEN;
wire    X_BUS_RVALID;
reg    X_BUS_RREADY;
wire   [127:0] X_BUS_RDATA;
wire   [4:0] X_BUS_RFIFONUM;
wire    X_BUS_BVALID;
reg    X_BUS_BREADY;
reg  signed [84:0] lhs_V33_reg_720;
reg   [14:0] sub_ln85932_reg_730;
reg   [31:0] tk_prev_reg_872;
reg   [31:0] zext_ln16131_reg_742;
reg   [31:0] tk_next_reg_811;
reg   [31:0] tk_next29_reg_754;
reg   [31:0] cycles_reg_799;
reg   [31:0] cycles27_reg_765;
reg   [0:0] flag_loc_V24_reg_777;
reg  signed [84:0] h_loc_1423_reg_789;
reg    ap_block_state20;
reg   [2:0] i_814_reg_824;
reg   [2:0] n_113_reg_836;
reg   [2:0] ap_phi_mux_n12_phi_fu_852_p4;
wire    ap_block_pp0_stage0;
reg   [2:0] ap_phi_mux_n_211_phi_fu_864_p4;
wire    ap_block_pp1_stage0;
reg   [31:0] ap_phi_mux_tk_prev_phi_fu_876_p6;
reg    ap_predicate_op588_call_state57;
reg    ap_block_state57_on_subcall_done;
reg   [55:0] scale_V_1_reg_888;
reg   [0:0] flag_loc_V_reg_905;
reg   [31:0] ap_phi_mux_tk_next28_phi_fu_926_p4;
reg   [31:0] tk_next28_reg_922;
reg   [19:0] ap_phi_mux_cycles26_phi_fu_939_p4;
reg   [19:0] cycles26_reg_935;
reg   [0:0] flag_loc_V25_reg_947;
reg    grp_ode_fpga_fu_961_ap_start_reg;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state41;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp1_stage1;
wire    ap_block_pp1_stage2;
wire    ap_block_pp1_stage3;
wire    ap_block_pp1_stage4;
wire    ap_block_pp1_stage5;
wire    ap_block_pp1_stage6;
wire  signed [176:0] sext_ln219_fu_2529_p1;
wire  signed [176:0] sext_ln219_1_fu_2574_p1;
wire  signed [176:0] sext_ln219_2_fu_2603_p1;
wire  signed [176:0] sext_ln219_3_fu_2616_p1;
wire  signed [176:0] sext_ln219_4_fu_2629_p1;
wire  signed [176:0] sext_ln219_5_fu_2642_p1;
wire  signed [176:0] sext_ln219_6_fu_2661_p1;
wire  signed [176:0] sext_ln233_fu_2721_p1;
wire  signed [176:0] sext_ln233_1_fu_2766_p1;
wire  signed [176:0] sext_ln233_2_fu_2795_p1;
wire  signed [176:0] sext_ln233_3_fu_2808_p1;
wire  signed [176:0] sext_ln233_4_fu_2821_p1;
wire  signed [176:0] sext_ln233_5_fu_2834_p1;
wire  signed [176:0] sext_ln233_6_fu_2853_p1;
wire   [63:0] bitcast_ln154_fu_2206_p1;
reg    grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_start_reg;
reg    grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_start_reg;
wire    ap_CS_fsm_state27;
reg    grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_start_reg;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
reg    grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_start_reg;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
reg    grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_start_reg;
reg    grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_start_reg;
reg    grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_start_reg;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
reg    grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_start_reg;
reg    ap_block_state66_ignore_call3;
wire    ap_CS_fsm_state67;
wire   [63:0] zext_ln194_fu_2452_p1;
wire   [63:0] zext_ln883_8_fu_2490_p1;
wire   [63:0] zext_ln883_9_fu_2505_p1;
wire   [63:0] zext_ln883_10_fu_2516_p1;
wire   [63:0] zext_ln883_11_fu_2550_p1;
wire   [63:0] zext_ln883_12_fu_2561_p1;
wire   [63:0] zext_ln883_13_fu_2590_p1;
wire   [63:0] zext_ln227_fu_2666_p1;
wire   [63:0] zext_ln883_17_fu_2682_p1;
wire   [63:0] zext_ln883_18_fu_2697_p1;
wire   [63:0] zext_ln883_19_fu_2708_p1;
wire   [63:0] zext_ln883_20_fu_2742_p1;
wire   [63:0] zext_ln883_21_fu_2753_p1;
wire   [63:0] zext_ln883_22_fu_2782_p1;
wire   [63:0] idxprom331_fu_2870_p1;
wire   [63:0] idxprom361_fu_2900_p1;
wire   [63:0] zext_ln161_fu_2934_p1;
wire  signed [63:0] sext_ln151_fu_1345_p1;
wire   [63:0] sext_ln154_fu_1355_p1;
wire  signed [63:0] sext_ln169_fu_2339_p1;
wire  signed [63:0] sext_ln172_fu_2349_p1;
wire  signed [63:0] sext_ln286_fu_3122_p1;
reg    ap_block_state2_io;
reg    ap_block_state13_io;
wire   [31:0] zext_ln286_1_fu_3117_p1;
reg    ap_block_state66;
wire   [84:0] grp_fu_1304_p2;
wire    ap_CS_fsm_state22;
wire   [63:0] ireg_fu_1369_p1;
wire   [10:0] exp_tmp_fu_1384_p4;
wire   [51:0] trunc_ln600_fu_1398_p1;
wire   [52:0] p_Result_31_fu_1402_p3;
wire   [53:0] zext_ln604_fu_1410_p1;
wire   [0:0] p_Result_s_fu_1376_p3;
wire   [53:0] man_V_2_fu_1414_p2;
wire   [62:0] trunc_ln590_fu_1372_p1;
wire   [11:0] zext_ln501_fu_1394_p1;
wire   [11:0] F2_fu_1434_p2;
wire   [0:0] icmp_ln616_fu_1440_p2;
wire   [11:0] add_ln616_fu_1446_p2;
wire   [11:0] sub_ln616_fu_1452_p2;
wire  signed [53:0] man_V_9_fu_1420_p3;
wire  signed [11:0] sh_amt_fu_1458_p3;
wire  signed [31:0] sext_ln621_fu_1488_p1;
wire   [53:0] zext_ln621_fu_1492_p1;
wire   [0:0] h_max_loc_2_fu_1502_p3;
wire  signed [84:0] sext_ln618_fu_1472_p1;
wire   [84:0] zext_ln639_fu_1518_p1;
wire   [0:0] icmp_ln606_fu_1428_p2;
wire   [0:0] icmp_ln617_fu_1466_p2;
wire   [0:0] xor_ln606_fu_1528_p2;
wire   [0:0] and_ln617_fu_1534_p2;
wire   [53:0] select_ln147_fu_1510_p3;
wire   [0:0] or_ln617_fu_1548_p2;
wire   [0:0] icmp_ln620_fu_1476_p2;
wire   [0:0] xor_ln617_fu_1554_p2;
wire   [0:0] and_ln620_fu_1560_p2;
wire   [0:0] and_ln620_1_fu_1566_p2;
wire   [53:0] h_max_loc_1_fu_1496_p2;
wire   [53:0] h_max_loc_4_fu_1540_p3;
wire   [53:0] h_max_loc_5_fu_1572_p3;
wire   [0:0] or_ln616_fu_1584_p2;
wire   [0:0] icmp_ln638_fu_1482_p2;
wire   [0:0] xor_ln616_fu_1590_p2;
wire   [0:0] and_ln638_fu_1596_p2;
wire   [84:0] h_max_loc_3_fu_1522_p2;
wire  signed [84:0] sext_ln147_fu_1580_p1;
wire   [0:0] icmp_ln616_3_fu_1610_p2;
wire   [0:0] xor_ln638_fu_1616_p2;
wire   [0:0] and_ln638_1_fu_1622_p2;
wire   [0:0] or_ln638_fu_1628_p2;
wire   [84:0] h_max_loc_6_fu_1602_p3;
wire   [63:0] ireg_1_fu_1642_p1;
wire   [10:0] exp_tmp_1_fu_1657_p4;
wire   [51:0] trunc_ln600_1_fu_1671_p1;
wire   [52:0] p_Result_33_fu_1675_p3;
wire   [53:0] zext_ln604_1_fu_1683_p1;
wire   [0:0] p_Result_32_fu_1649_p3;
wire   [53:0] man_V_6_fu_1687_p2;
wire   [62:0] trunc_ln590_1_fu_1645_p1;
wire   [11:0] zext_ln501_1_fu_1667_p1;
wire   [11:0] F2_1_fu_1707_p2;
wire   [0:0] icmp_ln616_1_fu_1713_p2;
wire   [11:0] add_ln616_1_fu_1719_p2;
wire   [11:0] sub_ln616_1_fu_1725_p2;
wire  signed [53:0] man_V_10_fu_1693_p3;
wire  signed [11:0] sh_amt_1_fu_1731_p3;
wire  signed [31:0] sext_ln621_1_fu_1761_p1;
wire   [53:0] zext_ln621_1_fu_1765_p1;
wire   [0:0] h_min_loc_2_fu_1775_p3;
wire  signed [84:0] sext_ln618_1_fu_1745_p1;
wire   [84:0] zext_ln639_1_fu_1791_p1;
wire   [0:0] icmp_ln606_1_fu_1701_p2;
wire   [0:0] icmp_ln617_1_fu_1739_p2;
wire   [0:0] xor_ln606_1_fu_1801_p2;
wire   [0:0] and_ln617_1_fu_1807_p2;
wire   [53:0] select_ln147_1_fu_1783_p3;
wire   [0:0] or_ln617_1_fu_1821_p2;
wire   [0:0] icmp_ln620_1_fu_1749_p2;
wire   [0:0] xor_ln617_1_fu_1827_p2;
wire   [0:0] and_ln620_2_fu_1833_p2;
wire   [0:0] and_ln620_3_fu_1839_p2;
wire   [53:0] h_min_loc_1_fu_1769_p2;
wire   [53:0] h_min_loc_4_fu_1813_p3;
wire   [53:0] h_min_loc_5_fu_1845_p3;
wire   [0:0] or_ln616_1_fu_1857_p2;
wire   [0:0] icmp_ln638_1_fu_1755_p2;
wire   [0:0] xor_ln616_1_fu_1863_p2;
wire   [0:0] and_ln638_2_fu_1869_p2;
wire   [84:0] h_min_loc_3_fu_1795_p2;
wire  signed [84:0] sext_ln147_1_fu_1853_p1;
wire   [0:0] icmp_ln616_4_fu_1883_p2;
wire   [0:0] xor_ln638_1_fu_1889_p2;
wire   [0:0] and_ln638_3_fu_1895_p2;
wire   [0:0] or_ln638_1_fu_1901_p2;
wire   [84:0] h_min_loc_6_fu_1875_p3;
wire   [63:0] ireg_2_fu_1915_p1;
wire   [10:0] exp_tmp_2_fu_1930_p4;
wire   [51:0] trunc_ln600_2_fu_1944_p1;
wire   [52:0] p_Result_35_fu_1948_p3;
wire   [53:0] zext_ln604_2_fu_1956_p1;
wire   [0:0] p_Result_34_fu_1922_p3;
wire   [53:0] man_V_7_fu_1960_p2;
wire   [62:0] trunc_ln590_2_fu_1918_p1;
wire   [11:0] zext_ln501_2_fu_1940_p1;
wire   [11:0] F2_2_fu_1980_p2;
wire   [0:0] icmp_ln616_2_fu_1986_p2;
wire   [11:0] add_ln616_2_fu_1992_p2;
wire   [11:0] sub_ln616_2_fu_1998_p2;
wire  signed [53:0] man_V_fu_1966_p3;
wire  signed [11:0] sh_amt_2_fu_2004_p3;
wire  signed [31:0] sext_ln621_2_fu_2034_p1;
wire   [53:0] zext_ln621_2_fu_2038_p1;
wire   [0:0] h_loc_3_fu_2048_p3;
wire  signed [84:0] sext_ln618_2_fu_2018_p1;
wire   [84:0] zext_ln639_2_fu_2064_p1;
wire   [0:0] icmp_ln606_2_fu_1974_p2;
wire   [0:0] icmp_ln617_2_fu_2012_p2;
wire   [0:0] xor_ln606_2_fu_2074_p2;
wire   [0:0] or_ln617_2_fu_2086_p2;
wire   [0:0] icmp_ln620_2_fu_2022_p2;
wire   [0:0] xor_ln617_2_fu_2092_p2;
wire   [0:0] and_ln620_4_fu_2098_p2;
wire   [0:0] or_ln616_2_fu_2110_p2;
wire   [0:0] icmp_ln638_2_fu_2028_p2;
wire   [0:0] xor_ln616_2_fu_2116_p2;
wire   [0:0] icmp_ln616_5_fu_2128_p2;
wire   [0:0] xor_ln638_2_fu_2134_p2;
wire   [0:0] and_ln638_5_fu_2140_p2;
wire   [0:0] or_ln638_2_fu_2146_p2;
wire   [84:0] h_loc_4_fu_2068_p2;
wire   [0:0] and_ln638_4_fu_2122_p2;
wire   [0:0] and_ln620_5_fu_2104_p2;
wire   [53:0] h_loc_2_fu_2042_p2;
wire   [53:0] select_ln638_1_fu_2166_p3;
wire   [0:0] and_ln617_2_fu_2080_p2;
wire   [0:0] or_ln638_3_fu_2160_p2;
wire   [84:0] select_ln638_fu_2152_p3;
wire  signed [84:0] sext_ln638_fu_2174_p1;
wire   [0:0] or_ln638_4_fu_2178_p2;
wire   [0:0] or_ln638_5_fu_2192_p2;
wire   [84:0] select_ln638_2_fu_2184_p3;
wire   [84:0] select_ln623_fu_2056_p3;
wire   [0:0] icmp_ln164_fu_2225_p2;
wire   [0:0] icmp_ln164_1_fu_2231_p2;
wire   [0:0] icmp_ln180_fu_2243_p2;
wire   [31:0] add_ln181_fu_2249_p2;
wire   [31:0] shl_ln167_fu_2267_p2;
wire   [31:0] shl_ln167_1_fu_2273_p2;
wire   [31:0] y_gap_1_fu_2279_p2;
wire   [34:0] shl_ln2_fu_2285_p3;
wire   [63:0] zext_ln169_fu_2293_p1;
wire   [63:0] add_ln169_fu_2297_p2;
wire   [19:0] trunc_ln166_fu_2263_p1;
wire   [34:0] shl_ln4_fu_2312_p3;
wire   [63:0] zext_ln172_fu_2320_p1;
wire   [63:0] add_ln172_fu_2324_p2;
wire  signed [85:0] sext_ln859_fu_2365_p1;
wire  signed [85:0] sext_ln859_2_fu_2369_p1;
wire   [85:0] ret_V_fu_2373_p2;
wire   [0:0] icmp_ln1695_fu_2379_p2;
wire   [84:0] h_loc_fu_2384_p2;
wire   [139:0] agg_tmp_fu_2409_p3;
wire   [4:0] tmp_s_fu_2428_p3;
wire   [4:0] zext_ln883_fu_2424_p1;
wire   [3:0] zext_ln883_7_fu_2480_p1;
wire   [3:0] add_ln883_1_fu_2484_p2;
wire   [4:0] zext_ln883_6_fu_2495_p1;
wire   [4:0] add_ln883_2_fu_2499_p2;
wire   [4:0] add_ln883_3_fu_2510_p2;
wire   [139:0] shl_ln7_fu_2521_p3;
wire   [3:0] tmp_7_fu_2538_p3;
wire  signed [4:0] sext_ln883_fu_2546_p1;
wire   [5:0] add_ln883_4_fu_2555_p2;
wire   [139:0] shl_ln884_1_fu_2566_p3;
wire   [5:0] add_ln883_5_fu_2585_p2;
wire   [139:0] shl_ln884_2_fu_2595_p3;
wire   [139:0] shl_ln884_3_fu_2608_p3;
wire   [139:0] shl_ln884_4_fu_2621_p3;
wire   [139:0] shl_ln884_5_fu_2634_p3;
wire   [139:0] shl_ln884_6_fu_2653_p3;
wire   [3:0] zext_ln883_16_fu_2672_p1;
wire   [3:0] add_ln883_6_fu_2676_p2;
wire   [4:0] zext_ln883_15_fu_2687_p1;
wire   [4:0] add_ln883_7_fu_2691_p2;
wire   [4:0] add_ln883_8_fu_2702_p2;
wire   [139:0] shl_ln884_7_fu_2713_p3;
wire   [3:0] tmp_8_fu_2730_p3;
wire  signed [4:0] sext_ln883_1_fu_2738_p1;
wire   [5:0] add_ln883_9_fu_2747_p2;
wire   [139:0] shl_ln884_8_fu_2758_p3;
wire   [5:0] add_ln883_10_fu_2777_p2;
wire   [139:0] shl_ln884_9_fu_2787_p3;
wire   [139:0] shl_ln884_s_fu_2800_p3;
wire   [139:0] shl_ln884_10_fu_2813_p3;
wire   [139:0] shl_ln884_11_fu_2826_p3;
wire   [139:0] shl_ln884_12_fu_2845_p3;
wire   [14:0] tmp_9_fu_2875_p3;
wire   [14:0] tmp_10_fu_2882_p3;
wire   [14:0] tmp_11_fu_2905_p3;
wire   [14:0] tmp_12_fu_2912_p3;
wire   [11:0] trunc_ln159_1_fu_2930_p1;
wire   [13:0] trunc_ln159_fu_2926_p1;
wire   [14:0] tmp_13_fu_2939_p3;
wire   [14:0] tmp_14_fu_2947_p3;
wire   [55:0] r_V_3_fu_2968_p0;
wire   [139:0] r_V_3_fu_2968_p2;
wire   [84:0] trunc_ln864_3_fu_2974_p4;
wire   [0:0] icmp_ln1696_1_fu_2984_p2;
wire   [84:0] select_ln276_fu_2989_p3;
wire   [0:0] icmp_ln1695_1_fu_2996_p2;
wire   [16:0] trunc_ln284_fu_3021_p1;
wire   [18:0] trunc_ln284_1_fu_3033_p1;
wire   [31:0] shl_ln_fu_3025_p3;
wire   [31:0] shl_ln284_1_fu_3037_p3;
wire   [31:0] empty_69_fu_3051_p2;
wire   [31:0] empty_70_fu_3057_p2;
wire   [31:0] empty_71_fu_3063_p2;
wire   [31:0] y_gap_fu_3045_p2;
wire   [34:0] shl_ln3_fu_3081_p3;
wire   [63:0] zext_ln286_fu_3089_p1;
wire   [63:0] add_ln286_fu_3093_p2;
wire   [30:0] lshr_ln_fu_3108_p4;
reg   [62:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_block_state15_on_subcall_done;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
reg    ap_ST_fsm_state66_blk;
reg    ap_ST_fsm_state67_blk;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp1_stage0_subdone;
wire    ap_block_pp1_stage2_subdone;
wire    ap_block_pp1_stage3_subdone;
wire    ap_block_pp1_stage4_subdone;
wire    ap_block_pp1_stage5_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [139:0] r_V_3_fu_2968_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 63'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 grp_ode_fpga_fu_961_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_start_reg = 1'b0;
#0 grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_start_reg = 1'b0;
end

runge_kutta_45_k_V_RAM_AUTO_1R1W #(
    .DataWidth( 85 ),
    .AddressRange( 42 ),
    .AddressWidth( 6 ))
k_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(k_V_address0),
    .ce0(k_V_ce0),
    .we0(k_V_we0),
    .d0(grp_ode_fpga_fu_961_out_r_d0),
    .q0(k_V_q0),
    .address1(k_V_address1),
    .ce1(k_V_ce1),
    .q1(k_V_q1)
);

runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W #(
    .DataWidth( 85 ),
    .AddressRange( 24576 ),
    .AddressWidth( 15 ))
yy_loc_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(yy_loc_V_address0),
    .ce0(yy_loc_V_ce0),
    .we0(yy_loc_V_we0),
    .d0(yy_loc_V_d0),
    .q0(yy_loc_V_q0),
    .address1(yy_loc_V_address1),
    .ce1(yy_loc_V_ce1),
    .q1(yy_loc_V_q1)
);

runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W #(
    .DataWidth( 85 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
tt_loc_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(tt_loc_V_address0),
    .ce0(tt_loc_V_ce0),
    .we0(tt_loc_V_we0),
    .d0(tt_loc_V_d0),
    .q0(tt_loc_V_q0)
);

runge_kutta_45_c_V_RAM_AUTO_1R1W #(
    .DataWidth( 85 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
c_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(c_V_address0),
    .ce0(c_V_ce0),
    .we0(c_V_we0),
    .d0(c_V_d0),
    .q0(c_V_q0),
    .address1(c_V_address1),
    .ce1(c_V_ce1),
    .we1(c_V_we1),
    .d1(c_V_d1)
);

runge_kutta_45_e_V_RAM_AUTO_1R1W #(
    .DataWidth( 177 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
e_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(e_V_address0),
    .ce0(e_V_ce0),
    .we0(e_V_we0),
    .d0(177'd0),
    .q0(e_V_q0),
    .address1(e_V_address1),
    .ce1(e_V_ce1),
    .we1(e_V_we1),
    .d1(e_V_d1)
);

runge_kutta_45_ode_fpga grp_ode_fpga_fu_961(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_ode_fpga_fu_961_ap_start),
    .ap_done(grp_ode_fpga_fu_961_ap_done),
    .ap_idle(grp_ode_fpga_fu_961_ap_idle),
    .ap_ready(grp_ode_fpga_fu_961_ap_ready),
    .out_r_address0(grp_ode_fpga_fu_961_out_r_address0),
    .out_r_ce0(grp_ode_fpga_fu_961_out_r_ce0),
    .out_r_we0(grp_ode_fpga_fu_961_out_r_we0),
    .out_r_d0(grp_ode_fpga_fu_961_out_r_d0),
    .out_offset(grp_ode_fpga_fu_961_out_offset),
    .in_r_address0(grp_ode_fpga_fu_961_in_r_address0),
    .in_r_ce0(grp_ode_fpga_fu_961_in_r_ce0),
    .in_r_q0(yy_loc_V_q0),
    .in_offset(zext_ln148_reg_3361),
    .c_address0(grp_ode_fpga_fu_961_c_address0),
    .c_ce0(grp_ode_fpga_fu_961_c_ce0),
    .c_q0(c_V_q0),
    .mu(mu_loc_V_reg_3241)
);

runge_kutta_45_macply grp_macply_fu_993(
    .ap_ready(grp_macply_fu_993_ap_ready),
    .result_V_read(grp_macply_fu_993_result_V_read),
    .x_V_read(grp_macply_fu_993_x_V_read),
    .y_V_read(grp_macply_fu_993_y_V_read),
    .ap_return(grp_macply_fu_993_ap_return)
);

runge_kutta_45_multiply grp_multiply_fu_1164(
    .ap_ready(grp_multiply_fu_1164_ap_ready),
    .x(sext_ln192_reg_3427),
    .y(grp_multiply_fu_1164_y),
    .ap_return(grp_multiply_fu_1164_ap_return)
);

runge_kutta_45_ap_fixed_base grp_ap_fixed_base_fu_1189(
    .ap_ready(grp_ap_fixed_base_fu_1189_ap_ready),
    .d(grp_ap_fixed_base_fu_1189_d),
    .ap_return(grp_ap_fixed_base_fu_1189_ap_return)
);

runge_kutta_45_ap_fixed_base atol_loc_V_ap_fixed_base_fu_1194(
    .ap_ready(atol_loc_V_ap_fixed_base_fu_1194_ap_ready),
    .d(atol_loc_V_ap_fixed_base_fu_1194_d),
    .ap_return(atol_loc_V_ap_fixed_base_fu_1194_ap_return)
);

runge_kutta_45_ap_fixed_base tf_loc_V_ap_fixed_base_fu_1199(
    .ap_ready(tf_loc_V_ap_fixed_base_fu_1199_ap_ready),
    .d(tf_read_reg_3183),
    .ap_return(tf_loc_V_ap_fixed_base_fu_1199_ap_return)
);

runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_151_1 grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_ready),
    .m_axi_X_BUS_AWVALID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWVALID),
    .m_axi_X_BUS_AWREADY(1'b0),
    .m_axi_X_BUS_AWADDR(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWADDR),
    .m_axi_X_BUS_AWID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWID),
    .m_axi_X_BUS_AWLEN(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWLEN),
    .m_axi_X_BUS_AWSIZE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWSIZE),
    .m_axi_X_BUS_AWBURST(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWBURST),
    .m_axi_X_BUS_AWLOCK(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWLOCK),
    .m_axi_X_BUS_AWCACHE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWCACHE),
    .m_axi_X_BUS_AWPROT(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWPROT),
    .m_axi_X_BUS_AWQOS(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWQOS),
    .m_axi_X_BUS_AWREGION(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWREGION),
    .m_axi_X_BUS_AWUSER(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_AWUSER),
    .m_axi_X_BUS_WVALID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_WVALID),
    .m_axi_X_BUS_WREADY(1'b0),
    .m_axi_X_BUS_WDATA(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_WDATA),
    .m_axi_X_BUS_WSTRB(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_WSTRB),
    .m_axi_X_BUS_WLAST(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_WLAST),
    .m_axi_X_BUS_WID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_WID),
    .m_axi_X_BUS_WUSER(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_WUSER),
    .m_axi_X_BUS_ARVALID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARVALID),
    .m_axi_X_BUS_ARREADY(X_BUS_ARREADY),
    .m_axi_X_BUS_ARADDR(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARADDR),
    .m_axi_X_BUS_ARID(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARID),
    .m_axi_X_BUS_ARLEN(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARLEN),
    .m_axi_X_BUS_ARSIZE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARSIZE),
    .m_axi_X_BUS_ARBURST(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARBURST),
    .m_axi_X_BUS_ARLOCK(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARLOCK),
    .m_axi_X_BUS_ARCACHE(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARCACHE),
    .m_axi_X_BUS_ARPROT(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARPROT),
    .m_axi_X_BUS_ARQOS(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARQOS),
    .m_axi_X_BUS_ARREGION(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARREGION),
    .m_axi_X_BUS_ARUSER(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARUSER),
    .m_axi_X_BUS_RVALID(X_BUS_RVALID),
    .m_axi_X_BUS_RREADY(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_RREADY),
    .m_axi_X_BUS_RDATA(X_BUS_RDATA),
    .m_axi_X_BUS_RLAST(1'b0),
    .m_axi_X_BUS_RID(1'd0),
    .m_axi_X_BUS_RFIFONUM(X_BUS_RFIFONUM),
    .m_axi_X_BUS_RUSER(1'd0),
    .m_axi_X_BUS_RRESP(2'd0),
    .m_axi_X_BUS_BVALID(1'b0),
    .m_axi_X_BUS_BREADY(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_BREADY),
    .m_axi_X_BUS_BRESP(2'd0),
    .m_axi_X_BUS_BID(1'd0),
    .m_axi_X_BUS_BUSER(1'd0),
    .sext_ln151(trunc_ln2_reg_3219),
    .yy_loc_V_address0(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_yy_loc_V_address0),
    .yy_loc_V_ce0(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_yy_loc_V_ce0),
    .yy_loc_V_we0(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_yy_loc_V_we0),
    .yy_loc_V_d0(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_yy_loc_V_d0),
    .atol_loc_V_ap_fixed_base_fu_1194_p_din1(grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_atol_loc_V_ap_fixed_base_fu_1194_p_din1),
    .atol_loc_V_ap_fixed_base_fu_1194_p_dout0(atol_loc_V_ap_fixed_base_fu_1194_ap_return),
    .atol_loc_V_ap_fixed_base_fu_1194_p_ready(atol_loc_V_ap_fixed_base_fu_1194_ap_ready)
);

runge_kutta_45_runge_kutta_45_Pipeline_axi_write_yy grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_ready),
    .m_axi_X_BUS_AWVALID(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWVALID),
    .m_axi_X_BUS_AWREADY(X_BUS_AWREADY),
    .m_axi_X_BUS_AWADDR(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWADDR),
    .m_axi_X_BUS_AWID(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWID),
    .m_axi_X_BUS_AWLEN(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWLEN),
    .m_axi_X_BUS_AWSIZE(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWSIZE),
    .m_axi_X_BUS_AWBURST(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWBURST),
    .m_axi_X_BUS_AWLOCK(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWLOCK),
    .m_axi_X_BUS_AWCACHE(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWCACHE),
    .m_axi_X_BUS_AWPROT(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWPROT),
    .m_axi_X_BUS_AWQOS(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWQOS),
    .m_axi_X_BUS_AWREGION(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWREGION),
    .m_axi_X_BUS_AWUSER(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWUSER),
    .m_axi_X_BUS_WVALID(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WVALID),
    .m_axi_X_BUS_WREADY(X_BUS_WREADY),
    .m_axi_X_BUS_WDATA(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WDATA),
    .m_axi_X_BUS_WSTRB(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WSTRB),
    .m_axi_X_BUS_WLAST(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WLAST),
    .m_axi_X_BUS_WID(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WID),
    .m_axi_X_BUS_WUSER(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WUSER),
    .m_axi_X_BUS_ARVALID(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARVALID),
    .m_axi_X_BUS_ARREADY(1'b0),
    .m_axi_X_BUS_ARADDR(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARADDR),
    .m_axi_X_BUS_ARID(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARID),
    .m_axi_X_BUS_ARLEN(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARLEN),
    .m_axi_X_BUS_ARSIZE(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARSIZE),
    .m_axi_X_BUS_ARBURST(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARBURST),
    .m_axi_X_BUS_ARLOCK(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARLOCK),
    .m_axi_X_BUS_ARCACHE(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARCACHE),
    .m_axi_X_BUS_ARPROT(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARPROT),
    .m_axi_X_BUS_ARQOS(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARQOS),
    .m_axi_X_BUS_ARREGION(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARREGION),
    .m_axi_X_BUS_ARUSER(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_ARUSER),
    .m_axi_X_BUS_RVALID(1'b0),
    .m_axi_X_BUS_RREADY(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_RREADY),
    .m_axi_X_BUS_RDATA(128'd0),
    .m_axi_X_BUS_RLAST(1'b0),
    .m_axi_X_BUS_RID(1'd0),
    .m_axi_X_BUS_RFIFONUM(5'd0),
    .m_axi_X_BUS_RUSER(1'd0),
    .m_axi_X_BUS_RRESP(2'd0),
    .m_axi_X_BUS_BVALID(X_BUS_BVALID),
    .m_axi_X_BUS_BREADY(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_BREADY),
    .m_axi_X_BUS_BRESP(2'd0),
    .m_axi_X_BUS_BID(1'd0),
    .m_axi_X_BUS_BUSER(1'd0),
    .sext_ln169(trunc_ln6_reg_3375),
    .yy_loc_V_address0(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_yy_loc_V_address0),
    .yy_loc_V_ce0(grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_yy_loc_V_ce0),
    .yy_loc_V_q0(yy_loc_V_q0)
);

runge_kutta_45_runge_kutta_45_Pipeline_axi_write_tt grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_ready),
    .m_axi_T_BUS_AWVALID(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWVALID),
    .m_axi_T_BUS_AWREADY(T_BUS_AWREADY),
    .m_axi_T_BUS_AWADDR(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWADDR),
    .m_axi_T_BUS_AWID(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWID),
    .m_axi_T_BUS_AWLEN(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWLEN),
    .m_axi_T_BUS_AWSIZE(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWSIZE),
    .m_axi_T_BUS_AWBURST(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWBURST),
    .m_axi_T_BUS_AWLOCK(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWLOCK),
    .m_axi_T_BUS_AWCACHE(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWCACHE),
    .m_axi_T_BUS_AWPROT(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWPROT),
    .m_axi_T_BUS_AWQOS(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWQOS),
    .m_axi_T_BUS_AWREGION(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWREGION),
    .m_axi_T_BUS_AWUSER(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWUSER),
    .m_axi_T_BUS_WVALID(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WVALID),
    .m_axi_T_BUS_WREADY(T_BUS_WREADY),
    .m_axi_T_BUS_WDATA(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WDATA),
    .m_axi_T_BUS_WSTRB(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WSTRB),
    .m_axi_T_BUS_WLAST(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WLAST),
    .m_axi_T_BUS_WID(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WID),
    .m_axi_T_BUS_WUSER(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WUSER),
    .m_axi_T_BUS_ARVALID(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARVALID),
    .m_axi_T_BUS_ARREADY(1'b0),
    .m_axi_T_BUS_ARADDR(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARADDR),
    .m_axi_T_BUS_ARID(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARID),
    .m_axi_T_BUS_ARLEN(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARLEN),
    .m_axi_T_BUS_ARSIZE(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARSIZE),
    .m_axi_T_BUS_ARBURST(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARBURST),
    .m_axi_T_BUS_ARLOCK(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARLOCK),
    .m_axi_T_BUS_ARCACHE(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARCACHE),
    .m_axi_T_BUS_ARPROT(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARPROT),
    .m_axi_T_BUS_ARQOS(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARQOS),
    .m_axi_T_BUS_ARREGION(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARREGION),
    .m_axi_T_BUS_ARUSER(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_ARUSER),
    .m_axi_T_BUS_RVALID(1'b0),
    .m_axi_T_BUS_RREADY(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_RREADY),
    .m_axi_T_BUS_RDATA(128'd0),
    .m_axi_T_BUS_RLAST(1'b0),
    .m_axi_T_BUS_RID(1'd0),
    .m_axi_T_BUS_RFIFONUM(5'd0),
    .m_axi_T_BUS_RUSER(1'd0),
    .m_axi_T_BUS_RRESP(2'd0),
    .m_axi_T_BUS_BVALID(T_BUS_BVALID),
    .m_axi_T_BUS_BREADY(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_BREADY),
    .m_axi_T_BUS_BRESP(2'd0),
    .m_axi_T_BUS_BID(1'd0),
    .m_axi_T_BUS_BUSER(1'd0),
    .sext_ln172(trunc_ln8_reg_3381),
    .tt_loc_V_address0(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_tt_loc_V_address0),
    .tt_loc_V_ce0(grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_tt_loc_V_ce0),
    .tt_loc_V_q0(tt_loc_V_q0)
);

runge_kutta_45_runge_kutta_45_Pipeline_k_inner grp_runge_kutta_45_Pipeline_k_inner_fu_1229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_ready),
    .i_814(i_814_reg_824),
    .add_ln883(add_ln883_reg_3437),
    .n_113(n_113_reg_836),
    .k_V_address0(grp_runge_kutta_45_Pipeline_k_inner_fu_1229_k_V_address0),
    .k_V_ce0(grp_runge_kutta_45_Pipeline_k_inner_fu_1229_k_V_ce0),
    .k_V_q0(k_V_q0),
    .sum_V_1_0_out(grp_runge_kutta_45_Pipeline_k_inner_fu_1229_sum_V_1_0_out),
    .sum_V_1_0_out_ap_vld(grp_runge_kutta_45_Pipeline_k_inner_fu_1229_sum_V_1_0_out_ap_vld),
    .grp_macply_fu_993_p_din1(grp_runge_kutta_45_Pipeline_k_inner_fu_1229_grp_macply_fu_993_p_din1),
    .grp_macply_fu_993_p_din2(grp_runge_kutta_45_Pipeline_k_inner_fu_1229_grp_macply_fu_993_p_din2),
    .grp_macply_fu_993_p_din3(grp_runge_kutta_45_Pipeline_k_inner_fu_1229_grp_macply_fu_993_p_din3),
    .grp_macply_fu_993_p_dout0(grp_macply_fu_993_ap_return),
    .grp_macply_fu_993_p_ready(grp_macply_fu_993_ap_ready)
);

runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_ready),
    .e_V_address0(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_e_V_address0),
    .e_V_ce0(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_e_V_ce0),
    .e_V_q0(e_V_q0),
    .p_Val2_20_out(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_p_Val2_20_out),
    .p_Val2_20_out_ap_vld(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_p_Val2_20_out_ap_vld),
    .grp_macply_fu_993_p_din1(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_grp_macply_fu_993_p_din1),
    .grp_macply_fu_993_p_din2(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_grp_macply_fu_993_p_din2),
    .grp_macply_fu_993_p_din3(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_grp_macply_fu_993_p_din3),
    .grp_macply_fu_993_p_dout0(grp_macply_fu_993_ap_return),
    .grp_macply_fu_993_p_ready(grp_macply_fu_993_ap_ready)
);

runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_ready),
    .zext_ln449(grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_p_Val2_20_out),
    .Q_V_5_out(grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_Q_V_5_out),
    .Q_V_5_out_ap_vld(grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_Q_V_5_out_ap_vld)
);

runge_kutta_45_runge_kutta_45_Pipeline_update_1 grp_runge_kutta_45_Pipeline_update_1_fu_1254(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_ready),
    .sub_ln85932(sub_ln85932_reg_730),
    .yy_loc_V_address0(grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_address0),
    .yy_loc_V_ce0(grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_ce0),
    .yy_loc_V_we0(grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_we0),
    .yy_loc_V_d0(grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_d0),
    .yy_loc_V_address1(grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_address1),
    .yy_loc_V_ce1(grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_ce1),
    .yy_loc_V_q1(yy_loc_V_q1),
    .sub_ln252(sub_ln252_reg_3575),
    .c_V_address0(grp_runge_kutta_45_Pipeline_update_1_fu_1254_c_V_address0),
    .c_V_ce0(grp_runge_kutta_45_Pipeline_update_1_fu_1254_c_V_ce0),
    .c_V_q0(c_V_q0)
);

runge_kutta_45_runge_kutta_45_Pipeline_update_2 grp_runge_kutta_45_Pipeline_update_2_fu_1263(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_ready),
    .sub_ln85932(sub_ln85932_reg_730),
    .yy_loc_V_address0(grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_address0),
    .yy_loc_V_ce0(grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_ce0),
    .yy_loc_V_we0(grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_we0),
    .yy_loc_V_d0(grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_d0),
    .yy_loc_V_address1(grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_address1),
    .yy_loc_V_ce1(grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_ce1),
    .yy_loc_V_q1(yy_loc_V_q1),
    .sub_ln263(sub_ln263_reg_3584),
    .c_V_address0(grp_runge_kutta_45_Pipeline_update_2_fu_1263_c_V_address0),
    .c_V_ce0(grp_runge_kutta_45_Pipeline_update_2_fu_1263_c_V_ce0),
    .c_V_q0(c_V_q0)
);

runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_yy grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_ready),
    .m_axi_X_BUS_AWVALID(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWVALID),
    .m_axi_X_BUS_AWREADY(X_BUS_AWREADY),
    .m_axi_X_BUS_AWADDR(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWADDR),
    .m_axi_X_BUS_AWID(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWID),
    .m_axi_X_BUS_AWLEN(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWLEN),
    .m_axi_X_BUS_AWSIZE(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWSIZE),
    .m_axi_X_BUS_AWBURST(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWBURST),
    .m_axi_X_BUS_AWLOCK(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWLOCK),
    .m_axi_X_BUS_AWCACHE(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWCACHE),
    .m_axi_X_BUS_AWPROT(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWPROT),
    .m_axi_X_BUS_AWQOS(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWQOS),
    .m_axi_X_BUS_AWREGION(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWREGION),
    .m_axi_X_BUS_AWUSER(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWUSER),
    .m_axi_X_BUS_WVALID(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WVALID),
    .m_axi_X_BUS_WREADY(X_BUS_WREADY),
    .m_axi_X_BUS_WDATA(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WDATA),
    .m_axi_X_BUS_WSTRB(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WSTRB),
    .m_axi_X_BUS_WLAST(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WLAST),
    .m_axi_X_BUS_WID(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WID),
    .m_axi_X_BUS_WUSER(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WUSER),
    .m_axi_X_BUS_ARVALID(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARVALID),
    .m_axi_X_BUS_ARREADY(1'b0),
    .m_axi_X_BUS_ARADDR(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARADDR),
    .m_axi_X_BUS_ARID(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARID),
    .m_axi_X_BUS_ARLEN(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARLEN),
    .m_axi_X_BUS_ARSIZE(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARSIZE),
    .m_axi_X_BUS_ARBURST(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARBURST),
    .m_axi_X_BUS_ARLOCK(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARLOCK),
    .m_axi_X_BUS_ARCACHE(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARCACHE),
    .m_axi_X_BUS_ARPROT(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARPROT),
    .m_axi_X_BUS_ARQOS(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARQOS),
    .m_axi_X_BUS_ARREGION(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARREGION),
    .m_axi_X_BUS_ARUSER(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_ARUSER),
    .m_axi_X_BUS_RVALID(1'b0),
    .m_axi_X_BUS_RREADY(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_RREADY),
    .m_axi_X_BUS_RDATA(128'd0),
    .m_axi_X_BUS_RLAST(1'b0),
    .m_axi_X_BUS_RID(1'd0),
    .m_axi_X_BUS_RFIFONUM(5'd0),
    .m_axi_X_BUS_RUSER(1'd0),
    .m_axi_X_BUS_RRESP(2'd0),
    .m_axi_X_BUS_BVALID(X_BUS_BVALID),
    .m_axi_X_BUS_BREADY(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_BREADY),
    .m_axi_X_BUS_BRESP(2'd0),
    .m_axi_X_BUS_BID(1'd0),
    .m_axi_X_BUS_BUSER(1'd0),
    .sext_ln286(trunc_ln7_reg_3627),
    .mul399(mul399_reg_3617),
    .yy_loc_V_address0(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_yy_loc_V_address0),
    .yy_loc_V_ce0(grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_yy_loc_V_ce0),
    .yy_loc_V_q0(yy_loc_V_q0)
);

runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_start),
    .ap_done(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_done),
    .ap_idle(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_idle),
    .ap_ready(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_ready),
    .m_axi_T_BUS_AWVALID(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWVALID),
    .m_axi_T_BUS_AWREADY(T_BUS_AWREADY),
    .m_axi_T_BUS_AWADDR(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWADDR),
    .m_axi_T_BUS_AWID(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWID),
    .m_axi_T_BUS_AWLEN(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWLEN),
    .m_axi_T_BUS_AWSIZE(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWSIZE),
    .m_axi_T_BUS_AWBURST(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWBURST),
    .m_axi_T_BUS_AWLOCK(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWLOCK),
    .m_axi_T_BUS_AWCACHE(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWCACHE),
    .m_axi_T_BUS_AWPROT(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWPROT),
    .m_axi_T_BUS_AWQOS(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWQOS),
    .m_axi_T_BUS_AWREGION(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWREGION),
    .m_axi_T_BUS_AWUSER(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWUSER),
    .m_axi_T_BUS_WVALID(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WVALID),
    .m_axi_T_BUS_WREADY(T_BUS_WREADY),
    .m_axi_T_BUS_WDATA(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WDATA),
    .m_axi_T_BUS_WSTRB(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WSTRB),
    .m_axi_T_BUS_WLAST(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WLAST),
    .m_axi_T_BUS_WID(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WID),
    .m_axi_T_BUS_WUSER(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WUSER),
    .m_axi_T_BUS_ARVALID(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARVALID),
    .m_axi_T_BUS_ARREADY(1'b0),
    .m_axi_T_BUS_ARADDR(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARADDR),
    .m_axi_T_BUS_ARID(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARID),
    .m_axi_T_BUS_ARLEN(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARLEN),
    .m_axi_T_BUS_ARSIZE(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARSIZE),
    .m_axi_T_BUS_ARBURST(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARBURST),
    .m_axi_T_BUS_ARLOCK(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARLOCK),
    .m_axi_T_BUS_ARCACHE(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARCACHE),
    .m_axi_T_BUS_ARPROT(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARPROT),
    .m_axi_T_BUS_ARQOS(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARQOS),
    .m_axi_T_BUS_ARREGION(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARREGION),
    .m_axi_T_BUS_ARUSER(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_ARUSER),
    .m_axi_T_BUS_RVALID(1'b0),
    .m_axi_T_BUS_RREADY(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_RREADY),
    .m_axi_T_BUS_RDATA(128'd0),
    .m_axi_T_BUS_RLAST(1'b0),
    .m_axi_T_BUS_RID(1'd0),
    .m_axi_T_BUS_RFIFONUM(5'd0),
    .m_axi_T_BUS_RUSER(1'd0),
    .m_axi_T_BUS_RRESP(2'd0),
    .m_axi_T_BUS_BVALID(T_BUS_BVALID),
    .m_axi_T_BUS_BREADY(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_BREADY),
    .m_axi_T_BUS_BRESP(2'd0),
    .m_axi_T_BUS_BID(1'd0),
    .m_axi_T_BUS_BUSER(1'd0),
    .add415(add415_reg_3638),
    .tt_loc_V_address0(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_tt_loc_V_address0),
    .tt_loc_V_ce0(grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_tt_loc_V_ce0),
    .tt_loc_V_q0(tt_loc_V_q0),
    .tt(tt_read_reg_3188),
    .zext_ln289(shl_ln5_reg_3643),
    .trunc_ln12(trunc_ln289_reg_3648)
);

runge_kutta_45_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .yy(yy),
    .tt(tt),
    .tf(tf),
    .h0(h0),
    .atol(atol),
    .h_max(h_max),
    .h_min(h_min),
    .mu(mu),
    .size(size),
    .size_ap_vld(size_ap_vld),
    .flag(flag),
    .flag_ap_vld(flag_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

runge_kutta_45_T_BUS_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 1 ),
    .NUM_WRITE_OUTSTANDING( 8 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 5 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_T_BUS_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_T_BUS_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_T_BUS_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_T_BUS_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_T_BUS_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_T_BUS_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_T_BUS_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_T_BUS_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_T_BUS_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_T_BUS_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_T_BUS_CACHE_VALUE ),
    .USER_DW( 128 ),
    .USER_AW( 64 ))
T_BUS_m_axi_U(
    .AWVALID(m_axi_T_BUS_AWVALID),
    .AWREADY(m_axi_T_BUS_AWREADY),
    .AWADDR(m_axi_T_BUS_AWADDR),
    .AWID(m_axi_T_BUS_AWID),
    .AWLEN(m_axi_T_BUS_AWLEN),
    .AWSIZE(m_axi_T_BUS_AWSIZE),
    .AWBURST(m_axi_T_BUS_AWBURST),
    .AWLOCK(m_axi_T_BUS_AWLOCK),
    .AWCACHE(m_axi_T_BUS_AWCACHE),
    .AWPROT(m_axi_T_BUS_AWPROT),
    .AWQOS(m_axi_T_BUS_AWQOS),
    .AWREGION(m_axi_T_BUS_AWREGION),
    .AWUSER(m_axi_T_BUS_AWUSER),
    .WVALID(m_axi_T_BUS_WVALID),
    .WREADY(m_axi_T_BUS_WREADY),
    .WDATA(m_axi_T_BUS_WDATA),
    .WSTRB(m_axi_T_BUS_WSTRB),
    .WLAST(m_axi_T_BUS_WLAST),
    .WID(m_axi_T_BUS_WID),
    .WUSER(m_axi_T_BUS_WUSER),
    .ARVALID(m_axi_T_BUS_ARVALID),
    .ARREADY(m_axi_T_BUS_ARREADY),
    .ARADDR(m_axi_T_BUS_ARADDR),
    .ARID(m_axi_T_BUS_ARID),
    .ARLEN(m_axi_T_BUS_ARLEN),
    .ARSIZE(m_axi_T_BUS_ARSIZE),
    .ARBURST(m_axi_T_BUS_ARBURST),
    .ARLOCK(m_axi_T_BUS_ARLOCK),
    .ARCACHE(m_axi_T_BUS_ARCACHE),
    .ARPROT(m_axi_T_BUS_ARPROT),
    .ARQOS(m_axi_T_BUS_ARQOS),
    .ARREGION(m_axi_T_BUS_ARREGION),
    .ARUSER(m_axi_T_BUS_ARUSER),
    .RVALID(m_axi_T_BUS_RVALID),
    .RREADY(m_axi_T_BUS_RREADY),
    .RDATA(m_axi_T_BUS_RDATA),
    .RLAST(m_axi_T_BUS_RLAST),
    .RID(m_axi_T_BUS_RID),
    .RUSER(m_axi_T_BUS_RUSER),
    .RRESP(m_axi_T_BUS_RRESP),
    .BVALID(m_axi_T_BUS_BVALID),
    .BREADY(m_axi_T_BUS_BREADY),
    .BRESP(m_axi_T_BUS_BRESP),
    .BID(m_axi_T_BUS_BID),
    .BUSER(m_axi_T_BUS_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(T_BUS_ARVALID),
    .I_ARREADY(T_BUS_ARREADY),
    .I_ARADDR(sext_ln154_fu_1355_p1),
    .I_ARLEN(32'd1),
    .I_RVALID(T_BUS_RVALID),
    .I_RREADY(T_BUS_RREADY),
    .I_RDATA(T_BUS_RDATA),
    .I_RFIFONUM(T_BUS_RFIFONUM),
    .I_AWVALID(T_BUS_AWVALID),
    .I_AWREADY(T_BUS_AWREADY),
    .I_AWADDR(T_BUS_AWADDR),
    .I_AWLEN(T_BUS_AWLEN),
    .I_WVALID(T_BUS_WVALID),
    .I_WREADY(T_BUS_WREADY),
    .I_WDATA(T_BUS_WDATA),
    .I_WSTRB(T_BUS_WSTRB),
    .I_BVALID(T_BUS_BVALID),
    .I_BREADY(T_BUS_BREADY)
);

runge_kutta_45_X_BUS_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 1 ),
    .NUM_WRITE_OUTSTANDING( 8 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 5 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_X_BUS_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_X_BUS_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_X_BUS_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_X_BUS_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_X_BUS_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_X_BUS_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_X_BUS_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_X_BUS_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_X_BUS_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_X_BUS_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_X_BUS_CACHE_VALUE ),
    .USER_DW( 128 ),
    .USER_AW( 64 ))
X_BUS_m_axi_U(
    .AWVALID(m_axi_X_BUS_AWVALID),
    .AWREADY(m_axi_X_BUS_AWREADY),
    .AWADDR(m_axi_X_BUS_AWADDR),
    .AWID(m_axi_X_BUS_AWID),
    .AWLEN(m_axi_X_BUS_AWLEN),
    .AWSIZE(m_axi_X_BUS_AWSIZE),
    .AWBURST(m_axi_X_BUS_AWBURST),
    .AWLOCK(m_axi_X_BUS_AWLOCK),
    .AWCACHE(m_axi_X_BUS_AWCACHE),
    .AWPROT(m_axi_X_BUS_AWPROT),
    .AWQOS(m_axi_X_BUS_AWQOS),
    .AWREGION(m_axi_X_BUS_AWREGION),
    .AWUSER(m_axi_X_BUS_AWUSER),
    .WVALID(m_axi_X_BUS_WVALID),
    .WREADY(m_axi_X_BUS_WREADY),
    .WDATA(m_axi_X_BUS_WDATA),
    .WSTRB(m_axi_X_BUS_WSTRB),
    .WLAST(m_axi_X_BUS_WLAST),
    .WID(m_axi_X_BUS_WID),
    .WUSER(m_axi_X_BUS_WUSER),
    .ARVALID(m_axi_X_BUS_ARVALID),
    .ARREADY(m_axi_X_BUS_ARREADY),
    .ARADDR(m_axi_X_BUS_ARADDR),
    .ARID(m_axi_X_BUS_ARID),
    .ARLEN(m_axi_X_BUS_ARLEN),
    .ARSIZE(m_axi_X_BUS_ARSIZE),
    .ARBURST(m_axi_X_BUS_ARBURST),
    .ARLOCK(m_axi_X_BUS_ARLOCK),
    .ARCACHE(m_axi_X_BUS_ARCACHE),
    .ARPROT(m_axi_X_BUS_ARPROT),
    .ARQOS(m_axi_X_BUS_ARQOS),
    .ARREGION(m_axi_X_BUS_ARREGION),
    .ARUSER(m_axi_X_BUS_ARUSER),
    .RVALID(m_axi_X_BUS_RVALID),
    .RREADY(m_axi_X_BUS_RREADY),
    .RDATA(m_axi_X_BUS_RDATA),
    .RLAST(m_axi_X_BUS_RLAST),
    .RID(m_axi_X_BUS_RID),
    .RUSER(m_axi_X_BUS_RUSER),
    .RRESP(m_axi_X_BUS_RRESP),
    .BVALID(m_axi_X_BUS_BVALID),
    .BREADY(m_axi_X_BUS_BREADY),
    .BRESP(m_axi_X_BUS_BRESP),
    .BID(m_axi_X_BUS_BID),
    .BUSER(m_axi_X_BUS_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(X_BUS_ARVALID),
    .I_ARREADY(X_BUS_ARREADY),
    .I_ARADDR(X_BUS_ARADDR),
    .I_ARLEN(X_BUS_ARLEN),
    .I_RVALID(X_BUS_RVALID),
    .I_RREADY(X_BUS_RREADY),
    .I_RDATA(X_BUS_RDATA),
    .I_RFIFONUM(X_BUS_RFIFONUM),
    .I_AWVALID(X_BUS_AWVALID),
    .I_AWREADY(X_BUS_AWREADY),
    .I_AWADDR(X_BUS_AWADDR),
    .I_AWLEN(X_BUS_AWLEN),
    .I_WVALID(X_BUS_WVALID),
    .I_WREADY(X_BUS_WREADY),
    .I_WDATA(X_BUS_WDATA),
    .I_WSTRB(X_BUS_WSTRB),
    .I_BVALID(X_BUS_BVALID),
    .I_BREADY(X_BUS_BREADY)
);

runge_kutta_45_mul_56ns_85s_140_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 56 ),
    .din1_WIDTH( 85 ),
    .dout_WIDTH( 140 ))
mul_56ns_85s_140_1_1_U105(
    .din0(r_V_3_fu_2968_p0),
    .din1(h_loc_9_reg_3402),
    .dout(r_V_3_fu_2968_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((grp_ode_fpga_fu_961_ap_done == 1'b1) & (icmp_ln192_reg_3455 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((grp_ode_fpga_fu_961_ap_done == 1'b1) & (icmp_ln192_reg_3455 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state42)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage6_subdone) & (1'b1 == ap_CS_fsm_pp1_stage6)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state42)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_ode_fpga_fu_961_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state23))) begin
            grp_ode_fpga_fu_961_ap_start_reg <= 1'b1;
        end else if ((grp_ode_fpga_fu_961_ap_ready == 1'b1)) begin
            grp_ode_fpga_fu_961_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) & (1'b1 == T_BUS_RVALID))) begin
            grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_start_reg <= 1'b0;
    end else begin
        if ((~((1'b0 == X_BUS_BVALID) & (icmp_ln286_reg_3623 == 1'd0)) & (1'b1 == ap_CS_fsm_state66))) begin
            grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state60)) begin
            grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state52)) begin
            grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state54)) begin
            grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1698_fu_2865_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
            grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1698_1_fu_2896_p2 == 1'd0) & (icmp_ln1698_fu_2865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
            grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_start_reg <= 1'b1;
        end else if ((grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_ready == 1'b1)) begin
            grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_fu_3008_p2 == 1'd0) & (icmp_ln1696_2_reg_3357 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
        cycles26_reg_935 <= trunc_ln157_reg_3410;
    end else if (((icmp_ln1696_2_fu_2216_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        cycles26_reg_935 <= 20'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_2216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        cycles27_reg_765 <= 32'd0;
    end else if (((icmp_ln1696_fu_3008_p2 == 1'd1) & (icmp_ln1696_2_reg_3357 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
        cycles27_reg_765 <= cycles_reg_799;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln164_fu_2237_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        cycles_reg_799 <= cycles27_reg_765;
    end else if ((~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln164_reg_3366))) & (1'd1 == and_ln164_reg_3366) & (1'b1 == ap_CS_fsm_state20))) begin
        cycles_reg_799 <= cycles_1_fu_2359_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_2216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        flag_loc_V24_reg_777 <= 1'd1;
    end else if (((icmp_ln1696_fu_3008_p2 == 1'd1) & (icmp_ln1696_2_reg_3357 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
        flag_loc_V24_reg_777 <= flag_loc_V_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_fu_3008_p2 == 1'd0) & (icmp_ln1696_2_reg_3357 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
        flag_loc_V25_reg_947 <= flag_loc_V_reg_905;
    end else if (((icmp_ln1696_2_fu_2216_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        flag_loc_V25_reg_947 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1698_1_fu_2896_p2 == 1'd1) & (icmp_ln1698_fu_2865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56)) | ((icmp_ln1698_reg_3571 == 1'd0) & (1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57)))) begin
        flag_loc_V_reg_905 <= flag_loc_V24_reg_777;
    end else if (((icmp_ln1698_1_reg_3580 == 1'd0) & (icmp_ln1698_reg_3571 == 1'd1) & (1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57))) begin
        flag_loc_V_reg_905 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_2216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        h_loc_1423_reg_789 <= h_loc_5_fu_2198_p3;
    end else if (((icmp_ln1696_fu_3008_p2 == 1'd1) & (icmp_ln1696_2_reg_3357 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
        h_loc_1423_reg_789 <= h_loc_8_fu_3001_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_ode_fpga_fu_961_ap_done == 1'b1)) begin
        if (((icmp_ln192_reg_3455 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
            i_814_reg_824 <= i_reg_3450;
        end else if ((1'b1 == ap_CS_fsm_state24)) begin
            i_814_reg_824 <= 3'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_2216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        lhs_V33_reg_720 <= grp_ap_fixed_base_fu_1189_ap_return;
    end else if (((icmp_ln1696_fu_3008_p2 == 1'd1) & (icmp_ln1696_2_reg_3357 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
        lhs_V33_reg_720 <= tt_loc_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_ode_fpga_fu_961_ap_done == 1'b1) & (icmp_ln192_reg_3455 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        n12_reg_848 <= 3'd0;
    end else if (((icmp_ln212_reg_3499 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        n12_reg_848 <= n_3_reg_3508;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2457_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        n_113_reg_836 <= n_reg_3442;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        n_113_reg_836 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln227_reg_3554 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        n_211_reg_860 <= n_4_reg_3563;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        n_211_reg_860 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1310 <= k_V_q1;
    end else if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1310 <= k_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
        reg_1315 <= k_V_q1;
    end else if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1315 <= k_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        reg_1320 <= k_V_q1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_1320 <= k_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1698_1_fu_2896_p2 == 1'd1) & (icmp_ln1698_fu_2865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
                scale_V_1_reg_888[3] <= 1'b1;
        scale_V_1_reg_888[4] <= 1'b1;
        scale_V_1_reg_888[5] <= 1'b1;
        scale_V_1_reg_888[7] <= 1'b1;
        scale_V_1_reg_888[9] <= 1'b1;
        scale_V_1_reg_888[10] <= 1'b1;
        scale_V_1_reg_888[11] <= 1'b1;
        scale_V_1_reg_888[12] <= 1'b1;
        scale_V_1_reg_888[13] <= 1'b0;
        scale_V_1_reg_888[15] <= 1'b0;
        scale_V_1_reg_888[16] <= 1'b1;
        scale_V_1_reg_888[17] <= 1'b0;
        scale_V_1_reg_888[18] <= 1'b1;
        scale_V_1_reg_888[22] <= 1'b0;
        scale_V_1_reg_888[23] <= 1'b1;
        scale_V_1_reg_888[24] <= 1'b1;
        scale_V_1_reg_888[25] <= 1'b1;
        scale_V_1_reg_888[27] <= 1'b1;
        scale_V_1_reg_888[29] <= 1'b1;
        scale_V_1_reg_888[30] <= 1'b1;
        scale_V_1_reg_888[31] <= 1'b1;
        scale_V_1_reg_888[32] <= 1'b1;
        scale_V_1_reg_888[33] <= 1'b0;
        scale_V_1_reg_888[35] <= 1'b0;
        scale_V_1_reg_888[36] <= 1'b1;
        scale_V_1_reg_888[37] <= 1'b0;
        scale_V_1_reg_888[38] <= 1'b1;
        scale_V_1_reg_888[42] <= 1'b0;
        scale_V_1_reg_888[43] <= 1'b1;
        scale_V_1_reg_888[44] <= 1'b1;
        scale_V_1_reg_888[45] <= 1'b1;
        scale_V_1_reg_888[47] <= 1'b1;
        scale_V_1_reg_888[49] <= 1'b1;
        scale_V_1_reg_888[50] <= 1'b1;
        scale_V_1_reg_888[51] <= 1'b1;
        scale_V_1_reg_888[52] <= 1'b1;
        scale_V_1_reg_888[53] <= 1'b1;
        scale_V_1_reg_888[54] <= 1'b1;
        scale_V_1_reg_888[55] <= 1'b0;
    end else if (((icmp_ln1698_reg_3571 == 1'd0) & (1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57))) begin
                scale_V_1_reg_888[3] <= 1'b1;
        scale_V_1_reg_888[4] <= 1'b1;
        scale_V_1_reg_888[5] <= 1'b0;
        scale_V_1_reg_888[7] <= 1'b0;
        scale_V_1_reg_888[9] <= 1'b1;
        scale_V_1_reg_888[10] <= 1'b1;
        scale_V_1_reg_888[11] <= 1'b1;
        scale_V_1_reg_888[12] <= 1'b0;
        scale_V_1_reg_888[13] <= 1'b1;
        scale_V_1_reg_888[15] <= 1'b1;
        scale_V_1_reg_888[16] <= 1'b1;
        scale_V_1_reg_888[17] <= 1'b1;
        scale_V_1_reg_888[18] <= 1'b1;
        scale_V_1_reg_888[22] <= 1'b1;
        scale_V_1_reg_888[23] <= 1'b0;
        scale_V_1_reg_888[24] <= 1'b1;
        scale_V_1_reg_888[25] <= 1'b0;
        scale_V_1_reg_888[27] <= 1'b0;
        scale_V_1_reg_888[29] <= 1'b1;
        scale_V_1_reg_888[30] <= 1'b1;
        scale_V_1_reg_888[31] <= 1'b1;
        scale_V_1_reg_888[32] <= 1'b0;
        scale_V_1_reg_888[33] <= 1'b1;
        scale_V_1_reg_888[35] <= 1'b1;
        scale_V_1_reg_888[36] <= 1'b1;
        scale_V_1_reg_888[37] <= 1'b1;
        scale_V_1_reg_888[38] <= 1'b1;
        scale_V_1_reg_888[42] <= 1'b1;
        scale_V_1_reg_888[43] <= 1'b0;
        scale_V_1_reg_888[44] <= 1'b1;
        scale_V_1_reg_888[45] <= 1'b0;
        scale_V_1_reg_888[47] <= 1'b0;
        scale_V_1_reg_888[49] <= 1'b1;
        scale_V_1_reg_888[50] <= 1'b1;
        scale_V_1_reg_888[51] <= 1'b1;
        scale_V_1_reg_888[52] <= 1'b0;
        scale_V_1_reg_888[53] <= 1'b0;
        scale_V_1_reg_888[54] <= 1'b0;
        scale_V_1_reg_888[55] <= 1'b1;
    end else if (((icmp_ln1698_1_reg_3580 == 1'd0) & (icmp_ln1698_reg_3571 == 1'd1) & (1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57))) begin
                scale_V_1_reg_888[3] <= 1'b0;
        scale_V_1_reg_888[4] <= 1'b0;
        scale_V_1_reg_888[5] <= 1'b0;
        scale_V_1_reg_888[7] <= 1'b0;
        scale_V_1_reg_888[9] <= 1'b0;
        scale_V_1_reg_888[10] <= 1'b0;
        scale_V_1_reg_888[11] <= 1'b0;
        scale_V_1_reg_888[12] <= 1'b0;
        scale_V_1_reg_888[13] <= 1'b0;
        scale_V_1_reg_888[15] <= 1'b0;
        scale_V_1_reg_888[16] <= 1'b0;
        scale_V_1_reg_888[17] <= 1'b0;
        scale_V_1_reg_888[18] <= 1'b0;
        scale_V_1_reg_888[22] <= 1'b0;
        scale_V_1_reg_888[23] <= 1'b0;
        scale_V_1_reg_888[24] <= 1'b0;
        scale_V_1_reg_888[25] <= 1'b0;
        scale_V_1_reg_888[27] <= 1'b0;
        scale_V_1_reg_888[29] <= 1'b0;
        scale_V_1_reg_888[30] <= 1'b0;
        scale_V_1_reg_888[31] <= 1'b0;
        scale_V_1_reg_888[32] <= 1'b0;
        scale_V_1_reg_888[33] <= 1'b0;
        scale_V_1_reg_888[35] <= 1'b0;
        scale_V_1_reg_888[36] <= 1'b0;
        scale_V_1_reg_888[37] <= 1'b0;
        scale_V_1_reg_888[38] <= 1'b0;
        scale_V_1_reg_888[42] <= 1'b0;
        scale_V_1_reg_888[43] <= 1'b0;
        scale_V_1_reg_888[44] <= 1'b0;
        scale_V_1_reg_888[45] <= 1'b0;
        scale_V_1_reg_888[47] <= 1'b0;
        scale_V_1_reg_888[49] <= 1'b0;
        scale_V_1_reg_888[50] <= 1'b0;
        scale_V_1_reg_888[51] <= 1'b0;
        scale_V_1_reg_888[52] <= 1'b0;
        scale_V_1_reg_888[53] <= 1'b0;
        scale_V_1_reg_888[54] <= 1'b0;
        scale_V_1_reg_888[55] <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_2216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                sub_ln85932_reg_730[1] <= 1'b0;
        sub_ln85932_reg_730[2] <= 1'b0;
        sub_ln85932_reg_730[3] <= 1'b0;
        sub_ln85932_reg_730[4] <= 1'b0;
        sub_ln85932_reg_730[5] <= 1'b0;
        sub_ln85932_reg_730[6] <= 1'b0;
        sub_ln85932_reg_730[7] <= 1'b0;
        sub_ln85932_reg_730[8] <= 1'b0;
        sub_ln85932_reg_730[9] <= 1'b0;
        sub_ln85932_reg_730[10] <= 1'b0;
        sub_ln85932_reg_730[11] <= 1'b0;
        sub_ln85932_reg_730[12] <= 1'b0;
        sub_ln85932_reg_730[13] <= 1'b0;
        sub_ln85932_reg_730[14] <= 1'b0;
    end else if (((icmp_ln1696_fu_3008_p2 == 1'd1) & (icmp_ln1696_2_reg_3357 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
                sub_ln85932_reg_730[14 : 1] <= sub_ln859_reg_3589[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_fu_3008_p2 == 1'd0) & (icmp_ln1696_2_reg_3357 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
        tk_next28_reg_922 <= tk_next_reg_811;
    end else if (((icmp_ln1696_2_fu_2216_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        tk_next28_reg_922 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_2216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        tk_next29_reg_754 <= 32'd0;
    end else if (((icmp_ln1696_fu_3008_p2 == 1'd1) & (icmp_ln1696_2_reg_3357 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
        tk_next29_reg_754 <= tk_next_reg_811;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln164_fu_2237_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        tk_next_reg_811 <= tk_next_1_fu_2255_p3;
    end else if ((~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln164_reg_3366))) & (1'd1 == and_ln164_reg_3366) & (1'b1 == ap_CS_fsm_state20))) begin
        tk_next_reg_811 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1698_1_fu_2896_p2 == 1'd1) & (icmp_ln1698_fu_2865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
        tk_prev_reg_872 <= zext_ln16131_reg_742;
    end else if ((((icmp_ln1698_1_reg_3580 == 1'd0) & (icmp_ln1698_reg_3571 == 1'd1) & (1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln1698_reg_3571 == 1'd0) & (1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57)))) begin
        tk_prev_reg_872 <= tk_next_reg_811;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1696_2_fu_2216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        zext_ln16131_reg_742 <= 32'd0;
    end else if (((icmp_ln1696_fu_3008_p2 == 1'd1) & (icmp_ln1696_2_reg_3357 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
        zext_ln16131_reg_742 <= tk_prev_reg_872;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        add415_reg_3638 <= add415_fu_3132_p2;
        shl_ln5_reg_3643[34 : 15] <= shl_ln5_fu_3139_p3[34 : 15];
        trunc_ln289_reg_3648 <= trunc_ln289_fu_3148_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln883_reg_3437 <= add_ln883_fu_2436_p2;
        zext_ln192_reg_3432[2 : 0] <= zext_ln192_fu_2420_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        and_ln164_reg_3366 <= and_ln164_fu_2237_p2;
        zext_ln148_reg_3361[31 : 0] <= zext_ln148_fu_2221_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        atol_loc_V_reg_3246 <= atol_loc_V_ap_fixed_base_fu_1194_ap_return;
        mu_loc_V_reg_3241 <= grp_ap_fixed_base_fu_1189_ap_return;
        tf_loc_V_reg_3251 <= tf_loc_V_ap_fixed_base_fu_1199_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        atol_read_reg_3173 <= atol;
        h0_read_reg_3178 <= h0;
        h_max_read_reg_3168 <= h_max;
        h_min_read_reg_3163 <= h_min;
        mu_read_reg_3158 <= mu;
        tf_read_reg_3183 <= tf;
        trunc_ln154_1_reg_3225 <= {{tt[63:4]}};
        trunc_ln2_reg_3219 <= {{yy[63:4]}};
        tt_read_reg_3188 <= tt;
        yy_read_reg_3195 <= yy;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        conv_i514_reg_3352 <= conv_i514_fu_2213_p1;
        h_max_loc_7_reg_3264 <= h_max_loc_7_fu_1634_p3;
        h_min_loc_7_reg_3270 <= h_min_loc_7_fu_1907_p3;
        icmp_ln1696_2_reg_3357 <= icmp_ln1696_2_fu_2216_p2;
        lhs_V_1_reg_3287 <= lhs_V_1_fu_2210_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        e_V_addr_reg_3523 <= zext_ln227_fu_2666_p1;
        e_V_addr_reg_3523_pp1_iter1_reg <= e_V_addr_reg_3523;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        h_loc_9_reg_3402 <= h_loc_9_fu_2389_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln194_fu_2457_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        i_reg_3450 <= i_fu_2463_p2;
        icmp_ln192_reg_3455 <= icmp_ln192_fu_2469_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1698_fu_2865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
        icmp_ln1698_1_reg_3580 <= icmp_ln1698_1_fu_2896_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        icmp_ln1698_reg_3571 <= icmp_ln1698_fu_2865_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        icmp_ln212_reg_3499 <= icmp_ln212_fu_2579_p2;
        zext_ln883_5_reg_3484[2 : 0] <= zext_ln883_5_fu_2534_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        icmp_ln227_reg_3554 <= icmp_ln227_fu_2771_p2;
        zext_ln883_14_reg_3539[2 : 0] <= zext_ln883_14_fu_2726_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) & ((icmp_ln1696_fu_3008_p2 == 1'd0) | (icmp_ln1696_2_reg_3357 == 1'd0)))) begin
        icmp_ln286_reg_3623 <= icmp_ln286_fu_3075_p2;
        mul399_reg_3617[31 : 1] <= mul399_fu_3069_p2[31 : 1];
        t_gap_reg_3612[31 : 12] <= t_gap_fu_3013_p3[31 : 12];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        n_3_reg_3508 <= n_3_fu_2647_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        n_4_reg_3563 <= n_4_fu_2839_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        n_reg_3442 <= n_fu_2442_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6_11001) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5_11001) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4_11001) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_985 <= grp_macply_fu_993_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sext_ln192_reg_3427[176 : 55] <= sext_ln192_fu_2416_p1[176 : 55];
        trunc_ln157_1_reg_3415 <= trunc_ln157_1_fu_2401_p1;
        trunc_ln157_2_reg_3421 <= trunc_ln157_2_fu_2405_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1698_fu_2865_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        sub_ln252_reg_3575[14 : 1] <= sub_ln252_fu_2889_p2[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1698_1_fu_2896_p2 == 1'd0) & (icmp_ln1698_fu_2865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
        sub_ln263_reg_3584[14 : 1] <= sub_ln263_fu_2919_p2[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        sub_ln859_reg_3589[14 : 1] <= sub_ln859_fu_2955_p2[14 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln154_reg_3259 <= trunc_ln154_fu_1365_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        trunc_ln157_reg_3410 <= trunc_ln157_fu_2397_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln164_fu_2237_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        trunc_ln6_reg_3375 <= {{add_ln169_fu_2297_p2[63:4]}};
        trunc_ln8_reg_3381 <= {{add_ln172_fu_2324_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) & (((icmp_ln286_fu_3075_p2 == 1'd0) & (icmp_ln1696_2_reg_3357 == 1'd0)) | ((icmp_ln286_fu_3075_p2 == 1'd0) & (icmp_ln1696_fu_3008_p2 == 1'd0))))) begin
        trunc_ln7_reg_3627 <= {{add_ln286_fu_3093_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln212_reg_3459[2 : 0] <= zext_ln212_fu_2475_p1[2 : 0];
        zext_ln212_reg_3459_pp0_iter1_reg[2 : 0] <= zext_ln212_reg_3459[2 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        T_BUS_ARVALID = 1'b1;
    end else begin
        T_BUS_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state13_io) & (1'b1 == ap_CS_fsm_state13))) begin
        T_BUS_AWADDR = sext_ln172_fu_2349_p1;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state67))) begin
        T_BUS_AWADDR = grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        T_BUS_AWADDR = grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWADDR;
    end else begin
        T_BUS_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state13_io) & (1'b1 == ap_CS_fsm_state13))) begin
        T_BUS_AWLEN = 32'd2048;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state67))) begin
        T_BUS_AWLEN = grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        T_BUS_AWLEN = grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWLEN;
    end else begin
        T_BUS_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state13_io) & (1'b1 == ap_CS_fsm_state13))) begin
        T_BUS_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state67))) begin
        T_BUS_AWVALID = grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        T_BUS_AWVALID = grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_AWVALID;
    end else begin
        T_BUS_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln164_reg_3366))) & (1'd1 == and_ln164_reg_3366) & (1'b1 == ap_CS_fsm_state20))) begin
        T_BUS_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state67))) begin
        T_BUS_BREADY = grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        T_BUS_BREADY = grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_BREADY;
    end else begin
        T_BUS_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b1 == T_BUS_RVALID))) begin
        T_BUS_RREADY = 1'b1;
    end else begin
        T_BUS_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state67))) begin
        T_BUS_WDATA = grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        T_BUS_WDATA = grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WDATA;
    end else begin
        T_BUS_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state67))) begin
        T_BUS_WSTRB = grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        T_BUS_WSTRB = grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WSTRB;
    end else begin
        T_BUS_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) | (1'b1 == ap_CS_fsm_state67))) begin
        T_BUS_WVALID = grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_m_axi_T_BUS_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        T_BUS_WVALID = grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_m_axi_T_BUS_WVALID;
    end else begin
        T_BUS_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        T_BUS_blk_n_AR = m_axi_T_BUS_ARREADY;
    end else begin
        T_BUS_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        T_BUS_blk_n_AW = m_axi_T_BUS_AWREADY;
    end else begin
        T_BUS_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln164_reg_3366) & (1'b1 == ap_CS_fsm_state20))) begin
        T_BUS_blk_n_B = m_axi_T_BUS_BVALID;
    end else begin
        T_BUS_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        T_BUS_blk_n_R = m_axi_T_BUS_RVALID;
    end else begin
        T_BUS_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        X_BUS_ARADDR = sext_ln151_fu_1345_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        X_BUS_ARADDR = grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARADDR;
    end else begin
        X_BUS_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        X_BUS_ARLEN = 32'd3;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        X_BUS_ARLEN = grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARLEN;
    end else begin
        X_BUS_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
        X_BUS_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        X_BUS_ARVALID = grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_ARVALID;
    end else begin
        X_BUS_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (1'b1 == X_BUS_AWREADY))) begin
        X_BUS_AWADDR = sext_ln286_fu_3122_p1;
    end else if (((1'b0 == ap_block_state13_io) & (1'b1 == ap_CS_fsm_state13))) begin
        X_BUS_AWADDR = sext_ln169_fu_2339_p1;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        X_BUS_AWADDR = grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        X_BUS_AWADDR = grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWADDR;
    end else begin
        X_BUS_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) & (1'b1 == X_BUS_AWREADY))) begin
        X_BUS_AWLEN = zext_ln286_1_fu_3117_p1;
    end else if (((1'b0 == ap_block_state13_io) & (1'b1 == ap_CS_fsm_state13))) begin
        X_BUS_AWLEN = 32'd12288;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        X_BUS_AWLEN = grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        X_BUS_AWLEN = grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWLEN;
    end else begin
        X_BUS_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state59) & (1'b1 == X_BUS_AWREADY)) | ((1'b0 == ap_block_state13_io) & (1'b1 == ap_CS_fsm_state13)))) begin
        X_BUS_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        X_BUS_AWVALID = grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        X_BUS_AWVALID = grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_AWVALID;
    end else begin
        X_BUS_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b0 == X_BUS_BVALID) & (icmp_ln286_reg_3623 == 1'd0)) & (icmp_ln286_reg_3623 == 1'd0) & (1'b1 == ap_CS_fsm_state66)) | (~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln164_reg_3366))) & (1'd1 == and_ln164_reg_3366) & (1'b1 == ap_CS_fsm_state20)))) begin
        X_BUS_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        X_BUS_BREADY = grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        X_BUS_BREADY = grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_BREADY;
    end else begin
        X_BUS_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10))) begin
        X_BUS_RREADY = grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_m_axi_X_BUS_RREADY;
    end else begin
        X_BUS_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        X_BUS_WDATA = grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        X_BUS_WDATA = grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WDATA;
    end else begin
        X_BUS_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        X_BUS_WSTRB = grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        X_BUS_WSTRB = grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WSTRB;
    end else begin
        X_BUS_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        X_BUS_WVALID = grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_m_axi_X_BUS_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14))) begin
        X_BUS_WVALID = grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_m_axi_X_BUS_WVALID;
    end else begin
        X_BUS_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        X_BUS_blk_n_AR = m_axi_X_BUS_ARREADY;
    end else begin
        X_BUS_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state13))) begin
        X_BUS_blk_n_AW = m_axi_X_BUS_AWREADY;
    end else begin
        X_BUS_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln286_reg_3623 == 1'd0) & (1'b1 == ap_CS_fsm_state66)) | ((1'd1 == and_ln164_reg_3366) & (1'b1 == ap_CS_fsm_state20)))) begin
        X_BUS_blk_n_B = m_axi_X_BUS_BVALID;
    end else begin
        X_BUS_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state13_io)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state15_on_subcall_done)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)))) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_ode_fpga_fu_961_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2_io)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_ode_fpga_fu_961_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_ode_fpga_fu_961_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

always @ (*) begin
    if ((grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_done == 1'b0)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

assign ap_ST_fsm_state54_blk = 1'b0;

always @ (*) begin
    if ((grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

assign ap_ST_fsm_state56_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state57_on_subcall_done)) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

assign ap_ST_fsm_state58_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == X_BUS_AWREADY)) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if ((grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_done == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

always @ (*) begin
    if (((1'b0 == X_BUS_BVALID) & (icmp_ln286_reg_3623 == 1'd0))) begin
        ap_ST_fsm_state66_blk = 1'b1;
    end else begin
        ap_ST_fsm_state66_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_done == 1'b0)) begin
        ap_ST_fsm_state67_blk = 1'b1;
    end else begin
        ap_ST_fsm_state67_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == T_BUS_RVALID)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln212_reg_3499 == 1'd1) & (1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln227_reg_3554 == 1'd1) & (1'b0 == ap_block_pp1_stage6_subdone) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) & (grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1696_fu_3008_p2 == 1'd0) & (icmp_ln1696_2_reg_3357 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
        ap_phi_mux_cycles26_phi_fu_939_p4 = trunc_ln157_reg_3410;
    end else begin
        ap_phi_mux_cycles26_phi_fu_939_p4 = cycles26_reg_935;
    end
end

always @ (*) begin
    if (((icmp_ln212_reg_3499 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_n12_phi_fu_852_p4 = n_3_reg_3508;
    end else begin
        ap_phi_mux_n12_phi_fu_852_p4 = n12_reg_848;
    end
end

always @ (*) begin
    if (((icmp_ln227_reg_3554 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_n_211_phi_fu_864_p4 = n_4_reg_3563;
    end else begin
        ap_phi_mux_n_211_phi_fu_864_p4 = n_211_reg_860;
    end
end

always @ (*) begin
    if (((icmp_ln1696_fu_3008_p2 == 1'd0) & (icmp_ln1696_2_reg_3357 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
        ap_phi_mux_tk_next28_phi_fu_926_p4 = tk_next_reg_811;
    end else begin
        ap_phi_mux_tk_next28_phi_fu_926_p4 = tk_next28_reg_922;
    end
end

always @ (*) begin
    if ((((icmp_ln1698_1_reg_3580 == 1'd0) & (icmp_ln1698_reg_3571 == 1'd1) & (1'b1 == ap_CS_fsm_state57)) | ((icmp_ln1698_reg_3571 == 1'd0) & (1'b1 == ap_CS_fsm_state57)))) begin
        ap_phi_mux_tk_prev_phi_fu_876_p6 = tk_next_reg_811;
    end else begin
        ap_phi_mux_tk_prev_phi_fu_876_p6 = tk_prev_reg_872;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) & (grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        atol_loc_V_ap_fixed_base_fu_1194_d = grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_atol_loc_V_ap_fixed_base_fu_1194_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        atol_loc_V_ap_fixed_base_fu_1194_d = atol_read_reg_3173;
    end else begin
        atol_loc_V_ap_fixed_base_fu_1194_d = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        c_V_address0 = zext_ln194_fu_2452_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        c_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        c_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        c_V_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op588_call_state57 == 1'b1))) begin
        c_V_address0 = grp_runge_kutta_45_Pipeline_update_2_fu_1263_c_V_address0;
    end else if (((icmp_ln1698_reg_3571 == 1'd0) & (1'b1 == ap_CS_fsm_state57))) begin
        c_V_address0 = grp_runge_kutta_45_Pipeline_update_1_fu_1254_c_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state41))) begin
        c_V_address0 = grp_ode_fpga_fu_961_c_address0;
    end else begin
        c_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_V_address1 = zext_ln212_reg_3459_pp0_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        c_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        c_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        c_V_address1 = 64'd0;
    end else begin
        c_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22) | (~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln164_reg_3366))) & (1'b1 == ap_CS_fsm_state20)))) begin
        c_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op588_call_state57 == 1'b1))) begin
        c_V_ce0 = grp_runge_kutta_45_Pipeline_update_2_fu_1263_c_V_ce0;
    end else if (((icmp_ln1698_reg_3571 == 1'd0) & (1'b1 == ap_CS_fsm_state57))) begin
        c_V_ce0 = grp_runge_kutta_45_Pipeline_update_1_fu_1254_c_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state41))) begin
        c_V_ce0 = grp_ode_fpga_fu_961_c_ce0;
    end else begin
        c_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln164_reg_3366))) & (1'b1 == ap_CS_fsm_state20)))) begin
        c_V_ce1 = 1'b1;
    end else begin
        c_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        c_V_d0 = {{grp_multiply_fu_1164_ap_return[139:55]}};
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state22))) begin
        c_V_d0 = 85'd0;
    end else begin
        c_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_V_d1 = {{grp_multiply_fu_1164_ap_return[139:55]}};
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state22))) begin
        c_V_d1 = 85'd0;
    end else begin
        c_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22) | (~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln164_reg_3366))) & (1'b1 == ap_CS_fsm_state20)))) begin
        c_V_we0 = 1'b1;
    end else begin
        c_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln164_reg_3366))) & (1'b1 == ap_CS_fsm_state20)))) begin
        c_V_we1 = 1'b1;
    end else begin
        c_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        e_V_address0 = zext_ln227_fu_2666_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        e_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        e_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        e_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        e_V_address0 = grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_e_V_address0;
    end else begin
        e_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        e_V_address1 = e_V_addr_reg_3523_pp1_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        e_V_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        e_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        e_V_address1 = 64'd0;
    end else begin
        e_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((grp_ode_fpga_fu_961_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        e_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        e_V_ce0 = grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_e_V_ce0;
    end else begin
        e_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((grp_ode_fpga_fu_961_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        e_V_ce1 = 1'b1;
    end else begin
        e_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        e_V_d1 = grp_multiply_fu_1164_ap_return;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state40))) begin
        e_V_d1 = 177'd0;
    end else begin
        e_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((grp_ode_fpga_fu_961_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41)))) begin
        e_V_we0 = 1'b1;
    end else begin
        e_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | ((grp_ode_fpga_fu_961_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        e_V_we1 = 1'b1;
    end else begin
        e_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == X_BUS_BVALID) & (icmp_ln286_reg_3623 == 1'd0)) & (1'b1 == ap_CS_fsm_state66))) begin
        flag_ap_vld = 1'b1;
    end else begin
        flag_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_ap_fixed_base_fu_1189_d = bitcast_ln154_fu_2206_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_ap_fixed_base_fu_1189_d = mu_read_reg_3158;
    end else begin
        grp_ap_fixed_base_fu_1189_d = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_macply_fu_993_result_V_read = grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_grp_macply_fu_993_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_macply_fu_993_result_V_read = grp_runge_kutta_45_Pipeline_k_inner_fu_1229_grp_macply_fu_993_p_din1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_macply_fu_993_result_V_read = e_V_q0;
    end else if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_macply_fu_993_result_V_read = reg_985;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_macply_fu_993_result_V_read = 177'd0;
    end else begin
        grp_macply_fu_993_result_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_macply_fu_993_x_V_read = grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_grp_macply_fu_993_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_macply_fu_993_x_V_read = grp_runge_kutta_45_Pipeline_k_inner_fu_1229_grp_macply_fu_993_p_din2;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_macply_fu_993_x_V_read = 177'd191561942608236107294760926538422805286869834074685440;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        grp_macply_fu_993_x_V_read = 177'd54395490898936305157166185054208;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        grp_macply_fu_993_x_V_read = 177'd191561942608236107294727353410224156958960419417882624;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        grp_macply_fu_993_x_V_read = 177'd48001702728642296277687699767296;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        grp_macply_fu_993_x_V_read = 177'd191561942608236107294787857982333781638316857338363904;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_macply_fu_993_x_V_read = 177'd1600056757621407474003122061312;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_macply_fu_993_x_V_read = 177'd169985909059175913083747681959936;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_macply_fu_993_x_V_read = 177'd191561942608236107294374910188098212096047914411884544;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_macply_fu_993_x_V_read = 177'd845100400152152886292739444965376;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_macply_fu_993_x_V_read = 177'd583142055091512541234654844289024;
    end else if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_macply_fu_993_x_V_read = 177'd0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_macply_fu_993_x_V_read = 177'd118314056021301386787160953192448;
    end else begin
        grp_macply_fu_993_x_V_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        grp_macply_fu_993_y_V_read = grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_grp_macply_fu_993_p_din3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_macply_fu_993_y_V_read = grp_runge_kutta_45_Pipeline_k_inner_fu_1229_grp_macply_fu_993_p_din3;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_macply_fu_993_y_V_read = sext_ln233_6_fu_2853_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage6) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        grp_macply_fu_993_y_V_read = sext_ln233_5_fu_2834_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage5) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        grp_macply_fu_993_y_V_read = sext_ln233_4_fu_2821_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage4) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        grp_macply_fu_993_y_V_read = sext_ln233_3_fu_2808_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        grp_macply_fu_993_y_V_read = sext_ln233_2_fu_2795_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        grp_macply_fu_993_y_V_read = sext_ln233_1_fu_2766_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        grp_macply_fu_993_y_V_read = sext_ln233_fu_2721_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_macply_fu_993_y_V_read = sext_ln219_6_fu_2661_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_macply_fu_993_y_V_read = sext_ln219_5_fu_2642_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_macply_fu_993_y_V_read = sext_ln219_4_fu_2629_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_macply_fu_993_y_V_read = sext_ln219_3_fu_2616_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_macply_fu_993_y_V_read = sext_ln219_2_fu_2603_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_macply_fu_993_y_V_read = sext_ln219_1_fu_2574_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_macply_fu_993_y_V_read = sext_ln219_fu_2529_p1;
    end else begin
        grp_macply_fu_993_y_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_multiply_fu_1164_y = reg_985;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_multiply_fu_1164_y = grp_runge_kutta_45_Pipeline_k_inner_fu_1229_sum_V_1_0_out;
    end else begin
        grp_multiply_fu_1164_y = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_ode_fpga_fu_961_out_offset = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_ode_fpga_fu_961_out_offset = zext_ln192_reg_3432;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_ode_fpga_fu_961_out_offset = 64'd0;
    end else begin
        grp_ode_fpga_fu_961_out_offset = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        k_V_address0 = zext_ln883_20_fu_2742_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        k_V_address0 = zext_ln883_18_fu_2697_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        k_V_address0 = zext_ln227_fu_2666_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        k_V_address0 = zext_ln883_13_fu_2590_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        k_V_address0 = zext_ln883_12_fu_2561_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        k_V_address0 = zext_ln883_10_fu_2516_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_V_address0 = zext_ln883_8_fu_2490_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        k_V_address0 = grp_runge_kutta_45_Pipeline_k_inner_fu_1229_k_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state41))) begin
        k_V_address0 = grp_ode_fpga_fu_961_out_r_address0;
    end else begin
        k_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        k_V_address1 = zext_ln883_22_fu_2782_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        k_V_address1 = zext_ln883_21_fu_2753_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        k_V_address1 = zext_ln883_19_fu_2708_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        k_V_address1 = zext_ln883_17_fu_2682_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        k_V_address1 = zext_ln883_11_fu_2550_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        k_V_address1 = zext_ln883_9_fu_2505_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_V_address1 = zext_ln212_fu_2475_p1;
    end else begin
        k_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        k_V_ce0 = grp_runge_kutta_45_Pipeline_k_inner_fu_1229_k_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state41))) begin
        k_V_ce0 = grp_ode_fpga_fu_961_out_r_ce0;
    end else begin
        k_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage3_11001) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage2_11001) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        k_V_ce1 = 1'b1;
    end else begin
        k_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state41))) begin
        k_V_we0 = grp_ode_fpga_fu_961_out_r_we0;
    end else begin
        k_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == X_BUS_BVALID) & (icmp_ln286_reg_3623 == 1'd0)) & (1'b1 == ap_CS_fsm_state66))) begin
        size_ap_vld = 1'b1;
    end else begin
        size_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        tt_loc_V_address0 = zext_ln161_fu_2934_p1;
    end else if (((icmp_ln1698_1_fu_2896_p2 == 1'd0) & (icmp_ln1698_fu_2865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
        tt_loc_V_address0 = idxprom361_fu_2900_p1;
    end else if (((icmp_ln1698_fu_2865_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56))) begin
        tt_loc_V_address0 = idxprom331_fu_2870_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tt_loc_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        tt_loc_V_address0 = grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_tt_loc_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        tt_loc_V_address0 = grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_tt_loc_V_address0;
    end else begin
        tt_loc_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln1698_1_fu_2896_p2 == 1'd0) & (icmp_ln1698_fu_2865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56)) | ((icmp_ln1698_fu_2865_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56)) | ((1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57)))) begin
        tt_loc_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state67)) begin
        tt_loc_V_ce0 = grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_tt_loc_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        tt_loc_V_ce0 = grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_tt_loc_V_ce0;
    end else begin
        tt_loc_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1698_1_fu_2896_p2 == 1'd0) & (icmp_ln1698_fu_2865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56)) | ((icmp_ln1698_fu_2865_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56)))) begin
        tt_loc_V_d0 = grp_fu_1304_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        tt_loc_V_d0 = grp_ap_fixed_base_fu_1189_ap_return;
    end else begin
        tt_loc_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((icmp_ln1698_1_fu_2896_p2 == 1'd0) & (icmp_ln1698_fu_2865_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56)) | ((icmp_ln1698_fu_2865_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state56)))) begin
        tt_loc_V_we0 = 1'b1;
    end else begin
        tt_loc_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        yy_loc_V_address0 = grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_yy_loc_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op588_call_state57 == 1'b1))) begin
        yy_loc_V_address0 = grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_address0;
    end else if (((icmp_ln1698_reg_3571 == 1'd0) & (1'b1 == ap_CS_fsm_state57))) begin
        yy_loc_V_address0 = grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        yy_loc_V_address0 = grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_yy_loc_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        yy_loc_V_address0 = grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_yy_loc_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state41))) begin
        yy_loc_V_address0 = grp_ode_fpga_fu_961_in_r_address0;
    end else begin
        yy_loc_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        if ((ap_predicate_op588_call_state57 == 1'b1)) begin
            yy_loc_V_address1 = grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_address1;
        end else if ((icmp_ln1698_reg_3571 == 1'd0)) begin
            yy_loc_V_address1 = grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_address1;
        end else begin
            yy_loc_V_address1 = 'bx;
        end
    end else begin
        yy_loc_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        yy_loc_V_ce0 = grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_yy_loc_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op588_call_state57 == 1'b1))) begin
        yy_loc_V_ce0 = grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_ce0;
    end else if (((icmp_ln1698_reg_3571 == 1'd0) & (1'b1 == ap_CS_fsm_state57))) begin
        yy_loc_V_ce0 = grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        yy_loc_V_ce0 = grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_yy_loc_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        yy_loc_V_ce0 = grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_yy_loc_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state41))) begin
        yy_loc_V_ce0 = grp_ode_fpga_fu_961_in_r_ce0;
    end else begin
        yy_loc_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        if ((ap_predicate_op588_call_state57 == 1'b1)) begin
            yy_loc_V_ce1 = grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_ce1;
        end else if ((icmp_ln1698_reg_3571 == 1'd0)) begin
            yy_loc_V_ce1 = grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_ce1;
        end else begin
            yy_loc_V_ce1 = 1'b0;
        end
    end else begin
        yy_loc_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op588_call_state57 == 1'b1))) begin
        yy_loc_V_d0 = grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_d0;
    end else if (((icmp_ln1698_reg_3571 == 1'd0) & (1'b1 == ap_CS_fsm_state57))) begin
        yy_loc_V_d0 = grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        yy_loc_V_d0 = grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_yy_loc_V_d0;
    end else begin
        yy_loc_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op588_call_state57 == 1'b1))) begin
        yy_loc_V_we0 = grp_runge_kutta_45_Pipeline_update_2_fu_1263_yy_loc_V_we0;
    end else if (((icmp_ln1698_reg_3571 == 1'd0) & (1'b1 == ap_CS_fsm_state57))) begin
        yy_loc_V_we0 = grp_runge_kutta_45_Pipeline_update_1_fu_1254_yy_loc_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        yy_loc_V_we0 = grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_yy_loc_V_we0;
    end else begin
        yy_loc_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_io) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (1'b1 == T_BUS_RVALID))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln1696_2_fu_2216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'd0 == and_ln164_fu_2237_p2) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b0 == ap_block_state13_io) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b0 == ap_block_state15_on_subcall_done) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if ((~(((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln164_reg_3366))) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_ode_fpga_fu_961_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((icmp_ln194_fu_2457_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_ode_fpga_fu_961_ap_done == 1'b1) & (icmp_ln192_reg_3455 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_ode_fpga_fu_961_ap_done == 1'b1) & (icmp_ln192_reg_3455 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((grp_ode_fpga_fu_961_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((1'b0 == ap_block_pp1_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == ap_CS_fsm_state53) & (grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((1'b1 == ap_CS_fsm_state55) & (grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            if (((1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == ap_CS_fsm_state58) & (((icmp_ln286_fu_3075_p2 == 1'd1) & (icmp_ln1696_2_reg_3357 == 1'd0)) | ((icmp_ln286_fu_3075_p2 == 1'd1) & (icmp_ln1696_fu_3008_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else if (((1'b1 == ap_CS_fsm_state58) & (((icmp_ln286_fu_3075_p2 == 1'd0) & (icmp_ln1696_2_reg_3357 == 1'd0)) | ((icmp_ln286_fu_3075_p2 == 1'd0) & (icmp_ln1696_fu_3008_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state59 : begin
            if (((1'b1 == ap_CS_fsm_state59) & (1'b1 == X_BUS_AWREADY))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((1'b1 == ap_CS_fsm_state61) & (grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            if ((~((1'b0 == X_BUS_BVALID) & (icmp_ln286_reg_3623 == 1'd0)) & (1'b1 == ap_CS_fsm_state66))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state67 : begin
            if (((1'b1 == ap_CS_fsm_state67) & (grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_1_fu_1707_p2 = (12'd1075 - zext_ln501_1_fu_1667_p1);

assign F2_2_fu_1980_p2 = (12'd1075 - zext_ln501_2_fu_1940_p1);

assign F2_fu_1434_p2 = (12'd1075 - zext_ln501_fu_1394_p1);

assign add415_fu_3132_p2 = (tk_next28_reg_922 + 32'd1);

assign add_ln169_fu_2297_p2 = (zext_ln169_fu_2293_p1 + yy_read_reg_3195);

assign add_ln172_fu_2324_p2 = (zext_ln172_fu_2320_p1 + tt_read_reg_3188);

assign add_ln181_fu_2249_p2 = (zext_ln16131_reg_742 + 32'd1);

assign add_ln286_fu_3093_p2 = (zext_ln286_fu_3089_p1 + yy_read_reg_3195);

assign add_ln616_1_fu_1719_p2 = ($signed(F2_1_fu_1707_p2) + $signed(12'd4041));

assign add_ln616_2_fu_1992_p2 = ($signed(F2_2_fu_1980_p2) + $signed(12'd4041));

assign add_ln616_fu_1446_p2 = ($signed(F2_fu_1434_p2) + $signed(12'd4041));

assign add_ln883_10_fu_2777_p2 = ($signed(zext_ln883_14_reg_3539) + $signed(6'd36));

assign add_ln883_1_fu_2484_p2 = (zext_ln883_7_fu_2480_p1 + 4'd6);

assign add_ln883_2_fu_2499_p2 = (zext_ln883_6_fu_2495_p1 + 5'd12);

assign add_ln883_3_fu_2510_p2 = ($signed(zext_ln883_6_fu_2495_p1) + $signed(5'd18));

assign add_ln883_4_fu_2555_p2 = (zext_ln883_5_fu_2534_p1 + 6'd30);

assign add_ln883_5_fu_2585_p2 = ($signed(zext_ln883_5_reg_3484) + $signed(6'd36));

assign add_ln883_6_fu_2676_p2 = (zext_ln883_16_fu_2672_p1 + 4'd6);

assign add_ln883_7_fu_2691_p2 = (zext_ln883_15_fu_2687_p1 + 5'd12);

assign add_ln883_8_fu_2702_p2 = ($signed(zext_ln883_15_fu_2687_p1) + $signed(5'd18));

assign add_ln883_9_fu_2747_p2 = (zext_ln883_14_fu_2726_p1 + 6'd30);

assign add_ln883_fu_2436_p2 = (tmp_s_fu_2428_p3 + zext_ln883_fu_2424_p1);

assign agg_tmp_fu_2409_p3 = {{h_loc_9_reg_3402}, {55'd0}};

assign and_ln164_fu_2237_p2 = (icmp_ln164_fu_2225_p2 & icmp_ln164_1_fu_2231_p2);

assign and_ln617_1_fu_1807_p2 = (xor_ln606_1_fu_1801_p2 & icmp_ln617_1_fu_1739_p2);

assign and_ln617_2_fu_2080_p2 = (xor_ln606_2_fu_2074_p2 & icmp_ln617_2_fu_2012_p2);

assign and_ln617_fu_1534_p2 = (xor_ln606_fu_1528_p2 & icmp_ln617_fu_1466_p2);

assign and_ln620_1_fu_1566_p2 = (icmp_ln616_fu_1440_p2 & and_ln620_fu_1560_p2);

assign and_ln620_2_fu_1833_p2 = (xor_ln617_1_fu_1827_p2 & icmp_ln620_1_fu_1749_p2);

assign and_ln620_3_fu_1839_p2 = (icmp_ln616_1_fu_1713_p2 & and_ln620_2_fu_1833_p2);

assign and_ln620_4_fu_2098_p2 = (xor_ln617_2_fu_2092_p2 & icmp_ln620_2_fu_2022_p2);

assign and_ln620_5_fu_2104_p2 = (icmp_ln616_2_fu_1986_p2 & and_ln620_4_fu_2098_p2);

assign and_ln620_fu_1560_p2 = (xor_ln617_fu_1554_p2 & icmp_ln620_fu_1476_p2);

assign and_ln638_1_fu_1622_p2 = (xor_ln638_fu_1616_p2 & icmp_ln616_3_fu_1610_p2);

assign and_ln638_2_fu_1869_p2 = (xor_ln616_1_fu_1863_p2 & icmp_ln638_1_fu_1755_p2);

assign and_ln638_3_fu_1895_p2 = (xor_ln638_1_fu_1889_p2 & icmp_ln616_4_fu_1883_p2);

assign and_ln638_4_fu_2122_p2 = (xor_ln616_2_fu_2116_p2 & icmp_ln638_2_fu_2028_p2);

assign and_ln638_5_fu_2140_p2 = (xor_ln638_2_fu_2134_p2 & icmp_ln616_5_fu_2128_p2);

assign and_ln638_fu_1596_p2 = (xor_ln616_fu_1590_p2 & icmp_ln638_fu_1482_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage6_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_io = ((1'b0 == X_BUS_AWREADY) | (1'b0 == T_BUS_AWREADY));
end

always @ (*) begin
    ap_block_state15_on_subcall_done = ((grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_done == 1'b0) | (grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state20 = (((1'b0 == T_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)) | ((1'b0 == X_BUS_BVALID) & (1'd1 == and_ln164_reg_3366)));
end

always @ (*) begin
    ap_block_state2_io = ((1'b0 == X_BUS_ARREADY) | (1'b0 == T_BUS_ARREADY));
end

assign ap_block_state31_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp1_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp1_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp1_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp1_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp1_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state57_on_subcall_done = (((ap_predicate_op588_call_state57 == 1'b1) & (grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_done == 1'b0)) | ((icmp_ln1698_reg_3571 == 1'd0) & (grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state66 = ((1'b0 == X_BUS_BVALID) & (icmp_ln286_reg_3623 == 1'd0));
end

always @ (*) begin
    ap_block_state66_ignore_call3 = ((1'b0 == X_BUS_BVALID) & (icmp_ln286_reg_3623 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

always @ (*) begin
    ap_predicate_op588_call_state57 = ((icmp_ln1698_1_reg_3580 == 1'd0) & (icmp_ln1698_reg_3571 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln154_fu_2206_p1 = trunc_ln154_reg_3259;

assign conv_i514_fu_2213_p1 = $signed(atol_loc_V_reg_3246);

assign cycles_1_fu_2359_p2 = (cycles27_reg_765 + 32'd1);

assign empty_69_fu_3051_p2 = ap_phi_mux_tk_next28_phi_fu_926_p4 << 32'd3;

assign empty_70_fu_3057_p2 = ap_phi_mux_tk_next28_phi_fu_926_p4 << 32'd1;

assign empty_71_fu_3063_p2 = (empty_69_fu_3051_p2 - empty_70_fu_3057_p2);

assign exp_tmp_1_fu_1657_p4 = {{ireg_1_fu_1642_p1[62:52]}};

assign exp_tmp_2_fu_1930_p4 = {{ireg_2_fu_1915_p1[62:52]}};

assign exp_tmp_fu_1384_p4 = {{ireg_fu_1369_p1[62:52]}};

assign flag = flag_loc_V25_reg_947;

assign grp_fu_1304_p2 = ($signed(lhs_V33_reg_720) + $signed(h_loc_9_reg_3402));

assign grp_ode_fpga_fu_961_ap_start = grp_ode_fpga_fu_961_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_start = grp_runge_kutta_45_Pipeline_VITIS_LOOP_151_1_fu_1205_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_start = grp_runge_kutta_45_Pipeline_axi_write_tt_fu_1221_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_start = grp_runge_kutta_45_Pipeline_axi_write_yy_fu_1213_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_start = grp_runge_kutta_45_Pipeline_k_inner_fu_1229_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_start = grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_start = grp_runge_kutta_45_Pipeline_last_axi_write_yy_fu_1272_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_start = grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1242_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_start = grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_start = grp_runge_kutta_45_Pipeline_update_1_fu_1254_ap_start_reg;

assign grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_start = grp_runge_kutta_45_Pipeline_update_2_fu_1263_ap_start_reg;

assign h_loc_2_fu_2042_p2 = $signed(man_V_fu_1966_p3) >>> zext_ln621_2_fu_2038_p1;

assign h_loc_3_fu_2048_p3 = ireg_2_fu_1915_p1[32'd63];

assign h_loc_4_fu_2068_p2 = sext_ln618_2_fu_2018_p1 << zext_ln639_2_fu_2064_p1;

assign h_loc_5_fu_2198_p3 = ((or_ln638_5_fu_2192_p2[0:0] == 1'b1) ? select_ln638_2_fu_2184_p3 : select_ln623_fu_2056_p3);

assign h_loc_8_fu_3001_p3 = ((icmp_ln1695_1_fu_2996_p2[0:0] == 1'b1) ? select_ln276_fu_2989_p3 : h_min_loc_7_reg_3270);

assign h_loc_9_fu_2389_p3 = ((icmp_ln1695_fu_2379_p2[0:0] == 1'b1) ? h_loc_fu_2384_p2 : h_loc_1423_reg_789);

assign h_loc_fu_2384_p2 = ($signed(tf_loc_V_reg_3251) - $signed(lhs_V33_reg_720));

assign h_max_loc_1_fu_1496_p2 = $signed(man_V_9_fu_1420_p3) >>> zext_ln621_fu_1492_p1;

assign h_max_loc_2_fu_1502_p3 = ireg_fu_1369_p1[32'd63];

assign h_max_loc_3_fu_1522_p2 = sext_ln618_fu_1472_p1 << zext_ln639_fu_1518_p1;

assign h_max_loc_4_fu_1540_p3 = ((and_ln617_fu_1534_p2[0:0] == 1'b1) ? man_V_9_fu_1420_p3 : select_ln147_fu_1510_p3);

assign h_max_loc_5_fu_1572_p3 = ((and_ln620_1_fu_1566_p2[0:0] == 1'b1) ? h_max_loc_1_fu_1496_p2 : h_max_loc_4_fu_1540_p3);

assign h_max_loc_6_fu_1602_p3 = ((and_ln638_fu_1596_p2[0:0] == 1'b1) ? h_max_loc_3_fu_1522_p2 : sext_ln147_fu_1580_p1);

assign h_max_loc_7_fu_1634_p3 = ((or_ln638_fu_1628_p2[0:0] == 1'b1) ? 85'd0 : h_max_loc_6_fu_1602_p3);

assign h_min_loc_1_fu_1769_p2 = $signed(man_V_10_fu_1693_p3) >>> zext_ln621_1_fu_1765_p1;

assign h_min_loc_2_fu_1775_p3 = ireg_1_fu_1642_p1[32'd63];

assign h_min_loc_3_fu_1795_p2 = sext_ln618_1_fu_1745_p1 << zext_ln639_1_fu_1791_p1;

assign h_min_loc_4_fu_1813_p3 = ((and_ln617_1_fu_1807_p2[0:0] == 1'b1) ? man_V_10_fu_1693_p3 : select_ln147_1_fu_1783_p3);

assign h_min_loc_5_fu_1845_p3 = ((and_ln620_3_fu_1839_p2[0:0] == 1'b1) ? h_min_loc_1_fu_1769_p2 : h_min_loc_4_fu_1813_p3);

assign h_min_loc_6_fu_1875_p3 = ((and_ln638_2_fu_1869_p2[0:0] == 1'b1) ? h_min_loc_3_fu_1795_p2 : sext_ln147_1_fu_1853_p1);

assign h_min_loc_7_fu_1907_p3 = ((or_ln638_1_fu_1901_p2[0:0] == 1'b1) ? 85'd0 : h_min_loc_6_fu_1875_p3);

assign i_fu_2463_p2 = (i_814_reg_824 + 3'd1);

assign icmp_ln164_1_fu_2231_p2 = ((tk_next29_reg_754 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_2225_p2 = ((zext_ln16131_reg_742 == 32'd4095) ? 1'b1 : 1'b0);

assign icmp_ln1695_1_fu_2996_p2 = (($signed(select_ln276_fu_2989_p3) > $signed(h_min_loc_7_reg_3270)) ? 1'b1 : 1'b0);

assign icmp_ln1695_fu_2379_p2 = (($signed(ret_V_fu_2373_p2) > $signed(lhs_V_1_reg_3287)) ? 1'b1 : 1'b0);

assign icmp_ln1696_1_fu_2984_p2 = (($signed(trunc_ln864_3_fu_2974_p4) < $signed(h_max_loc_7_reg_3264)) ? 1'b1 : 1'b0);

assign icmp_ln1696_2_fu_2216_p2 = (($signed(grp_ap_fixed_base_fu_1189_ap_return) < $signed(tf_loc_V_reg_3251)) ? 1'b1 : 1'b0);

assign icmp_ln1696_fu_3008_p2 = (($signed(tt_loc_V_q0) < $signed(tf_loc_V_reg_3251)) ? 1'b1 : 1'b0);

assign icmp_ln1698_1_fu_2896_p2 = (($signed(h_loc_9_reg_3402) > $signed(h_min_loc_7_reg_3270)) ? 1'b1 : 1'b0);

assign icmp_ln1698_fu_2865_p2 = ((grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1248_Q_V_5_out > conv_i514_reg_3352) ? 1'b1 : 1'b0);

assign icmp_ln180_fu_2243_p2 = ((zext_ln16131_reg_742 < 32'd4095) ? 1'b1 : 1'b0);

assign icmp_ln192_fu_2469_p2 = ((i_fu_2463_p2 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln194_fu_2457_p2 = ((n_113_reg_836 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_2579_p2 = ((n12_reg_848 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln227_fu_2771_p2 = ((n_211_reg_860 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln286_fu_3075_p2 = ((mul399_fu_3069_p2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_1_fu_1701_p2 = ((trunc_ln590_1_fu_1645_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_2_fu_1974_p2 = ((trunc_ln590_2_fu_1918_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln606_fu_1428_p2 = ((trunc_ln590_fu_1372_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln616_1_fu_1713_p2 = (($signed(F2_1_fu_1707_p2) > $signed(12'd55)) ? 1'b1 : 1'b0);

assign icmp_ln616_2_fu_1986_p2 = (($signed(F2_2_fu_1980_p2) > $signed(12'd55)) ? 1'b1 : 1'b0);

assign icmp_ln616_3_fu_1610_p2 = (($signed(F2_fu_1434_p2) < $signed(12'd55)) ? 1'b1 : 1'b0);

assign icmp_ln616_4_fu_1883_p2 = (($signed(F2_1_fu_1707_p2) < $signed(12'd55)) ? 1'b1 : 1'b0);

assign icmp_ln616_5_fu_2128_p2 = (($signed(F2_2_fu_1980_p2) < $signed(12'd55)) ? 1'b1 : 1'b0);

assign icmp_ln616_fu_1440_p2 = (($signed(F2_fu_1434_p2) > $signed(12'd55)) ? 1'b1 : 1'b0);

assign icmp_ln617_1_fu_1739_p2 = ((F2_1_fu_1707_p2 == 12'd55) ? 1'b1 : 1'b0);

assign icmp_ln617_2_fu_2012_p2 = ((F2_2_fu_1980_p2 == 12'd55) ? 1'b1 : 1'b0);

assign icmp_ln617_fu_1466_p2 = ((F2_fu_1434_p2 == 12'd55) ? 1'b1 : 1'b0);

assign icmp_ln620_1_fu_1749_p2 = ((sh_amt_1_fu_1731_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_2_fu_2022_p2 = ((sh_amt_2_fu_2004_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln620_fu_1476_p2 = ((sh_amt_fu_1458_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln638_1_fu_1755_p2 = ((sh_amt_1_fu_1731_p3 < 12'd85) ? 1'b1 : 1'b0);

assign icmp_ln638_2_fu_2028_p2 = ((sh_amt_2_fu_2004_p3 < 12'd85) ? 1'b1 : 1'b0);

assign icmp_ln638_fu_1482_p2 = ((sh_amt_fu_1458_p3 < 12'd85) ? 1'b1 : 1'b0);

assign idxprom331_fu_2870_p1 = tk_next_reg_811;

assign idxprom361_fu_2900_p1 = tk_next_reg_811;

assign ireg_1_fu_1642_p1 = h_min_read_reg_3163;

assign ireg_2_fu_1915_p1 = h0_read_reg_3178;

assign ireg_fu_1369_p1 = h_max_read_reg_3168;

assign lhs_V_1_fu_2210_p1 = tf_loc_V_reg_3251;

assign lshr_ln_fu_3108_p4 = {{mul399_reg_3617[31:1]}};

assign man_V_10_fu_1693_p3 = ((p_Result_32_fu_1649_p3[0:0] == 1'b1) ? man_V_6_fu_1687_p2 : zext_ln604_1_fu_1683_p1);

assign man_V_2_fu_1414_p2 = (54'd0 - zext_ln604_fu_1410_p1);

assign man_V_6_fu_1687_p2 = (54'd0 - zext_ln604_1_fu_1683_p1);

assign man_V_7_fu_1960_p2 = (54'd0 - zext_ln604_2_fu_1956_p1);

assign man_V_9_fu_1420_p3 = ((p_Result_s_fu_1376_p3[0:0] == 1'b1) ? man_V_2_fu_1414_p2 : zext_ln604_fu_1410_p1);

assign man_V_fu_1966_p3 = ((p_Result_34_fu_1922_p3[0:0] == 1'b1) ? man_V_7_fu_1960_p2 : zext_ln604_2_fu_1956_p1);

assign mul399_fu_3069_p2 = (empty_71_fu_3063_p2 + 32'd6);

assign n_3_fu_2647_p2 = (n12_reg_848 + 3'd1);

assign n_4_fu_2839_p2 = (n_211_reg_860 + 3'd1);

assign n_fu_2442_p2 = (n_113_reg_836 + 3'd1);

assign or_ln616_1_fu_1857_p2 = (or_ln617_1_fu_1821_p2 | icmp_ln616_1_fu_1713_p2);

assign or_ln616_2_fu_2110_p2 = (or_ln617_2_fu_2086_p2 | icmp_ln616_2_fu_1986_p2);

assign or_ln616_fu_1584_p2 = (or_ln617_fu_1548_p2 | icmp_ln616_fu_1440_p2);

assign or_ln617_1_fu_1821_p2 = (icmp_ln617_1_fu_1739_p2 | icmp_ln606_1_fu_1701_p2);

assign or_ln617_2_fu_2086_p2 = (icmp_ln617_2_fu_2012_p2 | icmp_ln606_2_fu_1974_p2);

assign or_ln617_fu_1548_p2 = (icmp_ln617_fu_1466_p2 | icmp_ln606_fu_1428_p2);

assign or_ln638_1_fu_1901_p2 = (icmp_ln606_1_fu_1701_p2 | and_ln638_3_fu_1895_p2);

assign or_ln638_2_fu_2146_p2 = (icmp_ln606_2_fu_1974_p2 | and_ln638_5_fu_2140_p2);

assign or_ln638_3_fu_2160_p2 = (or_ln638_2_fu_2146_p2 | and_ln638_4_fu_2122_p2);

assign or_ln638_4_fu_2178_p2 = (and_ln620_5_fu_2104_p2 | and_ln617_2_fu_2080_p2);

assign or_ln638_5_fu_2192_p2 = (or_ln638_4_fu_2178_p2 | or_ln638_3_fu_2160_p2);

assign or_ln638_fu_1628_p2 = (icmp_ln606_fu_1428_p2 | and_ln638_1_fu_1622_p2);

assign p_Result_31_fu_1402_p3 = {{1'd1}, {trunc_ln600_fu_1398_p1}};

assign p_Result_32_fu_1649_p3 = ireg_1_fu_1642_p1[32'd63];

assign p_Result_33_fu_1675_p3 = {{1'd1}, {trunc_ln600_1_fu_1671_p1}};

assign p_Result_34_fu_1922_p3 = ireg_2_fu_1915_p1[32'd63];

assign p_Result_35_fu_1948_p3 = {{1'd1}, {trunc_ln600_2_fu_1944_p1}};

assign p_Result_s_fu_1376_p3 = ireg_fu_1369_p1[32'd63];

assign r_V_3_fu_2968_p0 = r_V_3_fu_2968_p00;

assign r_V_3_fu_2968_p00 = scale_V_1_reg_888;

assign ret_V_fu_2373_p2 = ($signed(sext_ln859_fu_2365_p1) + $signed(sext_ln859_2_fu_2369_p1));

assign select_ln147_1_fu_1783_p3 = ((h_min_loc_2_fu_1775_p3[0:0] == 1'b1) ? 54'd18014398509481983 : 54'd0);

assign select_ln147_fu_1510_p3 = ((h_max_loc_2_fu_1502_p3[0:0] == 1'b1) ? 54'd18014398509481983 : 54'd0);

assign select_ln276_fu_2989_p3 = ((icmp_ln1696_1_fu_2984_p2[0:0] == 1'b1) ? trunc_ln864_3_fu_2974_p4 : h_max_loc_7_reg_3264);

assign select_ln623_fu_2056_p3 = ((h_loc_3_fu_2048_p3[0:0] == 1'b1) ? 85'd38685626227668133590597631 : 85'd0);

assign select_ln638_1_fu_2166_p3 = ((and_ln620_5_fu_2104_p2[0:0] == 1'b1) ? h_loc_2_fu_2042_p2 : man_V_fu_1966_p3);

assign select_ln638_2_fu_2184_p3 = ((or_ln638_3_fu_2160_p2[0:0] == 1'b1) ? select_ln638_fu_2152_p3 : sext_ln638_fu_2174_p1);

assign select_ln638_fu_2152_p3 = ((or_ln638_2_fu_2146_p2[0:0] == 1'b1) ? 85'd0 : h_loc_4_fu_2068_p2);

assign sext_ln147_1_fu_1853_p1 = $signed(h_min_loc_5_fu_1845_p3);

assign sext_ln147_fu_1580_p1 = $signed(h_max_loc_5_fu_1572_p3);

assign sext_ln151_fu_1345_p1 = $signed(trunc_ln2_reg_3219);

assign sext_ln154_fu_1355_p1 = $signed(trunc_ln154_1_reg_3225);

assign sext_ln169_fu_2339_p1 = $signed(trunc_ln6_reg_3375);

assign sext_ln172_fu_2349_p1 = $signed(trunc_ln8_reg_3381);

assign sext_ln192_fu_2416_p1 = $signed(agg_tmp_fu_2409_p3);

assign sext_ln219_1_fu_2574_p1 = $signed(shl_ln884_1_fu_2566_p3);

assign sext_ln219_2_fu_2603_p1 = $signed(shl_ln884_2_fu_2595_p3);

assign sext_ln219_3_fu_2616_p1 = $signed(shl_ln884_3_fu_2608_p3);

assign sext_ln219_4_fu_2629_p1 = $signed(shl_ln884_4_fu_2621_p3);

assign sext_ln219_5_fu_2642_p1 = $signed(shl_ln884_5_fu_2634_p3);

assign sext_ln219_6_fu_2661_p1 = $signed(shl_ln884_6_fu_2653_p3);

assign sext_ln219_fu_2529_p1 = $signed(shl_ln7_fu_2521_p3);

assign sext_ln233_1_fu_2766_p1 = $signed(shl_ln884_8_fu_2758_p3);

assign sext_ln233_2_fu_2795_p1 = $signed(shl_ln884_9_fu_2787_p3);

assign sext_ln233_3_fu_2808_p1 = $signed(shl_ln884_s_fu_2800_p3);

assign sext_ln233_4_fu_2821_p1 = $signed(shl_ln884_10_fu_2813_p3);

assign sext_ln233_5_fu_2834_p1 = $signed(shl_ln884_11_fu_2826_p3);

assign sext_ln233_6_fu_2853_p1 = $signed(shl_ln884_12_fu_2845_p3);

assign sext_ln233_fu_2721_p1 = $signed(shl_ln884_7_fu_2713_p3);

assign sext_ln286_fu_3122_p1 = $signed(trunc_ln7_reg_3627);

assign sext_ln618_1_fu_1745_p1 = man_V_10_fu_1693_p3;

assign sext_ln618_2_fu_2018_p1 = man_V_fu_1966_p3;

assign sext_ln618_fu_1472_p1 = man_V_9_fu_1420_p3;

assign sext_ln621_1_fu_1761_p1 = sh_amt_1_fu_1731_p3;

assign sext_ln621_2_fu_2034_p1 = sh_amt_2_fu_2004_p3;

assign sext_ln621_fu_1488_p1 = sh_amt_fu_1458_p3;

assign sext_ln638_fu_2174_p1 = $signed(select_ln638_1_fu_2166_p3);

assign sext_ln859_2_fu_2369_p1 = h_loc_1423_reg_789;

assign sext_ln859_fu_2365_p1 = lhs_V33_reg_720;

assign sext_ln883_1_fu_2738_p1 = $signed(tmp_8_fu_2730_p3);

assign sext_ln883_fu_2546_p1 = $signed(tmp_7_fu_2538_p3);

assign sh_amt_1_fu_1731_p3 = ((icmp_ln616_1_fu_1713_p2[0:0] == 1'b1) ? add_ln616_1_fu_1719_p2 : sub_ln616_1_fu_1725_p2);

assign sh_amt_2_fu_2004_p3 = ((icmp_ln616_2_fu_1986_p2[0:0] == 1'b1) ? add_ln616_2_fu_1992_p2 : sub_ln616_2_fu_1998_p2);

assign sh_amt_fu_1458_p3 = ((icmp_ln616_fu_1440_p2[0:0] == 1'b1) ? add_ln616_fu_1446_p2 : sub_ln616_fu_1452_p2);

assign shl_ln167_1_fu_2273_p2 = cycles27_reg_765 << 32'd13;

assign shl_ln167_fu_2267_p2 = cycles27_reg_765 << 32'd15;

assign shl_ln284_1_fu_3037_p3 = {{trunc_ln284_1_fu_3033_p1}, {13'd0}};

assign shl_ln2_fu_2285_p3 = {{y_gap_1_fu_2279_p2}, {3'd0}};

assign shl_ln3_fu_3081_p3 = {{y_gap_fu_3045_p2}, {3'd0}};

assign shl_ln4_fu_2312_p3 = {{trunc_ln166_fu_2263_p1}, {15'd0}};

assign shl_ln5_fu_3139_p3 = {{cycles26_reg_935}, {15'd0}};

assign shl_ln7_fu_2521_p3 = {{k_V_q1}, {55'd0}};

assign shl_ln884_10_fu_2813_p3 = {{reg_1310}, {55'd0}};

assign shl_ln884_11_fu_2826_p3 = {{reg_1320}, {55'd0}};

assign shl_ln884_12_fu_2845_p3 = {{reg_1315}, {55'd0}};

assign shl_ln884_1_fu_2566_p3 = {{reg_1310}, {55'd0}};

assign shl_ln884_2_fu_2595_p3 = {{reg_1310}, {55'd0}};

assign shl_ln884_3_fu_2608_p3 = {{reg_1315}, {55'd0}};

assign shl_ln884_4_fu_2621_p3 = {{reg_1310}, {55'd0}};

assign shl_ln884_5_fu_2634_p3 = {{reg_1320}, {55'd0}};

assign shl_ln884_6_fu_2653_p3 = {{reg_1315}, {55'd0}};

assign shl_ln884_7_fu_2713_p3 = {{k_V_q0}, {55'd0}};

assign shl_ln884_8_fu_2758_p3 = {{reg_1310}, {55'd0}};

assign shl_ln884_9_fu_2787_p3 = {{reg_1310}, {55'd0}};

assign shl_ln884_s_fu_2800_p3 = {{reg_1315}, {55'd0}};

assign shl_ln_fu_3025_p3 = {{trunc_ln284_fu_3021_p1}, {15'd0}};

assign size = (t_gap_reg_3612 + add415_fu_3132_p2);

assign sub_ln252_fu_2889_p2 = (tmp_9_fu_2875_p3 - tmp_10_fu_2882_p3);

assign sub_ln263_fu_2919_p2 = (tmp_11_fu_2905_p3 - tmp_12_fu_2912_p3);

assign sub_ln616_1_fu_1725_p2 = (12'd55 - F2_1_fu_1707_p2);

assign sub_ln616_2_fu_1998_p2 = (12'd55 - F2_2_fu_1980_p2);

assign sub_ln616_fu_1452_p2 = (12'd55 - F2_fu_1434_p2);

assign sub_ln859_fu_2955_p2 = (tmp_13_fu_2939_p3 - tmp_14_fu_2947_p3);

assign t_gap_fu_3013_p3 = {{ap_phi_mux_cycles26_phi_fu_939_p4}, {12'd0}};

assign tk_next_1_fu_2255_p3 = ((icmp_ln180_fu_2243_p2[0:0] == 1'b1) ? add_ln181_fu_2249_p2 : tk_next29_reg_754);

assign tmp_10_fu_2882_p3 = {{trunc_ln157_1_reg_3415}, {1'd0}};

assign tmp_11_fu_2905_p3 = {{trunc_ln157_2_reg_3421}, {3'd0}};

assign tmp_12_fu_2912_p3 = {{trunc_ln157_1_reg_3415}, {1'd0}};

assign tmp_13_fu_2939_p3 = {{trunc_ln159_1_fu_2930_p1}, {3'd0}};

assign tmp_14_fu_2947_p3 = {{trunc_ln159_fu_2926_p1}, {1'd0}};

assign tmp_7_fu_2538_p3 = {{1'd1}, {n12_reg_848}};

assign tmp_8_fu_2730_p3 = {{1'd1}, {n_211_reg_860}};

assign tmp_9_fu_2875_p3 = {{trunc_ln157_2_reg_3421}, {3'd0}};

assign tmp_s_fu_2428_p3 = {{i_814_reg_824}, {2'd0}};

assign trunc_ln154_fu_1365_p1 = T_BUS_RDATA[63:0];

assign trunc_ln157_1_fu_2401_p1 = tk_next_reg_811[13:0];

assign trunc_ln157_2_fu_2405_p1 = tk_next_reg_811[11:0];

assign trunc_ln157_fu_2397_p1 = cycles_reg_799[19:0];

assign trunc_ln159_1_fu_2930_p1 = ap_phi_mux_tk_prev_phi_fu_876_p6[11:0];

assign trunc_ln159_fu_2926_p1 = ap_phi_mux_tk_prev_phi_fu_876_p6[13:0];

assign trunc_ln166_fu_2263_p1 = cycles27_reg_765[19:0];

assign trunc_ln284_1_fu_3033_p1 = ap_phi_mux_cycles26_phi_fu_939_p4[18:0];

assign trunc_ln284_fu_3021_p1 = ap_phi_mux_cycles26_phi_fu_939_p4[16:0];

assign trunc_ln289_fu_3148_p1 = tt_read_reg_3188[3:0];

assign trunc_ln590_1_fu_1645_p1 = ireg_1_fu_1642_p1[62:0];

assign trunc_ln590_2_fu_1918_p1 = ireg_2_fu_1915_p1[62:0];

assign trunc_ln590_fu_1372_p1 = ireg_fu_1369_p1[62:0];

assign trunc_ln600_1_fu_1671_p1 = ireg_1_fu_1642_p1[51:0];

assign trunc_ln600_2_fu_1944_p1 = ireg_2_fu_1915_p1[51:0];

assign trunc_ln600_fu_1398_p1 = ireg_fu_1369_p1[51:0];

assign trunc_ln864_3_fu_2974_p4 = {{r_V_3_fu_2968_p2[139:55]}};

assign xor_ln606_1_fu_1801_p2 = (icmp_ln606_1_fu_1701_p2 ^ 1'd1);

assign xor_ln606_2_fu_2074_p2 = (icmp_ln606_2_fu_1974_p2 ^ 1'd1);

assign xor_ln606_fu_1528_p2 = (icmp_ln606_fu_1428_p2 ^ 1'd1);

assign xor_ln616_1_fu_1863_p2 = (or_ln616_1_fu_1857_p2 ^ 1'd1);

assign xor_ln616_2_fu_2116_p2 = (or_ln616_2_fu_2110_p2 ^ 1'd1);

assign xor_ln616_fu_1590_p2 = (or_ln616_fu_1584_p2 ^ 1'd1);

assign xor_ln617_1_fu_1827_p2 = (or_ln617_1_fu_1821_p2 ^ 1'd1);

assign xor_ln617_2_fu_2092_p2 = (or_ln617_2_fu_2086_p2 ^ 1'd1);

assign xor_ln617_fu_1554_p2 = (or_ln617_fu_1548_p2 ^ 1'd1);

assign xor_ln638_1_fu_1889_p2 = (icmp_ln638_1_fu_1755_p2 ^ 1'd1);

assign xor_ln638_2_fu_2134_p2 = (icmp_ln638_2_fu_2028_p2 ^ 1'd1);

assign xor_ln638_fu_1616_p2 = (icmp_ln638_fu_1482_p2 ^ 1'd1);

assign y_gap_1_fu_2279_p2 = (shl_ln167_fu_2267_p2 - shl_ln167_1_fu_2273_p2);

assign y_gap_fu_3045_p2 = (shl_ln_fu_3025_p3 - shl_ln284_1_fu_3037_p3);

assign zext_ln148_fu_2221_p1 = zext_ln16131_reg_742;

assign zext_ln161_fu_2934_p1 = ap_phi_mux_tk_prev_phi_fu_876_p6;

assign zext_ln169_fu_2293_p1 = shl_ln2_fu_2285_p3;

assign zext_ln172_fu_2320_p1 = shl_ln4_fu_2312_p3;

assign zext_ln192_fu_2420_p1 = i_814_reg_824;

assign zext_ln194_fu_2452_p1 = n_113_reg_836;

assign zext_ln212_fu_2475_p1 = ap_phi_mux_n12_phi_fu_852_p4;

assign zext_ln227_fu_2666_p1 = ap_phi_mux_n_211_phi_fu_864_p4;

assign zext_ln286_1_fu_3117_p1 = lshr_ln_fu_3108_p4;

assign zext_ln286_fu_3089_p1 = shl_ln3_fu_3081_p3;

assign zext_ln501_1_fu_1667_p1 = exp_tmp_1_fu_1657_p4;

assign zext_ln501_2_fu_1940_p1 = exp_tmp_2_fu_1930_p4;

assign zext_ln501_fu_1394_p1 = exp_tmp_fu_1384_p4;

assign zext_ln604_1_fu_1683_p1 = p_Result_33_fu_1675_p3;

assign zext_ln604_2_fu_1956_p1 = p_Result_35_fu_1948_p3;

assign zext_ln604_fu_1410_p1 = p_Result_31_fu_1402_p3;

assign zext_ln621_1_fu_1765_p1 = $unsigned(sext_ln621_1_fu_1761_p1);

assign zext_ln621_2_fu_2038_p1 = $unsigned(sext_ln621_2_fu_2034_p1);

assign zext_ln621_fu_1492_p1 = $unsigned(sext_ln621_fu_1488_p1);

assign zext_ln639_1_fu_1791_p1 = $unsigned(sext_ln621_1_fu_1761_p1);

assign zext_ln639_2_fu_2064_p1 = $unsigned(sext_ln621_2_fu_2034_p1);

assign zext_ln639_fu_1518_p1 = $unsigned(sext_ln621_fu_1488_p1);

assign zext_ln883_10_fu_2516_p1 = add_ln883_3_fu_2510_p2;

assign zext_ln883_11_fu_2550_p1 = $unsigned(sext_ln883_fu_2546_p1);

assign zext_ln883_12_fu_2561_p1 = add_ln883_4_fu_2555_p2;

assign zext_ln883_13_fu_2590_p1 = add_ln883_5_fu_2585_p2;

assign zext_ln883_14_fu_2726_p1 = n_211_reg_860;

assign zext_ln883_15_fu_2687_p1 = n_211_reg_860;

assign zext_ln883_16_fu_2672_p1 = ap_phi_mux_n_211_phi_fu_864_p4;

assign zext_ln883_17_fu_2682_p1 = add_ln883_6_fu_2676_p2;

assign zext_ln883_18_fu_2697_p1 = add_ln883_7_fu_2691_p2;

assign zext_ln883_19_fu_2708_p1 = add_ln883_8_fu_2702_p2;

assign zext_ln883_20_fu_2742_p1 = $unsigned(sext_ln883_1_fu_2738_p1);

assign zext_ln883_21_fu_2753_p1 = add_ln883_9_fu_2747_p2;

assign zext_ln883_22_fu_2782_p1 = add_ln883_10_fu_2777_p2;

assign zext_ln883_5_fu_2534_p1 = n12_reg_848;

assign zext_ln883_6_fu_2495_p1 = n12_reg_848;

assign zext_ln883_7_fu_2480_p1 = ap_phi_mux_n12_phi_fu_852_p4;

assign zext_ln883_8_fu_2490_p1 = add_ln883_1_fu_2484_p2;

assign zext_ln883_9_fu_2505_p1 = add_ln883_2_fu_2499_p2;

assign zext_ln883_fu_2424_p1 = i_814_reg_824;

always @ (posedge ap_clk) begin
    zext_ln148_reg_3361[63:32] <= 32'b00000000000000000000000000000000;
    sext_ln192_reg_3427[54:0] <= 55'b0000000000000000000000000000000000000000000000000000000;
    zext_ln192_reg_3432[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln212_reg_3459[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln212_reg_3459_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln883_5_reg_3484[5:3] <= 3'b000;
    zext_ln883_14_reg_3539[5:3] <= 3'b000;
    sub_ln252_reg_3575[0] <= 1'b0;
    sub_ln263_reg_3584[0] <= 1'b0;
    sub_ln859_reg_3589[0] <= 1'b0;
    t_gap_reg_3612[11:0] <= 12'b000000000000;
    mul399_reg_3617[0] <= 1'b0;
    shl_ln5_reg_3643[14:0] <= 15'b000000000000000;
    sub_ln85932_reg_730[0] <= 1'b0;
    scale_V_1_reg_888[2:0] <= 3'b000;
    scale_V_1_reg_888[6:6] <= 1'b0;
    scale_V_1_reg_888[8:8] <= 1'b0;
    scale_V_1_reg_888[14:14] <= 1'b0;
    scale_V_1_reg_888[21:19] <= 3'b000;
    scale_V_1_reg_888[26:26] <= 1'b0;
    scale_V_1_reg_888[28:28] <= 1'b0;
    scale_V_1_reg_888[34:34] <= 1'b0;
    scale_V_1_reg_888[41:39] <= 3'b000;
    scale_V_1_reg_888[46:46] <= 1'b0;
    scale_V_1_reg_888[48] <= 1'b0;
end

endmodule //runge_kutta_45
