{
  "design": {
    "design_info": {
      "boundary_crc": "0xD073D62110BE5FCC",
      "device": "xc7z010clg400-1",
      "name": "RV32I_pipelined",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "ALU_0": "",
      "brach_logic_0": "",
      "clock_div_0": "",
      "debounce_0": "",
      "instruction_clear_0": "",
      "mux_output_0": "",
      "mux_reg_descr_alu_0": "",
      "mux_reg_pc_alu_0": "",
      "mux_reg_write_0": "",
      "pc_logic_0": "",
      "post_memory_logic_0": "",
      "pre_memory_logic_0": "",
      "program_counter_1": "",
      "registers_0": "",
      "stage_DE_0": "",
      "stage_EM_0": "",
      "stage_FD_0": "",
      "stage_MW_0": "",
      "blk_mem_gen_0": "",
      "pc_shift_down_0": "",
      "hazard_count_0": "",
      "RV32I_0": "",
      "Descrambler_0": "",
      "hazard_logic_0": "",
      "clk_wiz_0": ""
    },
    "ports": {
      "btn3": {
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "RV32I_pipelined_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "led": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "xci_name": "RV32I_pipelined_ALU_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "control_alu": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "sum": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "zero": {
            "direction": "O"
          },
          "sign": {
            "direction": "O"
          },
          "overflow": {
            "direction": "O"
          }
        }
      },
      "brach_logic_0": {
        "vlnv": "xilinx.com:module_ref:brach_logic:1.0",
        "xci_name": "RV32I_pipelined_brach_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "brach_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_branch": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "alu_zero": {
            "direction": "I"
          },
          "alu_sign": {
            "direction": "I"
          },
          "alu_overflow": {
            "direction": "I"
          },
          "mux_next_pc": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "branch": {
            "direction": "O"
          }
        }
      },
      "clock_div_0": {
        "vlnv": "xilinx.com:module_ref:clock_div:1.0",
        "xci_name": "RV32I_pipelined_clock_div_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_div",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "div_clk": {
            "type": "clk",
            "direction": "O"
          }
        }
      },
      "debounce_0": {
        "vlnv": "xilinx.com:module_ref:debounce:1.0",
        "xci_name": "RV32I_pipelined_debounce_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "debounce",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "btn": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "dbnc": {
            "direction": "O"
          }
        }
      },
      "instruction_clear_0": {
        "vlnv": "xilinx.com:module_ref:instruction_clear:1.0",
        "xci_name": "RV32I_pipelined_instruction_clear_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "instruction_clear",
          "boundary_crc": "0x0"
        },
        "ports": {
          "instruction_clear_signal": {
            "direction": "I"
          },
          "instruction_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "instruction_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux_output_0": {
        "vlnv": "xilinx.com:module_ref:mux_output:1.0",
        "xci_name": "RV32I_pipelined_mux_output_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_output",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mux_output": {
            "direction": "I"
          },
          "descrambler_output": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "alu_output": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "output_bus": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux_reg_descr_alu_0": {
        "vlnv": "xilinx.com:module_ref:mux_reg_descr_alu:1.0",
        "xci_name": "RV32I_pipelined_mux_reg_descr_alu_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_reg_descr_alu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mux_reg_descr_alu": {
            "direction": "I"
          },
          "descrambler_output": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_2_out": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "alu_B": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux_reg_pc_alu_0": {
        "vlnv": "xilinx.com:module_ref:mux_reg_pc_alu:1.0",
        "xci_name": "RV32I_pipelined_mux_reg_pc_alu_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_reg_pc_alu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mux_reg_pc_alu": {
            "direction": "I"
          },
          "pc": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_1_out": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "alu_A": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "mux_reg_write_0": {
        "vlnv": "xilinx.com:module_ref:mux_reg_write:1.0",
        "xci_name": "RV32I_pipelined_mux_reg_write_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux_reg_write",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mux_reg_write": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "mem_output": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "output_bus": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_write_input": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "pc_logic_0": {
        "vlnv": "xilinx.com:module_ref:pc_logic:1.0",
        "xci_name": "RV32I_pipelined_pc_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pc_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "mux_next_pc": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "hazard": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "PC_DE": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "output_bus_E": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PC_FD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PC_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "post_memory_logic_0": {
        "vlnv": "xilinx.com:module_ref:post_memory_logic:1.0",
        "xci_name": "RV32I_pipelined_post_memory_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "post_memory_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mem": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "addr1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "memory_access_out1_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "memory_access_out1_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "pre_memory_logic_0": {
        "vlnv": "xilinx.com:module_ref:pre_memory_logic:1.0",
        "xci_name": "RV32I_pipelined_pre_memory_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pre_memory_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "control_mem": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "addr1_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr1_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "byte_enable": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "program_counter_1": {
        "vlnv": "xilinx.com:module_ref:program_counter:1.0",
        "xci_name": "RV32I_pipelined_program_counter_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "program_counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_pipelined_clock_div_0_0_div_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "next_PC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PC": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "registers_0": {
        "vlnv": "xilinx.com:module_ref:registers:1.0",
        "xci_name": "RV32I_pipelined_registers_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "registers",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_pipelined_clock_div_0_0_div_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "instr1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "instr2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_write_input": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_1_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "reg_2_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wen": {
            "direction": "I"
          },
          "debug_leds": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "stage_DE_0": {
        "vlnv": "xilinx.com:module_ref:stage_DE:1.0",
        "xci_name": "RV32I_pipelined_stage_DE_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stage_DE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_pipelined_clock_div_0_0_div_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "branch_logic": {
            "direction": "I"
          },
          "hazard_logic": {
            "direction": "I"
          },
          "pc_FD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "control_branch_FD": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "mux_reg_pc_alu_FD": {
            "direction": "I"
          },
          "mux_reg_descr_alu_FD": {
            "direction": "I"
          },
          "mux_output_FD": {
            "direction": "I"
          },
          "mux_reg_write_FD": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "control_mem_logic_FD": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "control_alu_FD": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "control_reg_writeenable_FD": {
            "direction": "I"
          },
          "reg_1_FD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "reg_2_FD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "immediate_FD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "instruction_FD": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "pc_DE": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "control_branch_DE": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "mux_reg_pc_alu_DE": {
            "direction": "O"
          },
          "mux_reg_descr_alu_DE": {
            "direction": "O"
          },
          "mux_output_DE": {
            "direction": "O"
          },
          "mux_reg_write_DE": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "control_mem_logic_DE": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "control_alu_DE": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "control_reg_writeenable_DE": {
            "direction": "O"
          },
          "reg_1_DE": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "reg_2_DE": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "immediate_DE": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "instruction_DE": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "stage_EM_0": {
        "vlnv": "xilinx.com:module_ref:stage_EM:1.0",
        "xci_name": "RV32I_pipelined_stage_EM_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stage_EM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_pipelined_clock_div_0_0_div_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "PC_DE": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "output_bus_DE": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "instruction_DE": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mux_reg_write_DE": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "control_reg_writeenable_DE": {
            "direction": "I"
          },
          "control_mem_logic_DE": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "PC_EM": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "output_bus_EM": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "instruction_EM": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "mux_reg_write_EM": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "control_reg_writeenable_EM": {
            "direction": "O"
          },
          "control_mem_logic_EM": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "stage_FD_0": {
        "vlnv": "xilinx.com:module_ref:stage_FD:1.0",
        "xci_name": "RV32I_pipelined_stage_FD_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stage_FD",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_pipelined_clock_div_0_0_div_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "PC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hazard": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "branch": {
            "direction": "I"
          },
          "PC_FD": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "instruction_clear_out": {
            "direction": "O"
          }
        }
      },
      "stage_MW_0": {
        "vlnv": "xilinx.com:module_ref:stage_MW:1.0",
        "xci_name": "RV32I_pipelined_stage_MW_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "stage_MW",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_pipelined_clock_div_0_0_div_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "PC_EM": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "output_bus_EM": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "instruction_EM": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mux_reg_write_EM": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "control_reg_writeenable_EM": {
            "direction": "I"
          },
          "memory_access_out1_EM": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "PC_MW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "output_bus_MW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "instruction_MW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "mux_reg_write_MW": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "control_reg_writeenable_MW": {
            "direction": "O"
          },
          "memory_access_out1_MW": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "RV32I_pipelined_blk_mem_gen_0_0",
        "parameters": {
          "Byte_Size": {
            "value": "8"
          },
          "Coe_File": {
            "value": "../../../../imports/Dumps/addTest_Dump.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Use_ENA_Pin"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "32"
          },
          "Read_Width_B": {
            "value": "32"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "4096"
          },
          "Write_Width_A": {
            "value": "32"
          },
          "Write_Width_B": {
            "value": "32"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "pc_shift_down_0": {
        "vlnv": "xilinx.com:module_ref:pc_shift_down:1.0",
        "xci_name": "RV32I_pipelined_pc_shift_down_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pc_shift_down",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pc_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "pc_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "hazard_count_0": {
        "vlnv": "xilinx.com:module_ref:hazard_count:1.0",
        "xci_name": "RV32I_pipelined_hazard_count_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "hazard_count",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_en": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "RV32I_pipelined_clock_div_0_0_div_clk",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "new_hazard": {
            "direction": "I"
          },
          "hazard_stage": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "hazard": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "RV32I_0": {
        "vlnv": "xilinx.com:module_ref:RV32I:1.0",
        "xci_name": "RV32I_pipelined_RV32I_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RV32I",
          "boundary_crc": "0x0"
        },
        "ports": {
          "error": {
            "direction": "O"
          },
          "instr": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mux_reg_write": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "mux_output": {
            "direction": "O"
          },
          "mux_reg_descr_alu": {
            "direction": "O"
          },
          "mux_reg_pc_alu": {
            "direction": "O"
          },
          "control_alu": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "control_reg_writeenable": {
            "direction": "O"
          },
          "control_branch": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "control_mem_logic": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Descrambler_0": {
        "vlnv": "xilinx.com:module_ref:Descrambler:1.0",
        "xci_name": "RV32I_pipelined_Descrambler_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Descrambler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "scr_imm": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "descr_imm": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "hazard_logic_0": {
        "vlnv": "xilinx.com:module_ref:hazard_logic:1.0",
        "xci_name": "RV32I_pipelined_hazard_logic_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "hazard_logic",
          "boundary_crc": "0x0"
        },
        "ports": {
          "instr_f_d": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "instr_d_e": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "instr_e_m": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "instr_m_w": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "hazard_stage": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "new_hazard": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "RV32I_pipelined_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "143.688"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      }
    },
    "nets": {
      "ALU_0_overflow": {
        "ports": [
          "ALU_0/overflow",
          "brach_logic_0/alu_overflow"
        ]
      },
      "ALU_0_sign": {
        "ports": [
          "ALU_0/sign",
          "brach_logic_0/alu_sign"
        ]
      },
      "ALU_0_sum": {
        "ports": [
          "ALU_0/sum",
          "mux_output_0/alu_output"
        ]
      },
      "ALU_0_zero": {
        "ports": [
          "ALU_0/zero",
          "brach_logic_0/alu_zero"
        ]
      },
      "Descrambler_0_descr_imm": {
        "ports": [
          "Descrambler_0/descr_imm",
          "stage_DE_0/immediate_FD"
        ]
      },
      "RV32I_0_control_alu": {
        "ports": [
          "RV32I_0/control_alu",
          "stage_DE_0/control_alu_FD"
        ]
      },
      "RV32I_0_control_branch": {
        "ports": [
          "RV32I_0/control_branch",
          "stage_DE_0/control_branch_FD"
        ]
      },
      "RV32I_0_control_mem_logic": {
        "ports": [
          "RV32I_0/control_mem_logic",
          "stage_DE_0/control_mem_logic_FD"
        ]
      },
      "RV32I_0_control_reg_writeenable": {
        "ports": [
          "RV32I_0/control_reg_writeenable",
          "stage_DE_0/control_reg_writeenable_FD"
        ]
      },
      "RV32I_0_mux_output": {
        "ports": [
          "RV32I_0/mux_output",
          "stage_DE_0/mux_output_FD"
        ]
      },
      "RV32I_0_mux_reg_descr_alu": {
        "ports": [
          "RV32I_0/mux_reg_descr_alu",
          "stage_DE_0/mux_reg_descr_alu_FD"
        ]
      },
      "RV32I_0_mux_reg_pc_alu": {
        "ports": [
          "RV32I_0/mux_reg_pc_alu",
          "stage_DE_0/mux_reg_pc_alu_FD"
        ]
      },
      "RV32I_0_mux_reg_write": {
        "ports": [
          "RV32I_0/mux_reg_write",
          "stage_DE_0/mux_reg_write_FD"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "instruction_clear_0/instruction_out",
          "registers_0/instr1",
          "stage_DE_0/instruction_FD",
          "RV32I_0/instr",
          "Descrambler_0/scr_imm",
          "hazard_logic_0/instr_f_d"
        ]
      },
      "brach_logic_0_branch": {
        "ports": [
          "brach_logic_0/branch",
          "stage_DE_0/branch_logic",
          "stage_FD_0/branch"
        ]
      },
      "brach_logic_0_mux_next_pc": {
        "ports": [
          "brach_logic_0/mux_next_pc",
          "pc_logic_0/mux_next_pc"
        ]
      },
      "clk_2": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clock_div_0/clk",
          "debounce_0/clk",
          "program_counter_1/clk",
          "registers_0/clk",
          "stage_DE_0/clk",
          "stage_EM_0/clk",
          "stage_FD_0/clk",
          "stage_MW_0/clk",
          "blk_mem_gen_0/clkb",
          "blk_mem_gen_0/clka",
          "hazard_count_0/clk"
        ]
      },
      "clock_div_0_div_clk": {
        "ports": [
          "clock_div_0/div_clk",
          "program_counter_1/clk_en",
          "registers_0/clk_en",
          "stage_DE_0/clk_en",
          "stage_EM_0/clk_en",
          "stage_FD_0/clk_en",
          "stage_MW_0/clk_en",
          "blk_mem_gen_0/enb",
          "blk_mem_gen_0/ena",
          "hazard_count_0/clk_en"
        ]
      },
      "debounce_0_dbnc": {
        "ports": [
          "debounce_0/dbnc",
          "program_counter_1/rst"
        ]
      },
      "hazard_logic_0_hazard_stage": {
        "ports": [
          "hazard_logic_0/hazard_stage",
          "hazard_count_0/hazard_stage"
        ]
      },
      "hazard_logic_0_new_hazard": {
        "ports": [
          "hazard_logic_0/new_hazard",
          "stage_DE_0/hazard_logic",
          "hazard_count_0/new_hazard"
        ]
      },
      "hazard_shift_counter_0_hazard": {
        "ports": [
          "hazard_count_0/hazard",
          "pc_logic_0/hazard",
          "stage_FD_0/hazard"
        ]
      },
      "mux_output_0_output_bus": {
        "ports": [
          "mux_output_0/output_bus",
          "pc_logic_0/output_bus_E",
          "pre_memory_logic_0/addr1_in",
          "stage_EM_0/output_bus_DE"
        ]
      },
      "mux_reg_descr_alu_0_alu_B": {
        "ports": [
          "mux_reg_descr_alu_0/alu_B",
          "ALU_0/B"
        ]
      },
      "mux_reg_pc_alu_0_alu_A": {
        "ports": [
          "mux_reg_pc_alu_0/alu_A",
          "ALU_0/A"
        ]
      },
      "mux_reg_write_0_reg_write_input": {
        "ports": [
          "mux_reg_write_0/reg_write_input",
          "registers_0/reg_write_input"
        ]
      },
      "pc_logic_0_PC_out": {
        "ports": [
          "pc_logic_0/PC_out",
          "program_counter_1/next_PC"
        ]
      },
      "post_memory_logic_0_memory_access_out1_out": {
        "ports": [
          "post_memory_logic_0/memory_access_out1_out",
          "stage_MW_0/memory_access_out1_EM"
        ]
      },
      "program_counter_0_PC": {
        "ports": [
          "program_counter_1/PC",
          "pc_logic_0/PC",
          "stage_FD_0/PC",
          "pc_shift_down_0/pc_in"
        ]
      },
      "registers_0_reg_1_out": {
        "ports": [
          "registers_0/reg_1_out",
          "stage_DE_0/reg_1_FD"
        ]
      },
      "registers_0_reg_2_out": {
        "ports": [
          "registers_0/reg_2_out",
          "stage_DE_0/reg_2_FD"
        ]
      },
      "stage_DE_0_control_alu_DE": {
        "ports": [
          "stage_DE_0/control_alu_DE",
          "ALU_0/control_alu"
        ]
      },
      "stage_DE_0_control_branch_DE": {
        "ports": [
          "stage_DE_0/control_branch_DE",
          "brach_logic_0/control_branch"
        ]
      },
      "stage_DE_0_control_mem_logic_DE": {
        "ports": [
          "stage_DE_0/control_mem_logic_DE",
          "pre_memory_logic_0/control_mem",
          "stage_EM_0/control_mem_logic_DE"
        ]
      },
      "stage_DE_0_control_reg_writeenable_DE": {
        "ports": [
          "stage_DE_0/control_reg_writeenable_DE",
          "stage_EM_0/control_reg_writeenable_DE"
        ]
      },
      "stage_DE_0_immediate_DE": {
        "ports": [
          "stage_DE_0/immediate_DE",
          "mux_output_0/descrambler_output",
          "mux_reg_descr_alu_0/descrambler_output"
        ]
      },
      "stage_DE_0_instruction_DE": {
        "ports": [
          "stage_DE_0/instruction_DE",
          "stage_EM_0/instruction_DE",
          "hazard_logic_0/instr_d_e"
        ]
      },
      "stage_DE_0_mux_output_DE": {
        "ports": [
          "stage_DE_0/mux_output_DE",
          "mux_output_0/control_mux_output"
        ]
      },
      "stage_DE_0_mux_reg_descr_alu_DE": {
        "ports": [
          "stage_DE_0/mux_reg_descr_alu_DE",
          "mux_reg_descr_alu_0/control_mux_reg_descr_alu"
        ]
      },
      "stage_DE_0_mux_reg_pc_alu_DE": {
        "ports": [
          "stage_DE_0/mux_reg_pc_alu_DE",
          "mux_reg_pc_alu_0/control_mux_reg_pc_alu"
        ]
      },
      "stage_DE_0_mux_reg_write_DE": {
        "ports": [
          "stage_DE_0/mux_reg_write_DE",
          "stage_EM_0/mux_reg_write_DE"
        ]
      },
      "stage_DE_0_pc_DE": {
        "ports": [
          "stage_DE_0/pc_DE",
          "mux_reg_pc_alu_0/pc",
          "pc_logic_0/PC_DE",
          "stage_EM_0/PC_DE"
        ]
      },
      "stage_DE_0_reg_1_DE": {
        "ports": [
          "stage_DE_0/reg_1_DE",
          "mux_reg_pc_alu_0/reg_1_out"
        ]
      },
      "stage_DE_0_reg_2_DE": {
        "ports": [
          "stage_DE_0/reg_2_DE",
          "mux_reg_descr_alu_0/reg_2_out",
          "blk_mem_gen_0/dinb"
        ]
      },
      "stage_EM_0_PC_EM": {
        "ports": [
          "stage_EM_0/PC_EM",
          "stage_MW_0/PC_EM"
        ]
      },
      "stage_EM_0_control_mem_logic_EM": {
        "ports": [
          "stage_EM_0/control_mem_logic_EM",
          "post_memory_logic_0/control_mem"
        ]
      },
      "stage_EM_0_control_reg_writeenable_EM": {
        "ports": [
          "stage_EM_0/control_reg_writeenable_EM",
          "stage_MW_0/control_reg_writeenable_EM"
        ]
      },
      "stage_EM_0_instruction_EM": {
        "ports": [
          "stage_EM_0/instruction_EM",
          "stage_MW_0/instruction_EM",
          "hazard_logic_0/instr_e_m"
        ]
      },
      "stage_EM_0_mux_reg_write_EM": {
        "ports": [
          "stage_EM_0/mux_reg_write_EM",
          "stage_MW_0/mux_reg_write_EM"
        ]
      },
      "stage_EM_0_output_bus_EM": {
        "ports": [
          "stage_EM_0/output_bus_EM",
          "post_memory_logic_0/addr1",
          "stage_MW_0/output_bus_EM"
        ]
      },
      "stage_FD_0_PC_FD": {
        "ports": [
          "stage_FD_0/PC_FD",
          "pc_logic_0/PC_FD",
          "stage_DE_0/pc_FD"
        ]
      },
      "stage_FD_0_instruction_clear_out": {
        "ports": [
          "stage_FD_0/instruction_clear_out",
          "instruction_clear_0/instruction_clear_signal"
        ]
      },
      "stage_MW_0_PC_MW": {
        "ports": [
          "stage_MW_0/PC_MW",
          "mux_reg_write_0/PC"
        ]
      },
      "stage_MW_0_control_reg_writeenable_MW": {
        "ports": [
          "stage_MW_0/control_reg_writeenable_MW",
          "registers_0/wen"
        ]
      },
      "stage_MW_0_instruction_MW": {
        "ports": [
          "stage_MW_0/instruction_MW",
          "registers_0/instr2",
          "hazard_logic_0/instr_m_w"
        ]
      },
      "stage_MW_0_memory_access_out1_MW": {
        "ports": [
          "stage_MW_0/memory_access_out1_MW",
          "mux_reg_write_0/mem_output"
        ]
      },
      "stage_MW_0_mux_reg_write_MW": {
        "ports": [
          "stage_MW_0/mux_reg_write_MW",
          "mux_reg_write_0/control_mux_reg_write"
        ]
      },
      "stage_MW_0_output_bus_MW": {
        "ports": [
          "stage_MW_0/output_bus_MW",
          "mux_reg_write_0/output_bus"
        ]
      },
      "pc_shift_down_0_pc_out": {
        "ports": [
          "pc_shift_down_0/pc_out",
          "blk_mem_gen_0/addra"
        ]
      },
      "pre_memory_logic_0_addr1_out": {
        "ports": [
          "pre_memory_logic_0/addr1_out",
          "blk_mem_gen_0/addrb"
        ]
      },
      "pre_memory_logic_0_byte_enable": {
        "ports": [
          "pre_memory_logic_0/byte_enable",
          "blk_mem_gen_0/web"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "post_memory_logic_0/memory_access_out1_in"
        ]
      },
      "blk_mem_gen_0_douta1": {
        "ports": [
          "blk_mem_gen_0/douta",
          "instruction_clear_0/instruction_in"
        ]
      },
      "btn_0_1": {
        "ports": [
          "btn3",
          "debounce_0/btn"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "registers_0_debug_leds": {
        "ports": [
          "registers_0/debug_leds",
          "led"
        ]
      }
    }
  }
}