// Seed: 1295040642
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input wire id_4,
    input wand id_5,
    output wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply1 id_9
);
  wire id_11;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1#(.id_14(1'b0 & 1)),
    output tri0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    output supply0 id_5,
    output tri id_6,
    input tri1 id_7,
    input uwire id_8,
    input wand id_9
    , id_15,
    input supply0 id_10,
    input tri0 id_11,
    output tri id_12
);
  assign id_2 = 1;
  wire id_16;
  wire id_17;
  integer id_18;
  initial begin : LABEL_0
    #1 deassign id_15;
  end
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_9,
      id_1,
      id_3,
      id_4,
      id_9,
      id_9,
      id_3
  );
endmodule
