<stg><name>simd_mac9_DSP2</name>


<trans_list>

<trans id="129" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:0  %w1vec_8_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_8_V_read)

]]></Node>
<StgValue><ssdm name="w1vec_8_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:1  %w1vec_7_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_7_V_read)

]]></Node>
<StgValue><ssdm name="w1vec_7_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:2  %w1vec_6_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_6_V_read)

]]></Node>
<StgValue><ssdm name="w1vec_6_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:3  %w1vec_5_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_5_V_read)

]]></Node>
<StgValue><ssdm name="w1vec_5_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:4  %w1vec_4_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_4_V_read)

]]></Node>
<StgValue><ssdm name="w1vec_4_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:5  %w1vec_3_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_3_V_read)

]]></Node>
<StgValue><ssdm name="w1vec_3_V_read_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:6  %w1vec_2_V_read21 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_2_V_read)

]]></Node>
<StgValue><ssdm name="w1vec_2_V_read21"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:7  %w1vec_1_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_1_V_read)

]]></Node>
<StgValue><ssdm name="w1vec_1_V_read_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:8  %w1vec_0_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w1vec_0_V_read)

]]></Node>
<StgValue><ssdm name="w1vec_0_V_read_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:9  %w0vec_8_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_8_V_read)

]]></Node>
<StgValue><ssdm name="w0vec_8_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:10  %w0vec_7_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_7_V_read)

]]></Node>
<StgValue><ssdm name="w0vec_7_V_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:11  %w0vec_6_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_6_V_read)

]]></Node>
<StgValue><ssdm name="w0vec_6_V_read_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:12  %w0vec_5_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_5_V_read)

]]></Node>
<StgValue><ssdm name="w0vec_5_V_read_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:13  %w0vec_4_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_4_V_read)

]]></Node>
<StgValue><ssdm name="w0vec_4_V_read_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:14  %w0vec_3_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_3_V_read)

]]></Node>
<StgValue><ssdm name="w0vec_3_V_read_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:15  %w0vec_2_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_2_V_read)

]]></Node>
<StgValue><ssdm name="w0vec_2_V_read_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:16  %w0vec_1_V_read11 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_1_V_read)

]]></Node>
<StgValue><ssdm name="w0vec_1_V_read11"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:17  %w0vec_0_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %w0vec_0_V_read)

]]></Node>
<StgValue><ssdm name="w0vec_0_V_read_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:18  %invec_8_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %invec_8_V_read)

]]></Node>
<StgValue><ssdm name="invec_8_V_read_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:19  %invec_7_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %invec_7_V_read)

]]></Node>
<StgValue><ssdm name="invec_7_V_read_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:20  %invec_6_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %invec_6_V_read)

]]></Node>
<StgValue><ssdm name="invec_6_V_read_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:21  %invec_5_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %invec_5_V_read)

]]></Node>
<StgValue><ssdm name="invec_5_V_read_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:22  %invec_4_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %invec_4_V_read)

]]></Node>
<StgValue><ssdm name="invec_4_V_read_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:23  %invec_3_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %invec_3_V_read)

]]></Node>
<StgValue><ssdm name="invec_3_V_read_2"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:24  %invec_2_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %invec_2_V_read)

]]></Node>
<StgValue><ssdm name="invec_2_V_read_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:25  %invec_1_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %invec_1_V_read)

]]></Node>
<StgValue><ssdm name="invec_1_V_read_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch17:26  %invec_0_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %invec_0_V_read)

]]></Node>
<StgValue><ssdm name="invec_0_V_read_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
branch17:27  %shl_ln = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %w1vec_0_V_read_2, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="28" op_0_bw="8">
<![CDATA[
branch17:28  %sext_ln68 = sext i8 %w0vec_0_V_read_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
branch17:29  %add_ln68 = add i28 %shl_ln, %sext_ln68

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
branch17:34  %shl_ln68_4 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %w1vec_1_V_read_2, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="28" op_0_bw="8">
<![CDATA[
branch17:35  %sext_ln68_1 = sext i8 %w0vec_1_V_read11 to i28

]]></Node>
<StgValue><ssdm name="sext_ln68_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
branch17:36  %add_ln68_4 = add i28 %shl_ln68_4, %sext_ln68_1

]]></Node>
<StgValue><ssdm name="add_ln68_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
branch17:43  %shl_ln68_5 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %w1vec_2_V_read21, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="28" op_0_bw="8">
<![CDATA[
branch17:44  %sext_ln68_2 = sext i8 %w0vec_2_V_read_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln68_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
branch17:45  %add_ln68_5 = add i28 %shl_ln68_5, %sext_ln68_2

]]></Node>
<StgValue><ssdm name="add_ln68_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
branch17:50  %shl_ln68_6 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %w1vec_3_V_read_2, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_6"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="28" op_0_bw="8">
<![CDATA[
branch17:51  %sext_ln68_3 = sext i8 %w0vec_3_V_read_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln68_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
branch17:52  %add_ln68_6 = add i28 %shl_ln68_6, %sext_ln68_3

]]></Node>
<StgValue><ssdm name="add_ln68_6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
branch17:62  %shl_ln68_7 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %w1vec_4_V_read_1, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="28" op_0_bw="8">
<![CDATA[
branch17:63  %sext_ln68_4 = sext i8 %w0vec_4_V_read_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln68_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
branch17:64  %add_ln68_7 = add i28 %shl_ln68_7, %sext_ln68_4

]]></Node>
<StgValue><ssdm name="add_ln68_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
branch17:69  %shl_ln68_8 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %w1vec_5_V_read_1, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_8"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="28" op_0_bw="8">
<![CDATA[
branch17:70  %sext_ln68_5 = sext i8 %w0vec_5_V_read_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln68_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
branch17:71  %add_ln68_8 = add i28 %shl_ln68_8, %sext_ln68_5

]]></Node>
<StgValue><ssdm name="add_ln68_8"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
branch17:76  %shl_ln68_9 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %w1vec_6_V_read_1, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_9"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="28" op_0_bw="8">
<![CDATA[
branch17:77  %sext_ln68_6 = sext i8 %w0vec_6_V_read_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln68_6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
branch17:78  %add_ln68_9 = add i28 %shl_ln68_9, %sext_ln68_6

]]></Node>
<StgValue><ssdm name="add_ln68_9"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
branch17:83  %shl_ln68_s = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %w1vec_7_V_read_1, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="28" op_0_bw="8">
<![CDATA[
branch17:84  %sext_ln68_7 = sext i8 %w0vec_7_V_read_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln68_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
branch17:85  %add_ln68_10 = add i28 %shl_ln68_s, %sext_ln68_7

]]></Node>
<StgValue><ssdm name="add_ln68_10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="36" op_0_bw="8">
<![CDATA[
branch17:30  %zext_ln215 = zext i8 %invec_0_V_read_2 to i36

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="36" op_0_bw="28">
<![CDATA[
branch17:31  %sext_ln215 = sext i28 %add_ln68 to i36

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch17:32  %mul_ln1352 = mul nsw i36 %sext_ln215, %zext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="36" op_0_bw="8">
<![CDATA[
branch17:37  %zext_ln215_4 = zext i8 %invec_1_V_read_2 to i36

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="36" op_0_bw="28">
<![CDATA[
branch17:38  %sext_ln215_5 = sext i28 %add_ln68_4 to i36

]]></Node>
<StgValue><ssdm name="sext_ln215_5"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch17:39  %mul_ln1352_4 = mul nsw i36 %sext_ln215_5, %zext_ln215_4

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="36" op_0_bw="8">
<![CDATA[
branch17:46  %zext_ln215_5 = zext i8 %invec_2_V_read_2 to i36

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="36" op_0_bw="28">
<![CDATA[
branch17:47  %sext_ln215_6 = sext i28 %add_ln68_5 to i36

]]></Node>
<StgValue><ssdm name="sext_ln215_6"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch17:48  %mul_ln1352_5 = mul nsw i36 %sext_ln215_6, %zext_ln215_5

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="36" op_0_bw="8">
<![CDATA[
branch17:53  %zext_ln215_6 = zext i8 %invec_3_V_read_2 to i36

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="36" op_0_bw="28">
<![CDATA[
branch17:54  %sext_ln215_7 = sext i28 %add_ln68_6 to i36

]]></Node>
<StgValue><ssdm name="sext_ln215_7"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch17:55  %mul_ln1352_6 = mul nsw i36 %sext_ln215_7, %zext_ln215_6

]]></Node>
<StgValue><ssdm name="mul_ln1352_6"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="36" op_0_bw="8">
<![CDATA[
branch17:65  %zext_ln215_7 = zext i8 %invec_4_V_read_1 to i36

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="36" op_0_bw="28">
<![CDATA[
branch17:66  %sext_ln215_8 = sext i28 %add_ln68_7 to i36

]]></Node>
<StgValue><ssdm name="sext_ln215_8"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch17:67  %mul_ln1352_7 = mul nsw i36 %sext_ln215_8, %zext_ln215_7

]]></Node>
<StgValue><ssdm name="mul_ln1352_7"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="36" op_0_bw="8">
<![CDATA[
branch17:72  %zext_ln215_8 = zext i8 %invec_5_V_read_1 to i36

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="36" op_0_bw="28">
<![CDATA[
branch17:73  %sext_ln215_9 = sext i28 %add_ln68_8 to i36

]]></Node>
<StgValue><ssdm name="sext_ln215_9"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch17:74  %mul_ln1352_8 = mul nsw i36 %sext_ln215_9, %zext_ln215_8

]]></Node>
<StgValue><ssdm name="mul_ln1352_8"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="36" op_0_bw="8">
<![CDATA[
branch17:79  %zext_ln215_9 = zext i8 %invec_6_V_read_1 to i36

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="36" op_0_bw="28">
<![CDATA[
branch17:80  %sext_ln215_10 = sext i28 %add_ln68_9 to i36

]]></Node>
<StgValue><ssdm name="sext_ln215_10"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch17:81  %mul_ln1352_9 = mul nsw i36 %sext_ln215_10, %zext_ln215_9

]]></Node>
<StgValue><ssdm name="mul_ln1352_9"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="36" op_0_bw="8">
<![CDATA[
branch17:86  %zext_ln215_10 = zext i8 %invec_7_V_read_1 to i36

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="36" op_0_bw="28">
<![CDATA[
branch17:87  %sext_ln215_11 = sext i28 %add_ln68_10 to i36

]]></Node>
<StgValue><ssdm name="sext_ln215_11"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch17:88  %mul_ln1352_10 = mul nsw i36 %sext_ln215_11, %zext_ln215_10

]]></Node>
<StgValue><ssdm name="mul_ln1352_10"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="20" op_0_bw="36">
<![CDATA[
branch17:91  %trunc_ln700_1 = trunc i36 %mul_ln1352_8 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln700_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="20">
<![CDATA[
branch17:102  %shl_ln68_1 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i20(i8 %w1vec_8_V_read_1, i20 0)

]]></Node>
<StgValue><ssdm name="shl_ln68_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="28" op_0_bw="8">
<![CDATA[
branch17:103  %sext_ln68_8 = sext i8 %w0vec_8_V_read_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln68_8"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
branch17:104  %add_ln68_11 = add i28 %shl_ln68_1, %sext_ln68_8

]]></Node>
<StgValue><ssdm name="add_ln68_11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="37" op_0_bw="36">
<![CDATA[
branch17:33  %sext_ln215_4 = sext i36 %mul_ln1352 to i37

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="37" op_0_bw="36">
<![CDATA[
branch17:40  %sext_ln700 = sext i36 %mul_ln1352_4 to i37

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
branch17:41  %add_ln700 = add i37 %sext_ln215_4, %sext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="38" op_0_bw="37">
<![CDATA[
branch17:42  %sext_ln700_1 = sext i37 %add_ln700 to i38

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="37" op_0_bw="36">
<![CDATA[
branch17:49  %sext_ln68_11 = sext i36 %mul_ln1352_5 to i37

]]></Node>
<StgValue><ssdm name="sext_ln68_11"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="37" op_0_bw="36">
<![CDATA[
branch17:56  %sext_ln700_2 = sext i36 %mul_ln1352_6 to i37

]]></Node>
<StgValue><ssdm name="sext_ln700_2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
branch17:57  %add_ln700_3 = add i37 %sext_ln68_11, %sext_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="38" op_0_bw="37">
<![CDATA[
branch17:58  %sext_ln700_3 = sext i37 %add_ln700_3 to i38

]]></Node>
<StgValue><ssdm name="sext_ln700_3"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
branch17:59  %add_ln700_12 = add i37 %add_ln700, %add_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
branch17:60  %add_ln700_4 = add i38 %sext_ln700_3, %sext_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="39" op_0_bw="38">
<![CDATA[
branch17:61  %sext_ln700_4 = sext i38 %add_ln700_4 to i39

]]></Node>
<StgValue><ssdm name="sext_ln700_4"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="37" op_0_bw="36">
<![CDATA[
branch17:68  %sext_ln68_12 = sext i36 %mul_ln1352_7 to i37

]]></Node>
<StgValue><ssdm name="sext_ln68_12"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="39" op_0_bw="36">
<![CDATA[
branch17:75  %sext_ln700_5 = sext i36 %mul_ln1352_8 to i39

]]></Node>
<StgValue><ssdm name="sext_ln700_5"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="38" op_0_bw="36">
<![CDATA[
branch17:82  %sext_ln68_13 = sext i36 %mul_ln1352_9 to i38

]]></Node>
<StgValue><ssdm name="sext_ln68_13"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="37" op_0_bw="36">
<![CDATA[
branch17:89  %sext_ln700_6 = sext i36 %mul_ln1352_10 to i37

]]></Node>
<StgValue><ssdm name="sext_ln700_6"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="20" op_0_bw="37">
<![CDATA[
branch17:90  %trunc_ln700 = trunc i37 %add_ln700_12 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln700"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
branch17:92  %add_ln700_5 = add i39 %sext_ln700_4, %sext_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
branch17:93  %add_ln700_6 = add i37 %sext_ln68_12, %sext_ln700_6

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="38" op_0_bw="37">
<![CDATA[
branch17:94  %sext_ln700_7 = sext i37 %add_ln700_6 to i38

]]></Node>
<StgValue><ssdm name="sext_ln700_7"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
branch17:95  %add_ln700_7 = add i38 %sext_ln700_7, %sext_ln68_13

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="39" op_0_bw="38">
<![CDATA[
branch17:96  %sext_ln700_8 = sext i38 %add_ln700_7 to i39

]]></Node>
<StgValue><ssdm name="sext_ln700_8"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="20" op_0_bw="38">
<![CDATA[
branch17:98  %trunc_ln700_2 = trunc i38 %add_ln700_7 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln700_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
branch17:99  %add_ln700_8 = add i39 %sext_ln700_8, %add_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="36" op_0_bw="8">
<![CDATA[
branch17:105  %zext_ln215_11 = zext i8 %invec_8_V_read_1 to i36

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="36" op_0_bw="28">
<![CDATA[
branch17:106  %sext_ln215_12 = sext i28 %add_ln68_11 to i36

]]></Node>
<StgValue><ssdm name="sext_ln215_12"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
branch17:107  %mul_ln1352_11 = mul nsw i36 %sext_ln215_12, %zext_ln215_11

]]></Node>
<StgValue><ssdm name="mul_ln1352_11"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="20" op_0_bw="36">
<![CDATA[
branch17:109  %trunc_ln700_3 = trunc i36 %mul_ln1352_11 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln700_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="111" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
branch17:97  %add_ln700_10 = add i20 %trunc_ln700_1, %trunc_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
branch17:100  %add_ln700_11 = add i20 %add_ln700_10, %trunc_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="40" op_0_bw="39">
<![CDATA[
branch17:101  %sext_ln700_9 = sext i39 %add_ln700_8 to i40

]]></Node>
<StgValue><ssdm name="sext_ln700_9"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="40" op_0_bw="36">
<![CDATA[
branch17:108  %sext_ln68_10 = sext i36 %mul_ln1352_11 to i40

]]></Node>
<StgValue><ssdm name="sext_ln68_10"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
branch17:110  %add_ln700_9 = add nsw i40 %sext_ln700_9, %sext_ln68_10

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
branch17:111  %add_ln647 = add i20 %add_ln700_11, %trunc_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln647"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="20" op_0_bw="40">
<![CDATA[
branch17:112  %trunc_ln647 = trunc i40 %add_ln700_9 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="20" op_0_bw="20" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch17:113  %p_Result_s = call i20 @_ssdm_op_PartSelect.i20.i40.i32.i32(i40 %add_ln700_9, i32 20, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
branch17:114  %tmp = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln647, i32 19)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="20" op_0_bw="1">
<![CDATA[
branch17:115  %zext_ln78 = zext i1 %tmp to i20

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
branch17:116  %add_ln78 = add i20 %p_Result_s, %zext_ln78

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="40" op_0_bw="40" op_1_bw="20">
<![CDATA[
branch17:117  %mrv = insertvalue { i20, i20 } undef, i20 %trunc_ln647, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="40" op_0_bw="40" op_1_bw="20">
<![CDATA[
branch17:118  %mrv_1 = insertvalue { i20, i20 } %mrv, i20 %add_ln78, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="40">
<![CDATA[
branch17:119  ret { i20, i20 } %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln142"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
