#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 10 10:55:32 2021
# Process ID: 16192
# Current directory: E:/CMC/HLS2018/ug871-design-files/Introduction/lab2/fir_prj/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/fir/xsim_script.tcl}
# Log file: E:/CMC/HLS2018/ug871-design-files/Introduction/lab2/fir_prj/solution1/sim/verilog/xsim.log
# Journal file: E:/CMC/HLS2018/ug871-design-files/Introduction/lab2/fir_prj/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/fir/xsim_script.tcl
source fir.tcl
