
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-96-generic) on Mon Apr 20 15:26:10 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/vivado/HLStools/vivado/ready/Chebyshev'
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project proj/[30C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/ready/Chebyshev/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/ready/Chebyshev/proj/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
/home/vivado/HLStools/vivado/ready/Chebyshev/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csh[15C[2Kvivado_hls> csh[15C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'chebyshev.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 34403 ; free virtual = 44640
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 34403 ; free virtual = 44640
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 34403 ; free virtual = 44640
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-71] chebyshev.cpp:63: function 'operator new[](unsigned long)' has no function body.
ERROR: [SYNCHK 200-41] chebyshev.cpp:63: unsupported pointer reinterpretation from type 'i8*' to type 'i16*'.
ERROR: [SYNCHK 200-42] chebyshev.cpp:89: pointer comparison is not supported.
ERROR: [SYNCHK 200-71] chebyshev.cpp:89: function 'operator delete(void*)' has no function body.
INFO: [SYNCHK 200-10] 4 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
[2Kvivado_hls> [12C[2Kvivado_hls> g[13C[2Kvivado_hls> ge[14C[2Kvivado_hls> ged[15C[2Kvivado_hls> gedi[16C[2Kvivado_hls> gedit[17C[2Kvivado_hls> gedit [18C[2Kvivado_hls> gedit c[19C[2Kvivado_hls> gedit ch[20C[2Kvivado_hls> gedit chebyshev.[28C[2Kvivado_hls> gedit chebyshev.c[29C[2Kvivado_hls> gedit chebyshev.cc[30C[2Kvivado_hls> gedit chebyshev.c[29C[2Kvivado_hls> gedit chebyshev.cpp[31C
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/gedit/libgedit.so)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
[2Kvivado_hls> [12C[2Kvivado_hls> gedit chebyshev.cpp[31C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'chebyshev.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from chebyshev.cpp:1:
chebyshev.cpp:63:9: error: redefinition of 'data_in' with a different type
    int data_in[(1 << 26)];
        ^
chebyshev.cpp:61:21: note: previous definition is here
    unsigned short *data_in, *data_out;
                    ^
chebyshev.cpp:64:9: error: redefinition of 'data_out' with a different type
    int data_out[(1 << 26)];
        ^
chebyshev.cpp:61:31: note: previous definition is here
    unsigned short *data_in, *data_out;
                              ^
2 errors generated.
Failed during preprocessing.
[2Kvivado_hls> [12C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> gedit chebyshev.cpp[31C
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/gedit/libgedit.so)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
[2Kvivado_hls> [12C[2Kvivado_hls> gedit chebyshev.cpp[31C
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/gedit/libgedit.so)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
/usr/bin/gedit: /opt/xilinx/SDx/2019.1/lib/lnx64.o/libxml2.so.2: no version information available (required by /usr/lib/x86_64-linux-gnu/libgtksourceview-3.0.so.1)
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> gedit chebyshev.cpp[31C[2Kvivado_hls> gedit chebyshev.cpp[31C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'chebyshev.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:04:17 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 34399 ; free virtual = 44637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:04:17 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 34399 ; free virtual = 44637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:04:19 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 34399 ; free virtual = 44637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:04:19 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 34399 ; free virtual = 44637
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:04:19 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 34382 ; free virtual = 44620
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:04:19 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 34382 ; free virtual = 44620
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'chebyshev_openmp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'chebyshev_openmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 259.34 seconds; current allocated memory: 96.545 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 96.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'chebyshev_openmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'chebyshev_openmp/idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'chebyshev_openmp' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'chebyshev_openmp'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 97.336 MB.
INFO: [RTMG 210-278] Implementing memory 'chebyshev_openmp_data_in_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'chebyshev_openmp_data_out_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:41 ; elapsed = 00:04:20 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 34377 ; free virtual = 44616
INFO: [VHDL 208-304] Generating VHDL RTL for chebyshev_openmp.
INFO: [VLOG 209-307] Generating Verilog RTL for chebyshev_openmp.
[2Kvivado_hls> [12C
[2Kvivado_hls> [12C
[2Kvivado_hls> [12C[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
chebyshev.cpp
chebyshev.h
CMakeLists.txt
proj
vivado_hls.log
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd p[16C[2Kvivado_hls> cd pr[17C[2Kvivado_hls> cd pro[18C[2Kvivado_hls> cd proj/[20C
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd s[16C[2Kvivado_hls> cd so[17C[2Kvivado_hls> cd sol[18C[2Kvivado_hls> cd sol[18C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
impl
sol.aps
sol_data.json
sol.directive
sol.funcunit
sol.log
syn
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd s[16C[2Kvivado_hls> cd sy[17C[2Kvivado_hls> cd syn/[19C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
report
systemc
verilog
vhdl
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd v[16C[2Kvivado_hls> cd ve[17C[2Kvivado_hls> cd verilog/[23C
[2Kvivado_hls> [12C[2Kvivado_hls> l[13C[2Kvivado_hls> ls[14C
chebyshev_openmp_data_in.v
chebyshev_openmp_data_out.v
chebyshev_openmp.v
[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 363.05 seconds; peak allocated memory: 97.336 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr 20 15:32:12 2020...
