INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:03:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        7.943ns  (logic 2.093ns (26.350%)  route 5.850ns (73.650%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2778, unset)         0.508     0.508    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X25Y79         FDCE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q_reg/Q
                         net (fo=19, routed)          0.344     1.068    lsq2/handshake_lsq_lsq2_core/ldq_alloc_1_q
    SLICE_X27Y79         LUT4 (Prop_lut4_I0_O)        0.043     1.111 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.111    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X27Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.368 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.368    lsq2/handshake_lsq_lsq2_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X27Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.417 r  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.417    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X27Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.562 f  lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_4/O[3]
                         net (fo=5, routed)           0.316     1.878    lsq2/handshake_lsq_lsq2_core/ldq_alloc_5_q_reg_i_4_n_4
    SLICE_X29Y80         LUT3 (Prop_lut3_I1_O)        0.120     1.998 r  lsq2/handshake_lsq_lsq2_core/ldq_head_q[2]_i_10/O
                         net (fo=33, routed)          0.508     2.506    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_ldd_dispatcher/oldest_entry_allocated_per_port_5
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.043     2.549 r  lsq2/handshake_lsq_lsq2_core/dataReg[26]_i_2/O
                         net (fo=1, routed)           0.413     2.962    lsq2/handshake_lsq_lsq2_core/dataReg[26]_i_2_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I4_O)        0.043     3.005 r  lsq2/handshake_lsq_lsq2_core/dataReg[26]_i_1/O
                         net (fo=2, routed)           0.298     3.303    load0/data_tehb/dataReg_reg[31]_0[26]
    SLICE_X39Y79         LUT3 (Prop_lut3_I0_O)        0.043     3.346 r  load0/data_tehb/dataReg[26]_i_2/O
                         net (fo=2, routed)           0.405     3.751    control_merge1/tehb/control/load0_dataOut[26]
    SLICE_X35Y78         LUT6 (Prop_lut6_I3_O)        0.043     3.794 r  control_merge1/tehb/control/ltOp_carry__2_i_20/O
                         net (fo=8, routed)           0.476     4.269    control_merge1/tehb/control/dataReg_reg[26]
    SLICE_X34Y71         LUT4 (Prop_lut4_I2_O)        0.043     4.312 f  control_merge1/tehb/control/ltOp_carry__2_i_25/O
                         net (fo=2, routed)           0.672     4.984    control_merge1/tehb/control/ltOp_carry__2_i_25_n_0
    SLICE_X36Y68         LUT6 (Prop_lut6_I0_O)        0.043     5.027 r  control_merge1/tehb/control/ltOp_carry__2_i_9/O
                         net (fo=5, routed)           0.432     5.459    control_merge1/tehb/control/addf0/ieee2nfloat_0/infinity__0
    SLICE_X34Y70         LUT5 (Prop_lut5_I0_O)        0.043     5.502 r  control_merge1/tehb/control/ltOp_carry__2_i_1__0/O
                         net (fo=1, routed)           0.390     5.892    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X34Y67         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     6.076 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.076    addf0/operator/ltOp_carry__2_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.203 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.402     6.605    control_merge1/tehb/control/CO[0]
    SLICE_X35Y70         LUT2 (Prop_lut2_I0_O)        0.141     6.746 r  control_merge1/tehb/control/i__carry__0_i_3/O
                         net (fo=1, routed)           0.260     7.006    addf0/operator/p_1_in[4]
    SLICE_X35Y68         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.349     7.355 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.247     7.602    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[2]
    SLICE_X32Y67         LUT6 (Prop_lut6_I5_O)        0.118     7.720 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.220     7.939    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X32Y67         LUT4 (Prop_lut4_I0_O)        0.043     7.982 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.469     8.451    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X33Y66         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=2778, unset)         0.483     9.183    addf0/operator/RightShifterComponent/clk
    SLICE_X33Y66         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
    SLICE_X33Y66         FDRE (Setup_fdre_C_R)       -0.295     8.852    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.401    




