#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 19 22:03:52 2024
# Process ID: 28591
# Current directory: /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_clk_wiz_0_0_synth_1
# Command line: vivado -log vid_oe1_clk_wiz_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vid_oe1_clk_wiz_0_0.tcl
# Log file: /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_clk_wiz_0_0_synth_1/vid_oe1_clk_wiz_0_0.vds
# Journal file: /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_clk_wiz_0_0_synth_1/vivado.jou
# Running On: SgoSkzD, OS: Linux, CPU Frequency: 3472.131 MHz, CPU Physical cores: 12, Host memory: 33545 MB
#-----------------------------------------------------------
source vid_oe1_clk_wiz_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sean/Downloads/git/ECE385_FP/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/alottadata/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vid_oe1_clk_wiz_0_0
Command: synth_design -top vid_oe1_clk_wiz_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28773
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2161.754 ; gain = 369.801 ; free physical = 8501 ; free virtual = 13483
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.527; parent = 1046.901; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3788.578; parent = 2167.695; children = 1620.883
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_clk_wiz_0_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'vid_oe1_clk_wiz_0_0_clk_wiz' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 28.875000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 12.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 28.875000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 4 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_clk_wiz_0_0_clk_wiz' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'vid_oe1_clk_wiz_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0.v:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2233.660 ; gain = 441.707 ; free physical = 8419 ; free virtual = 13403
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.527; parent = 1046.901; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3854.547; parent = 2233.664; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2251.473 ; gain = 459.520 ; free physical = 8386 ; free virtual = 13369
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.527; parent = 1046.901; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3872.359; parent = 2251.477; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2251.473 ; gain = 459.520 ; free physical = 8372 ; free virtual = 13355
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.527; parent = 1046.901; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3872.359; parent = 2251.477; children = 1620.883
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.410 ; gain = 0.000 ; free physical = 8364 ; free virtual = 13347
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_clk_wiz_0_0/vid_oe1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vid_oe1_clk_wiz_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vid_oe1_clk_wiz_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_clk_wiz_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_clk_wiz_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.410 ; gain = 0.000 ; free physical = 8005 ; free virtual = 12988
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2324.410 ; gain = 0.000 ; free physical = 8041 ; free virtual = 13025
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 8065 ; free virtual = 13067
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.527; parent = 1046.901; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 8051 ; free virtual = 13055
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.527; parent = 1046.901; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_clk_wiz_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 8038 ; free virtual = 13042
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.527; parent = 1046.901; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 8004 ; free virtual = 13009
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.527; parent = 1046.901; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 8004 ; free virtual = 12991
Synthesis current peak Physical Memory [PSS] (MB): peak = 1185.527; parent = 1046.901; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 7886 ; free virtual = 12973
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.187; parent = 1097.583; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 7881 ; free virtual = 12967
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.187; parent = 1097.603; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 7872 ; free virtual = 12958
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.345; parent = 1097.797; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 7893 ; free virtual = 13020
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.345; parent = 1097.797; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 7895 ; free virtual = 13023
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.345; parent = 1097.797; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 7885 ; free virtual = 13013
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.345; parent = 1097.797; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 7879 ; free virtual = 13007
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.345; parent = 1097.797; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 7860 ; free virtual = 12987
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.345; parent = 1097.797; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 7872 ; free virtual = 13000
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.345; parent = 1097.797; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 7867 ; free virtual = 12994
Synthesis current peak Physical Memory [PSS] (MB): peak = 1236.345; parent = 1097.797; children = 138.626
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3913.281; parent = 2292.398; children = 1620.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2324.410 ; gain = 459.520 ; free physical = 7893 ; free virtual = 13020
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2324.410 ; gain = 532.457 ; free physical = 7889 ; free virtual = 13016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.410 ; gain = 0.000 ; free physical = 7880 ; free virtual = 13008
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2324.410 ; gain = 0.000 ; free physical = 7852 ; free virtual = 12980
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f41dc569
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2324.410 ; gain = 838.551 ; free physical = 8064 ; free virtual = 13192
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_clk_wiz_0_0_synth_1/vid_oe1_clk_wiz_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vid_oe1_clk_wiz_0_0, cache-ID = e4bd190c89a6d2f0
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_clk_wiz_0_0_synth_1/vid_oe1_clk_wiz_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vid_oe1_clk_wiz_0_0_utilization_synth.rpt -pb vid_oe1_clk_wiz_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 22:04:19 2024...
