// Seed: 2426521020
module module_0 (
    input uwire id_0,
    input tri id_1,
    input wand id_2,
    output uwire id_3
    , id_12,
    output wor id_4,
    output wor id_5,
    input uwire id_6,
    input uwire id_7,
    output wire id_8,
    input wor id_9,
    input supply0 id_10
    , id_13
);
  logic id_14 = {id_10, id_0};
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output wand id_2,
    input wor id_3,
    output supply1 id_4,
    input wand id_5,
    output supply0 id_6,
    output tri id_7,
    output tri id_8,
    input uwire id_9,
    output tri id_10,
    output tri0 id_11,
    input supply0 id_12,
    output tri id_13,
    output uwire id_14,
    input wire id_15,
    input supply0 id_16,
    output tri0 id_17,
    input tri1 id_18,
    input supply0 id_19,
    input wire id_20,
    input wand id_21
    , id_24,
    output tri1 id_22
);
  module_0 modCall_1 (
      id_19,
      id_18,
      id_15,
      id_13,
      id_6,
      id_8,
      id_18,
      id_20,
      id_22,
      id_9,
      id_18
  );
endmodule
