// claswp.v

// Generated using ACDS version 19.4 64

`timescale 1 ps / 1 ps
module claswp (
		input  wire        clock,                //      clock.clk
		input  wire        resetn,               //      reset.reset_n
		input  wire        start,                //       call.valid
		output wire        busy,                 //           .stall
		output wire        done,                 //     return.valid
		input  wire        stall,                //           .stall
		output wire [31:0] returndata,           // returndata.data
		input  wire [63:0] n,                    //          n.data
		input  wire [63:0] a,                    //          a.data
		input  wire [63:0] lda,                  //        lda.data
		input  wire [63:0] k1,                   //         k1.data
		input  wire [63:0] k2,                   //         k2.data
		input  wire [63:0] ipiv,                 //       ipiv.data
		input  wire [63:0] incx,                 //       incx.data
		output wire [63:0] avmm_0_rw_address,    //  avmm_0_rw.address
		output wire [7:0]  avmm_0_rw_byteenable, //           .byteenable
		output wire        avmm_0_rw_read,       //           .read
		input  wire [63:0] avmm_0_rw_readdata,   //           .readdata
		output wire        avmm_0_rw_write,      //           .write
		output wire [63:0] avmm_0_rw_writedata   //           .writedata
	);

	claswp_internal claswp_internal_inst (
		.clock                (clock),                //   input,   width = 1,      clock.clk
		.resetn               (resetn),               //   input,   width = 1,      reset.reset_n
		.start                (start),                //   input,   width = 1,       call.valid
		.busy                 (busy),                 //  output,   width = 1,           .stall
		.done                 (done),                 //  output,   width = 1,     return.valid
		.stall                (stall),                //   input,   width = 1,           .stall
		.returndata           (returndata),           //  output,  width = 32, returndata.data
		.n                    (n),                    //   input,  width = 64,          n.data
		.a                    (a),                    //   input,  width = 64,          a.data
		.lda                  (lda),                  //   input,  width = 64,        lda.data
		.k1                   (k1),                   //   input,  width = 64,         k1.data
		.k2                   (k2),                   //   input,  width = 64,         k2.data
		.ipiv                 (ipiv),                 //   input,  width = 64,       ipiv.data
		.incx                 (incx),                 //   input,  width = 64,       incx.data
		.avmm_0_rw_address    (avmm_0_rw_address),    //  output,  width = 64,  avmm_0_rw.address
		.avmm_0_rw_byteenable (avmm_0_rw_byteenable), //  output,   width = 8,           .byteenable
		.avmm_0_rw_read       (avmm_0_rw_read),       //  output,   width = 1,           .read
		.avmm_0_rw_readdata   (avmm_0_rw_readdata),   //   input,  width = 64,           .readdata
		.avmm_0_rw_write      (avmm_0_rw_write),      //  output,   width = 1,           .write
		.avmm_0_rw_writedata  (avmm_0_rw_writedata)   //  output,  width = 64,           .writedata
	);

endmodule
