#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov  4 13:14:12 2022
# Process ID: 15720
# Current directory: C:/CryptoProcessor_2021_22/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18668 C:\CryptoProcessor_2021_22\project_1\project_1.xpr
# Log file: C:/CryptoProcessor_2021_22/project_1/vivado.log
# Journal file: C:/CryptoProcessor_2021_22/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CryptoProcessor_2021_22/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/aikata/CryptEng_class/CE_Assignment3/CryptoProcessor_2021_22/CryptoProcessor_2021_22/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 952.383 ; gain = 70.098
update_compile_order -fileset sources_1
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/CryptoProcessor_2021_22/project_1/project_1.sdk -hwspec C:/CryptoProcessor_2021_22/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/CryptoProcessor_2021_22/project_1/project_1.sdk -hwspec C:/CryptoProcessor_2021_22/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file copy -force C:/CryptoProcessor_2021_22/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper.sysdef C:/CryptoProcessor_2021_22/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/CryptoProcessor_2021_22/project_1/project_1.sdk -hwspec C:/CryptoProcessor_2021_22/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/CryptoProcessor_2021_22/project_1/project_1.sdk -hwspec C:/CryptoProcessor_2021_22/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
INFO: [Vivado 12-4159] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream before doing hardware export.
file mkdir C:/CryptoProcessor_2021_22/project_1/project_1.sdk
file copy -force C:/CryptoProcessor_2021_22/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper.sysdef C:/CryptoProcessor_2021_22/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/CryptoProcessor_2021_22/project_1/project_1.sdk -hwspec C:/CryptoProcessor_2021_22/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/CryptoProcessor_2021_22/project_1/project_1.sdk -hwspec C:/CryptoProcessor_2021_22/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:41]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:48]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:67]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "inc_read_address_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "rst_read_address_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wea_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "read_poly_op_sel_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:74]
CRITICAL WARNING: [HDL 9-806] Syntax error near "en_reg_a". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:75]
CRITICAL WARNING: [HDL 9-806] Syntax error near "mul_start". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "modular_multiplier". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:91]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:101]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:161]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:41]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:48]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:67]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "inc_read_address_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "rst_read_address_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wea_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "read_poly_op_sel_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:74]
CRITICAL WARNING: [HDL 9-806] Syntax error near "en_reg_a". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:75]
CRITICAL WARNING: [HDL 9-806] Syntax error near "mul_start". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "modular_multiplier". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:91]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:101]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:161]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:41]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:48]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:67]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "inc_read_address_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "rst_read_address_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wea_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "read_poly_op_sel_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:74]
CRITICAL WARNING: [HDL 9-806] Syntax error near "en_reg_a". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:75]
CRITICAL WARNING: [HDL 9-806] Syntax error near "mul_start". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "modular_multiplier". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:91]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:101]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:161]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:41]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:48]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:67]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:68]
CRITICAL WARNING: [HDL 9-806] Syntax error near "inc_read_address_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "rst_read_address_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:70]
CRITICAL WARNING: [HDL 9-806] Syntax error near "wea_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "read_poly_op_sel_reg". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:72]
CRITICAL WARNING: [HDL 9-806] Syntax error near "[". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:74]
CRITICAL WARNING: [HDL 9-806] Syntax error near "en_reg_a". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:75]
CRITICAL WARNING: [HDL 9-806] Syntax error near "mul_start". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "modular_multiplier". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:81]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:91]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:101]
CRITICAL WARNING: [HDL 9-806] Syntax error near "always". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endmodule". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:161]
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- tugraz.at:user:AXI_Slave8Ports_new:1.0 - AXI_Slave8Ports_new_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:ComputeCoreWrapper:1.0 - ComputeCoreWrapper_0
Successfully read diagram <cryptoprocessor> from BD file <C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd>
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
Wrote  : <C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ui/bd_2914acb1.ui> 
upgrade_ip: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1063.664 ; gain = 65.281
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1063.664 ; gain = 65.281
set_property top polymul [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-927] Following properties on pin /ComputeCoreWrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=cryptoprocessor_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
VHDL Output written to : C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/synth/cryptoprocessor.v
VHDL Output written to : C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/sim/cryptoprocessor.v
VHDL Output written to : C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hdl/cryptoprocessor_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Slave8Ports_new_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ComputeCoreWrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_auto_pc_0/cryptoprocessor_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hw_handoff/cryptoprocessor.hwh
Generated Block Design Tcl file C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hw_handoff/cryptoprocessor_bd.tcl
Generated Hardware Definition File C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/synth/cryptoprocessor.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cryptoprocessor_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 4.967 MB.
[Fri Nov  4 20:53:27 2022] Launched cryptoprocessor_ComputeCoreWrapper_0_0_synth_1...
Run output will be captured here: C:/CryptoProcessor_2021_22/project_1/project_1.runs/cryptoprocessor_ComputeCoreWrapper_0_0_synth_1/runme.log
[Fri Nov  4 20:53:27 2022] Launched synth_1...
Run output will be captured here: C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1184.309 ; gain = 120.645
reset_run cryptoprocessor_ComputeCoreWrapper_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Nov  4 20:56:23 2022] Launched cryptoprocessor_ComputeCoreWrapper_0_0_synth_1...
Run output will be captured here: C:/CryptoProcessor_2021_22/project_1/project_1.runs/cryptoprocessor_ComputeCoreWrapper_0_0_synth_1/runme.log
[Fri Nov  4 20:56:23 2022] Launched synth_1...
Run output will be captured here: C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1194.582 ; gain = 0.000
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
update_compile_order -fileset sources_1
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
update_compile_order -fileset sources_1
set_property top cryptoprocessor_wrapper [current_fileset]
set_property top polynomial_multiplication [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v [current_fileset]
update_compile_order -fileset sources_1
set_property top cryptoprocessor_wrapper [current_fileset]
update_compile_order -fileset sources_1
set_property top polynomial_multiplication [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Nov  4 21:05:30 2022] Launched synth_1...
Run output will be captured here: C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1212.062 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v w ]
add_files -fileset sim_1 C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/dummy_memory_module.v w ]
add_files -fileset sim_1 C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/dummy_memory_module.v
update_compile_order -fileset sim_1
set_property top tb_polmul [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_polmul_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_polmul_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov  4 22:11:36 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov  4 22:11:36 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1218.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_polmul_behav -key {Behavioral:sim_1:Functional:tb_polmul} -tclbatch {tb_polmul.tcl} -view {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg
WARNING: Simulation object /tb/CORE/BR/clka was not found in the design.
WARNING: Simulation object /tb/CORE/BR/wea was not found in the design.
WARNING: Simulation object /tb/CORE/BR/addra was not found in the design.
WARNING: Simulation object /tb/CORE/BR/dina was not found in the design.
WARNING: Simulation object /tb/CORE/BR/clkb was not found in the design.
WARNING: Simulation object /tb/CORE/BR/addrb was not found in the design.
WARNING: Simulation object /tb/CORE/BR/doutb was not found in the design.
WARNING: Simulation object /tb/CORE/poly_as/clk was not found in the design.
WARNING: Simulation object /tb/CORE/command_in was not found in the design.
WARNING: Simulation object /tb/CORE/INS was not found in the design.
WARNING: Simulation object /tb/CORE/OP1 was not found in the design.
WARNING: Simulation object /tb/CORE/OP2 was not found in the design.
WARNING: Simulation object /tb/CORE/OP3 was not found in the design.
WARNING: Simulation object /tb/CORE/op2_sel was not found in the design.
WARNING: Simulation object /tb/CORE/poly_as/rst was not found in the design.
WARNING: Simulation object /tb/CORE/poly_as/add_or_sub was not found in the design.
WARNING: Simulation object /tb/CORE/poly_as/op2_sel was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/rd_done was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/multi_1_1_1/S1_reg was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/clk was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/rst was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/op2_sel was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/read_address was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/write_address was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/wea was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/doutb was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/done was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/out was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/state was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/nextstate was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/addr was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/addr_reg was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/write_address_reg was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/coeff_in was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/b_1 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/b_2 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/b_3 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/b_4 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/b_5 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/b_6 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/b_7 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/b_8 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_1_1_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/multi_1_1_1/A was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/multi_1_1_1/B was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/multi_1_1_2/demux_1/A was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_2_1_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_3_1_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_4_1_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_5_1_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_6_1_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_7_1_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_8_1_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_1_2_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_2_2_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_3_2_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_4_2_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_5_2_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_6_2_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_7_2_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_8_2_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_1_3_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_2_3_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_3_3_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_4_3_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_5_3_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_6_3_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_7_3_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_8_3_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_1_4_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_2_4_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_3_4_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_4_4_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_5_4_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_6_4_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_7_4_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_8_4_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_1_5_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_2_5_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_3_5_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_4_5_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_5_5_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_6_5_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_7_5_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_8_5_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_1_6_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_2_6_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_3_6_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_4_6_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_5_6_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_6_6_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_7_6_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_8_6_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_1_7_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_2_7_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_3_7_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_4_7_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_5_7_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_6_7_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_7_7_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_8_7_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_1_8_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_2_8_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_3_8_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_4_8_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_5_8_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_6_8_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_7_8_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/m_8_8_o was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_1 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_2 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_3 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_4 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_5 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_6 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_7 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_8 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_9 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_10 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_11 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_12 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_13 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_14 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_15 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_16 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_17 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_18 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_19 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_20 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_21 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_22 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_23 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_24 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_25 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_26 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_27 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_28 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_29 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_30 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_31 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_32 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_33 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_34 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_35 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_36 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_37 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_38 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_39 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_40 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_41 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_42 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_43 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_44 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_45 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_46 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_47 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_48 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_49 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_50 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_51 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_52 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_53 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_54 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_55 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_56 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_57 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_58 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_59 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_60 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_61 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_62 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_63 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_64 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_65 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_66 was not found in the design.
WARNING: Simulation object /tb/CORE/poly_mult/acc_reg_67 was not found in the design.
source tb_polmul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_polmul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 1247.984 ; gain = 29.668
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20us
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
save_wave_config {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1255.230 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.230 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1255.230 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1255.230 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.230 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1255.230 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1255.230 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.230 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1255.230 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1255.230 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.230 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1255.230 ; gain = 0.000
current_wave_config {tb_behav.wcfg}
C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg
add_wave {{/tb_polmul/bram_wea}} {{/tb_polmul/bram_addra}} {{/tb_polmul/bram_addrb}} {{/tb_polmul/bram_dina}} {{/tb_polmul/bram_doutb}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10us
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
current_wave_config {tb_behav.wcfg}
C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg
add_wave {{/tb_polmul/mult_read_poly_op_sel}} {{/tb_polmul/mult_read_address}} {{/tb_polmul/mult_write_address}} {{/tb_polmul/mult_wea}} {{/tb_polmul/mult_done}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10us
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
save_wave_config {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1255.230 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.230 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1255.230 ; gain = 0.000
current_wave_config {tb_behav.wcfg}
C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg
add_wave {{/tb_polmul/pmult/read_address}} {{/tb_polmul/pmult/read_poly_op_sel}} {{/tb_polmul/pmult/data64_in}} {{/tb_polmul/pmult/write_address}} {{/tb_polmul/pmult/wea}} {{/tb_polmul/pmult/data64_out}} {{/tb_polmul/pmult/done}} {{/tb_polmul/pmult/state}} {{/tb_polmul/pmult/nextstate}} {{/tb_polmul/pmult/read_address_reg}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5us
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
current_wave_config {tb_behav.wcfg}
C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg
add_wave {{/tb_polmul/pmult/mult1/clk}} {{/tb_polmul/pmult/mult1/mul_ina}} {{/tb_polmul/pmult/mult1/mul_inb}} {{/tb_polmul/pmult/mult1/mul_start}} {{/tb_polmul/pmult/mult1/mul_out}} {{/tb_polmul/pmult/mult1/mul_done}} {{/tb_polmul/pmult/mult1/int_mul_result}} {{/tb_polmul/pmult/mult1/r1}} {{/tb_polmul/pmult/mult1/r2}} {{/tb_polmul/pmult/mult1/done_r1}} {{/tb_polmul/pmult/mult1/done_r2}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3us
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1275.320 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1275.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1275.320 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1275.320 ; gain = 0.000
save_wave_config {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1287.922 ; gain = 0.000
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1287.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_polmul_behav -key {Behavioral:sim_1:Functional:tb_polmul} -tclbatch {tb_polmul.tcl} -view {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg
source tb_polmul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_polmul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1287.922 ; gain = 0.000
run 3us
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
export_ip_user_files -of_objects  [get_files C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/integer_mult.v] -no_script -reset -force -quiet
remove_files  C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/integer_mult.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.133 ; gain = 0.324
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1370.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_polmul_behav -key {Behavioral:sim_1:Functional:tb_polmul} -tclbatch {tb_polmul.tcl} -view {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg
source tb_polmul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_polmul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1370.605 ; gain = 0.000
run 2us
CRITICAL WARNING: [HDL 9-806] Syntax error near "assign". [C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v:95]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1373.875 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1373.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_polmul_behav -key {Behavioral:sim_1:Functional:tb_polmul} -tclbatch {tb_polmul.tcl} -view {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg
WARNING: Simulation object /tb_polmul/pmult/mult1/clk was not found in the design.
WARNING: Simulation object /tb_polmul/pmult/mult1/mul_ina was not found in the design.
WARNING: Simulation object /tb_polmul/pmult/mult1/mul_inb was not found in the design.
WARNING: Simulation object /tb_polmul/pmult/mult1/mul_start was not found in the design.
WARNING: Simulation object /tb_polmul/pmult/mult1/mul_out was not found in the design.
WARNING: Simulation object /tb_polmul/pmult/mult1/mul_done was not found in the design.
WARNING: Simulation object /tb_polmul/pmult/mult1/int_mul_result was not found in the design.
WARNING: Simulation object /tb_polmul/pmult/mult1/r1 was not found in the design.
WARNING: Simulation object /tb_polmul/pmult/mult1/r2 was not found in the design.
WARNING: Simulation object /tb_polmul/pmult/mult1/done_r1 was not found in the design.
WARNING: Simulation object /tb_polmul/pmult/mult1/done_r2 was not found in the design.
source tb_polmul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_polmul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1373.875 ; gain = 0.000
run 2us
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
export_ip_user_files -of_objects  [get_files C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/dummy_memory_module.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/dummy_memory_module.v
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Nov  5 10:59:59 2022] Launched synth_1...
Run output will be captured here: C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1385.125 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1

update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
update_compile_order -fileset sources_1
set_property top polynomial_addsub [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_addsub.v [current_fileset]
update_compile_order -fileset sources_1
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
set_property top polynomial_multiplication [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Sat Nov  5 11:04:02 2022] Launched synth_1...
Run output will be captured here: C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1385.383 ; gain = 0.000
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Nov  5 13:13:47 2022] Launched synth_1...
Run output will be captured here: C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1385.453 ; gain = 0.000
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Nov  5 13:18:23 2022] Launched synth_1...
Run output will be captured here: C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1385.969 ; gain = 0.000
update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Nov  5 13:24:33 2022] Launched synth_1...
Run output will be captured here: C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1386.004 ; gain = 0.000
save_wave_config {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1386.004 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1386.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_polmul_behav -key {Behavioral:sim_1:Functional:tb_polmul} -tclbatch {tb_polmul.tcl} -view {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg
source tb_polmul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_polmul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1386.004 ; gain = 0.000
run 2us
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb_polmul/pmult/read_address}} 
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb_polmul/pmult/read_poly_op_sel}} 
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb_polmul/pmult/data64_in}} 
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb_polmul/pmult/mul_ina}} {{/tb_polmul/pmult/mul_inb}} {{/tb_polmul/pmult/mul_out}} {{/tb_polmul/pmult/mul_start}} {{/tb_polmul/pmult/last_result_write}} {{/tb_polmul/pmult/mul_done}} 
save_wave_config {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2us
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
save_wave_config {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1392.883 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1392.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_polmul_behav -key {Behavioral:sim_1:Functional:tb_polmul} -tclbatch {tb_polmul.tcl} -view {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg
source tb_polmul.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 325000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_3 collision detected at time: 395000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_3 collision detected at time: 465000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_3 collision detected at time: 535000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_3 collision detected at time: 605000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_3 collision detected at time: 675000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_3 collision detected at time: 745000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_3 collision detected at time: 815000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_3 collision detected at time: 885000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_3 collision detected at time: 955000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_polmul_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1392.883 ; gain = 0.000
run 2us
blk_mem_gen_v8_4_3 collision detected at time: 1025000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 1095000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 1165000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 1235000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 1305000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 1375000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 1445000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 1515000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 1585000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 1655000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 1725000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 1795000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 1865000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 1935000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
blk_mem_gen_v8_4_3 collision detected at time: 2005000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 19, B read address: 19
blk_mem_gen_v8_4_3 collision detected at time: 2075000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1a, B read address: 1a
blk_mem_gen_v8_4_3 collision detected at time: 2145000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1b, B read address: 1b
blk_mem_gen_v8_4_3 collision detected at time: 2215000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1c, B read address: 1c
blk_mem_gen_v8_4_3 collision detected at time: 2285000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1d, B read address: 1d
blk_mem_gen_v8_4_3 collision detected at time: 2355000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1e, B read address: 1e
blk_mem_gen_v8_4_3 collision detected at time: 2425000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1f, B read address: 1f
blk_mem_gen_v8_4_3 collision detected at time: 2495000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 20, B read address: 20
blk_mem_gen_v8_4_3 collision detected at time: 2565000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 21, B read address: 21
blk_mem_gen_v8_4_3 collision detected at time: 2635000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 22, B read address: 22
blk_mem_gen_v8_4_3 collision detected at time: 2705000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 23, B read address: 23
blk_mem_gen_v8_4_3 collision detected at time: 2775000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 24, B read address: 24
blk_mem_gen_v8_4_3 collision detected at time: 2845000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 25, B read address: 25
blk_mem_gen_v8_4_3 collision detected at time: 2915000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 26, B read address: 26
blk_mem_gen_v8_4_3 collision detected at time: 2985000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 27, B read address: 27
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb_polmul/pmult/read_address}} 
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb_polmul/pmult/read_poly_op_sel}} {{/tb_polmul/pmult/data64_in}} {{/tb_polmul/pmult/write_address}} {{/tb_polmul/pmult/wea}} {{/tb_polmul/pmult/data64_out}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2us
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 325000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_3 collision detected at time: 395000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_3 collision detected at time: 465000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_3 collision detected at time: 535000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_3 collision detected at time: 605000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_3 collision detected at time: 675000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_3 collision detected at time: 745000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_3 collision detected at time: 815000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_3 collision detected at time: 885000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_3 collision detected at time: 955000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 1025000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 1095000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 1165000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 1235000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 1305000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 1375000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 1445000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 1515000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 1585000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 1655000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 1725000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 1795000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 1865000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 1935000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb_polmul/pmult/state}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2us
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 325000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_3 collision detected at time: 395000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_3 collision detected at time: 465000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_3 collision detected at time: 535000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_3 collision detected at time: 605000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_3 collision detected at time: 675000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_3 collision detected at time: 745000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_3 collision detected at time: 815000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_3 collision detected at time: 885000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_3 collision detected at time: 955000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
blk_mem_gen_v8_4_3 collision detected at time: 1025000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: b, B read address: b
blk_mem_gen_v8_4_3 collision detected at time: 1095000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: c, B read address: c
blk_mem_gen_v8_4_3 collision detected at time: 1165000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: d, B read address: d
blk_mem_gen_v8_4_3 collision detected at time: 1235000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: e, B read address: e
blk_mem_gen_v8_4_3 collision detected at time: 1305000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: f, B read address: f
blk_mem_gen_v8_4_3 collision detected at time: 1375000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 10, B read address: 10
blk_mem_gen_v8_4_3 collision detected at time: 1445000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 11, B read address: 11
blk_mem_gen_v8_4_3 collision detected at time: 1515000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 12, B read address: 12
blk_mem_gen_v8_4_3 collision detected at time: 1585000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 13, B read address: 13
blk_mem_gen_v8_4_3 collision detected at time: 1655000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 14, B read address: 14
blk_mem_gen_v8_4_3 collision detected at time: 1725000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 15, B read address: 15
blk_mem_gen_v8_4_3 collision detected at time: 1795000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 16, B read address: 16
blk_mem_gen_v8_4_3 collision detected at time: 1865000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 17, B read address: 17
blk_mem_gen_v8_4_3 collision detected at time: 1935000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 18, B read address: 18
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1392.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1392.883 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 255000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
blk_mem_gen_v8_4_3 collision detected at time: 325000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 1, B read address: 1
blk_mem_gen_v8_4_3 collision detected at time: 395000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 2, B read address: 2
blk_mem_gen_v8_4_3 collision detected at time: 465000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 3, B read address: 3
blk_mem_gen_v8_4_3 collision detected at time: 535000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 4, B read address: 4
blk_mem_gen_v8_4_3 collision detected at time: 605000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 5, B read address: 5
blk_mem_gen_v8_4_3 collision detected at time: 675000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 6, B read address: 6
blk_mem_gen_v8_4_3 collision detected at time: 745000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 7, B read address: 7
blk_mem_gen_v8_4_3 collision detected at time: 815000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 8, B read address: 8
blk_mem_gen_v8_4_3 collision detected at time: 885000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 9, B read address: 9
blk_mem_gen_v8_4_3 collision detected at time: 955000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: a, B read address: a
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1392.883 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1392.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1392.883 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 1392.883 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1392.883 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_polmul' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_5 -L processing_system7_vip_v1_0_7 -L xilinx_vip -prj tb_polmul_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/ip/BRAM64_1024_1/sim/BRAM64_1024.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM64_1024
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/new/polynomial_64_multiplication.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modular_multiplier
INFO: [VRFC 10-311] analyzing module polynomial_multiplication
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sim_1/new/tb_polmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_polmul
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CryptoProcessor_2021_22/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5622309cf07a428893ca36aaeb3cc5d4 --incr --debug typical --rangecheck --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_polmul_behav xil_defaultlib.tb_polmul xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.modular_multiplier
Compiling module xil_defaultlib.polynomial_multiplication
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.BRAM64_1024
Compiling module xil_defaultlib.tb_polmul
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_polmul_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1392.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1392.883 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1392.883 ; gain = 0.000
run 3us
current_wave_config {tb_behav.wcfg}
tb_behav.wcfg
add_wave {{/tb_polmul/pmult/Mult/mul_ina}} {{/tb_polmul/pmult/Mult/mul_inb}} {{/tb_polmul/pmult/Mult/mul_start}} {{/tb_polmul/pmult/Mult/mul_out}} {{/tb_polmul/pmult/Mult/mul_done}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3us
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
save_wave_config {C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg}
run 10us
run 10us
current_wave_config {tb_behav.wcfg}
C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg
add_wave {{/tb_polmul/pmult/done}} 
current_wave_config {tb_behav.wcfg}
C:/CryptoProcessor_2021_22/project_1/tb_behav.wcfg
add_wave {{/tb_polmul/BR/wea}} {{/tb_polmul/BR/addra}} {{/tb_polmul/BR/dina}} {{/tb_polmul/BR/clkb}} {{/tb_polmul/BR/addrb}} {{/tb_polmul/BR/doutb}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30us
Block Memory Generator module tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_4_3 collision detected at time: 115000, Instance: tb_polmul.BR.inst.native_mem_module.blk_mem_gen_v8_4_3_inst, A write address: 0, B read address: 0
set_property top cryptoprocessor_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1

launch_runs impl_3 -to_step write_bitstream -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-927] Following properties on pin /ComputeCoreWrapper_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=cryptoprocessor_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
VHDL Output written to : C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/synth/cryptoprocessor.v
VHDL Output written to : C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/sim/cryptoprocessor.v
VHDL Output written to : C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hdl/cryptoprocessor_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Slave8Ports_new_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ComputeCoreWrapper_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/ip/cryptoprocessor_auto_pc_0/cryptoprocessor_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hw_handoff/cryptoprocessor.hwh
Generated Block Design Tcl file C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/hw_handoff/cryptoprocessor_bd.tcl
Generated Hardware Definition File C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/synth/cryptoprocessor.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP cryptoprocessor_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 4.967 MB.
[Sat Nov  5 20:24:48 2022] Launched cryptoprocessor_ComputeCoreWrapper_0_0_synth_1, synth_1...
Run output will be captured here:
cryptoprocessor_ComputeCoreWrapper_0_0_synth_1: C:/CryptoProcessor_2021_22/project_1/project_1.runs/cryptoprocessor_ComputeCoreWrapper_0_0_synth_1/runme.log
synth_1: C:/CryptoProcessor_2021_22/project_1/project_1.runs/synth_1/runme.log
[Sat Nov  5 20:24:48 2022] Launched impl_3...
Run output will be captured here: C:/CryptoProcessor_2021_22/project_1/project_1.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1444.734 ; gain = 26.668
file copy -force C:/CryptoProcessor_2021_22/project_1/project_1.runs/impl_3/cryptoprocessor_wrapper.sysdef C:/CryptoProcessor_2021_22/project_1/project_1.sdk/cryptoprocessor_wrapper.hdf

update_module_reference cryptoprocessor_ComputeCoreWrapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXI_Slave8Ports_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CryptoProcessor_2021_22/ip_repo/AXIslave_1.0'.
Upgrading 'C:/CryptoProcessor_2021_22/project_1/project_1.srcs/sources_1/bd/cryptoprocessor/cryptoprocessor.bd'
INFO: [IP_Flow 19-3420] Updated cryptoprocessor_ComputeCoreWrapper_0_0 to use current project options
Wrote  : <C:\CryptoProcessor_2021_22\project_1\project_1.srcs\sources_1\bd\cryptoprocessor\cryptoprocessor.bd> 
