
---------- Begin Simulation Statistics ----------
final_tick                               5479567232000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43219                       # Simulator instruction rate (inst/s)
host_mem_usage                                4544132                       # Number of bytes of host memory used
host_op_rate                                    77560                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 47432.51                       # Real time elapsed on the host
host_tick_rate                               82707274                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3678885925                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.923013                       # Number of seconds simulated
sim_ticks                                3923013318000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     63131368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     126221102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           58                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     84201491                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted   1043579756                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    280353844                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    569464774                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    289110930                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups    1124781997                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      47496388                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     39387591                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      2117483012                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1360927318                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     84201498                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        255668228                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     79188294                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts   3627564638                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1749224775                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   7252634915                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.241185                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.084211                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   6720357579     92.66%     92.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    190989634      2.63%     95.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     52676894      0.73%     96.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3    112433566      1.55%     97.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32283449      0.45%     98.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     39340061      0.54%     98.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     21317864      0.29%     98.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4047574      0.06%     98.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     79188294      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   7252634915                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1517455                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1743711707                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           368401121                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      3172259      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1306730757     74.70%     74.88% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        52880      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     74.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    368401121     21.06%     95.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     70867758      4.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1749224775                       # Class of committed instruction
system.switch_cpus_1.commit.refs            439268879                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1749224775                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.846027                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.846027                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   6494726236                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   6519974693                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      369633764                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       711020498                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     84518766                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    186127359                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         789077559                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            92157893                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         162147177                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses             1309892                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches        1124781997                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       476212994                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          7230114943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     14049673                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           4556434612                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          163                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     169037532                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.143357                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    531392757                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    327850232                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.580731                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   7846026636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.023970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.511572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     6585085103     83.93%     83.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       52781990      0.67%     84.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       84263033      1.07%     85.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       65012079      0.83%     86.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       87039724      1.11%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5      111156281      1.42%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       32110135      0.41%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7      107473476      1.37%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      721104815      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   7846026636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts    116102215                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      493180430                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.559241                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs         1222433006                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        162147177                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    3714701899                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts   1027007745                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      7557112                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    281182190                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   5370636527                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts   1060285829                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    173164032                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   4387818860                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     32324674                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    527937506                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     84518766                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    582384674                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     41201428                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     17733821                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       211255                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       382254                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    658606606                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    210314428                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       382254                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    103912643                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect     12189572                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      4280008784                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3947548257                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.670035                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2867754395                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.503127                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3985723720                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     5603109910                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    3267754049                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.127453                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.127453                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     36865141      0.81%      0.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   3253910443     71.34%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        91601      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     72.15% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead   1093342019     23.97%     96.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    176773689      3.88%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   4560982893                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         110698308                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.024271                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      49941318     45.11%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     45.11% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     57599539     52.03%     97.15% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3157451      2.85%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   4634816060                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads  17152806177                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3947548257                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   8992379635                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       5370636527                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      4560982893                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined   3621411659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     74115448                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   4958619200                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   7846026636                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.581311                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.503269                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   6418890127     81.81%     81.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    402198735      5.13%     86.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    248654808      3.17%     90.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3    208013406      2.65%     92.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    185804462      2.37%     95.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    146816696      1.87%     97.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    132009598      1.68%     98.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     61035024      0.78%     99.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     42603780      0.54%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   7846026636                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.581311                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         476213049                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  59                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads    101834580                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores    102549283                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads   1027007745                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    281182190                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    2446346166                       # number of misc regfile reads
system.switch_cpus_1.numCycles             7846026636                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    5523242905                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2122994459                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    411188974                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      461486690                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    645531238                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     58417996                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  15602081847                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   6057520056                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   7108138266                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       766717535                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     47879641                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     84518766                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles   1010060728                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     4985143686                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   8460390892                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       973110091                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads        12550236034                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes       11352515132                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests          188                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           79                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    124835315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6575234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    228986352                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6575313                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests    104834407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      9022180                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests    194877236                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        9022180                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           61925174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     15880402                       # Transaction distribution
system.membus.trans_dist::CleanEvict         47208640                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            42138                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1164748                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1164748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      61925174                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port    189311024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total    189311024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              189311024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   5054100736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   5054100736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5054100736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          63132060                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                63132060    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            63132060                       # Request fanout histogram
system.membus.reqLayer2.occupancy        206313544000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy       344970203250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 5479567232000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 5479567232000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          99866059                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     41277178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        88201001                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        20684278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       20684278                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4284978                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4284978                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      99866059                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    353821655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             353821667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   8263681920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8263682432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        25327146                       # Total snoops (count)
system.tol2bus.snoopTraffic                1043723584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        150162461                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043790                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.204630                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              143586960     95.62%     95.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6575422      4.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     79      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          150162461                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139462177000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      166568688500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     14108019                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14108020                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     14108019                       # number of overall hits
system.l2.overall_hits::total                14108020                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     90043014                       # number of demand (read+write) misses
system.l2.demand_misses::total               90043017                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     90043014                       # number of overall misses
system.l2.overall_misses::total              90043017                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       285000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 7990601327000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7990601612000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       285000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 7990601327000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7990601612000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data    104151033                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            104151037                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data    104151033                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           104151037                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.864543                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.864543                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.864543                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.864543                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst        95000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 88742.046407                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88742.046615                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst        95000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 88742.046407                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88742.046615                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            16306633                       # number of writebacks
system.l2.writebacks::total                  16306633                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     90043014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          90043017                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     90043014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         90043017                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       255000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 7090171187000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 7090171442000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       255000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 7090171187000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7090171442000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.750000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.864543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.864543                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.750000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.864543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.864543                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        85000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78742.046407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78742.046615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        85000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78742.046407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78742.046615                       # average overall mshr miss latency
system.l2.replacements                       16306637                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24968997                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24968997                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24968997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24968997                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            4                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                4                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            4                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            4                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     73738279                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      73738279                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      5894975                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              5894975                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data     14789303                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           14789303                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data     20684278                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         20684278                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.715002                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.715002                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data     14789303                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      14789303                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data 244888078500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 244888078500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.715002                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.715002                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16558.459753                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16558.459753                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data      2767369                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2767369                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1517609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1517609                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 124549846000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  124549846000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      4284978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4284978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.354170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.354170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82069.786091                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82069.786091                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1517609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1517609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 109373756000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 109373756000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.354170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.354170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72069.786091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72069.786091                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data     11340650                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           11340651                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     88525405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         88525408                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       285000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 7866051481000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 7866051766000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     99866055                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       99866059                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.750000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.886441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.886441                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        95000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 88856.430321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88856.430529                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     88525405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     88525408                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       255000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 6980797431000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 6980797686000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.750000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.886441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.886441                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        85000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 78856.430321                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78856.430529                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4055.533780                       # Cycle average of tags in use
system.l2.tags.total_refs                    50421073                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24973015                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.019022                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4055.533780                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.990121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990121                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4034                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984863                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1856858313                       # Number of tag accesses
system.l2.tags.data_accesses               1856858313                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data     26953095                       # number of demand (read+write) hits
system.l3.demand_hits::total                 26953095                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data     26953095                       # number of overall hits
system.l3.overall_hits::total                26953095                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     63089919                       # number of demand (read+write) misses
system.l3.demand_misses::total               63089922                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     63089919                       # number of overall misses
system.l3.overall_misses::total              63089922                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       237000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 6210541916000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     6210542153000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       237000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 6210541916000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    6210542153000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     90043014                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             90043017                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     90043014                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            90043017                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.700664                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.700664                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.700664                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.700664                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        79000                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 98439.529079                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 98439.528155                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        79000                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 98439.529079                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 98439.528155                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks            15880402                       # number of writebacks
system.l3.writebacks::total                  15880402                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     63089919                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          63089922                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     63089919                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         63089922                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       207000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 5579642710032                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 5579642917032                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       207000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 5579642710032                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 5579642917032                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.700664                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.700664                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.700664                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.700664                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        69000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 88439.528826                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 88439.527902                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        69000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 88439.528826                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 88439.527902                       # average overall mshr miss latency
system.l3.replacements                       65836431                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks     16306633                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total         16306633                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks     16306633                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total     16306633                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks      6273243                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       6273243                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data     14747165                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             14747165                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data        42138                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total              42138                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data     14789303                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         14789303                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.002849                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.002849                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data        42138                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total         42138                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    794890500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total    794890500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.002849                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.002849                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18863.982629                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18863.982629                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       352861                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                352861                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      1164748                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1164748                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  95848682000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   95848682000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1517609                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1517609                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.767489                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.767489                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 82291.347141                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 82291.347141                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1164748                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1164748                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  84201202000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  84201202000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.767489                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.767489                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 72291.347141                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 72291.347141                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data     26600234                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total           26600234                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     61925171                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         61925174                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       237000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 6114693234000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 6114693471000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     88525405                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       88525408                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.699519                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.699519                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        79000                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 98743.259570                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 98743.258614                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     61925171                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     61925174                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       207000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 5495441508032                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 5495441715032                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.699519                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.699519                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        69000                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 88743.259313                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 88743.258356                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                   188656001                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  65869199                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.864100                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     165.530599                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data    11.378795                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.000100                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32591.090505                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.005052                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000347                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.994601                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1137                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        13176                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        18302                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                3183872207                       # Number of tag accesses
system.l3.tags.data_accesses               3183872207                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          88525408                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     32187035                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict       123694312                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        14789303                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       14789303                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1517609                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1517609                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      88525408                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side    299709556                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   6806377600                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        65836431                       # Total snoops (count)
system.tol3bus.snoopTraffic                1016345728                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples        170668751                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.052864                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.223761                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0              161646571     94.71%     94.71% # Request fanout histogram
system.tol3bus.snoop_fanout::1                9022180      5.29%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total          170668751                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy       113745251000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy      142459177000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   4037754816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4037755008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1016345728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1016345728                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     63089919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            63089922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     15880402                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           15880402                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst           49                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1029248307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1029248356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst           49                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               49                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      259072719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            259072719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      259072719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst           49                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1029248307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1288321075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  15880402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  63077142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000825540750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       984129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       984129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           131173820                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           14926880                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    63089922                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   15880402                       # Number of write requests accepted
system.mem_ctrls.readBursts                  63089922                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 15880402                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12777                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3937051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3916666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3950337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3978204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3989360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3965337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3951287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3931734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3938615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           3985004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3977721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3954405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          3903101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          3902929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3917010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3878384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1006191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            990716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1004165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1022340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            982819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            979004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            984479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            979096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            982985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            993506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           993515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           990273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1001503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           985582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1002110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           982098                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1780548390500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               315385725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2963244859250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28228.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46978.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 20441414                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1053114                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 32.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 6.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              63089922                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             15880402                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                28417518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                22758031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10196040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1705556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  47817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  59302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 722677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 943378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 985518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 996954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1005067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1003636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1002951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1004900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1007002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1006650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1009308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1018593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1046348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1025392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1006267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 986014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     57462986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.939751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.607907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    86.016443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     46226586     80.45%     80.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9893126     17.22%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       683698      1.19%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       134291      0.23%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        92662      0.16%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        74393      0.13%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        64069      0.11%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        53295      0.09%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       240866      0.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     57462986                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       984129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.094363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     62.112054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         765963     77.83%     77.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       140055     14.23%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        37050      3.76%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        18532      1.88%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         9644      0.98%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         5321      0.54%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         3051      0.31%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         1807      0.18%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         1078      0.11%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          650      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          397      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          249      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          159      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           74      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           38      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           28      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        984129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       984129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.136484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.128062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.544984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           919126     93.39%     93.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11688      1.19%     94.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            39795      4.04%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11351      1.15%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1900      0.19%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              233      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               30      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        984129                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4036937280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  817728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1016344448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4037755008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1016345728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1029.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       259.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1029.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    259.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3923031664500                       # Total gap between requests
system.mem_ctrls.avgGap                      49677.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   4036937088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1016344448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 48.941969969626                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1029039863.177951097488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 259072392.983397960663                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     63089919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     15880402                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        83750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 2963244775500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 96651302010000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     27916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     46968.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6086199.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         205116206400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         109021826430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        224604186660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        41402805840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     309678988320.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1680659888970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      91144575840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2661628478460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        678.465318                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 221577112500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 130997880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3570438325500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         205169606460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         109050205440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        225766628640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        41492788200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     309678988320.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1683638060880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      88636641600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2663432919540                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        678.925281                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 215163948000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 130997880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3576851490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625093                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035102                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    476212989                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1836873184                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625093                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035102                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    476212989                       # number of overall hits
system.cpu.icache.overall_hits::total      1836873184                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1086                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1091                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1086                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::total          1091                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       342000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       342000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       342000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       342000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    476212994                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1836874275                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    476212994                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1836874275                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        68400                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   313.473877                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        68400                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   313.473877                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          581                       # number of writebacks
system.cpu.icache.writebacks::total               581                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       301500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       301500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       301500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       301500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        75375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        75375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        75375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        75375                       # average overall mshr miss latency
system.cpu.icache.replacements                    581                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625093                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035102                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    476212989                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1836873184                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1086                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1091                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       342000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       342000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    476212994                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1836874275                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        68400                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   313.473877                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       301500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       301500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        75375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        75375                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.803760                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1836874274                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1090                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1685205.755963                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.921192                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.882568                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990080                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.003677                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993757                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7347498190                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7347498190                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317878711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594344                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    502107653                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        835580708                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317878711                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594344                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    502107653                       # number of overall hits
system.cpu.dcache.overall_hits::total       835580708                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65290463                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6137823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    295247034                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      366675320                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65290463                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6137823                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    295247034                       # number of overall misses
system.cpu.dcache.overall_misses::total     366675320                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 408665254500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 20905057020616                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 21313722275116                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 408665254500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 20905057020616                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 21313722275116                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169174                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732167                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    797354687                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1202256028                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169174                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732167                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    797354687                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1202256028                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170396                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282430                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.370283                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.304989                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170396                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282430                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.370283                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.304989                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66581.466181                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70805.307465                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58126.961681                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66581.466181                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70805.307465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58126.961681                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1700997285                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      8320596                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          44416508                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           72576                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.296511                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   114.646660                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     38656014                       # number of writebacks
system.cpu.dcache.writebacks::total          38656014                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    170419881                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    170419881                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    170419881                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    170419881                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6137823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data    124827153                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    130964976                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6137823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data    124827153                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    130964976                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 402527431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 8761530069117                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 9164057500617                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 402527431500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 8761530069117                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 9164057500617                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.156552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.108933                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.156552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.108933                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65581.466181                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 70189.296628                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69973.345397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65581.466181                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 70189.296628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69973.345397                       # average overall mshr miss latency
system.cpu.dcache.replacements              164091722                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231980023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404047                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    456209152                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       701593222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843085                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4898100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data    270277778                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     328018963                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 377611913500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 20262423934500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 20640035848000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302147                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    726486930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1029612185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185529                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267624                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.372034                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.318585                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77093.549233                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 74968.886027                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62923.300712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data    170401288                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total    170401288                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4898100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     99876490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total    104774590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 372713813500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 8144000769000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 8516714582500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.137479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.101761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 76093.549233                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 81540.718632                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81286.069289                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85898688                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2190297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     45898501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      133987486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12447378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1239723                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     24969256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     38656357                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  31053341000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 642633086116                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 673686427116                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346066                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430020                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     70867757                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    172643843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126567                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361433                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.352336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.223908                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25048.612472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25736.973745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17427.571541                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        18593                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18593                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1239723                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data     24950663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     26190386                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29813618000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 617529300117                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 647342918117                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361433                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.352074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.151702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 24048.612472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24750.015666                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24716.814717                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.998649                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1042008308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         164092234                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.350138                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   100.004167                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    45.436771                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   366.557711                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.195321                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.088744                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.715933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4973116346                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4973116346                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 5479567232000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247824000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 4409319408000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
