<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file buttoninput_impl1.ncd.
Design name: Key_Table
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Nov 17 15:39:42 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o buttonInput_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml buttonInput_impl1.ncd buttonInput_impl1.prf 
Design file:     buttoninput_impl1.ncd
Preference file: buttoninput_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "apa" 118.203000 MHz (722 errors)</FONT></A></LI>
</FONT>            1329 items scored, 722 timing errors detected.
Warning:  11.086MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_c" 238.493000 MHz (82 errors)</FONT></A></LI>
</FONT>            201 items scored, 82 timing errors detected.
Warning: 124.394MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "apa" 118.203000 MHz ;
            1329 items scored, 722 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.715ns (weighted slack = -81.742ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        key_out_i7  (to apa +)
                   FF                        key_out_i6

   Delay:               3.908ns  (24.2% logic, 75.8% route), 2 logic levels.

 Constraint Details:

      3.908ns physical path delay SLICE_30 to SLICE_73 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
      0.074ns delay constraint less
     -3.401ns skew and
      0.282ns CE_SET requirement (totaling 3.193ns) by 0.715ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C17C.CLK to     R16C17C.Q0 SLICE_30 (from clk_c)
ROUTE        13     1.029     R16C17C.Q0 to     R16C17C.B1 num_cnt_0
CTOF_DEL    ---     0.495     R16C17C.B1 to     R16C17C.F1 SLICE_30
ROUTE         2     1.932     R16C17C.F1 to     R15C17A.CE key_out_15__N_55 (to apa)
                  --------
                    3.908   (24.2% logic, 75.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        11     3.044       C1.PADDI to    R16C17C.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        11     3.044       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.452     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     2.949      R2C16B.Q0 to    R15C17A.CLK apa
                  --------
                    7.577   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 0.681ns (weighted slack = -77.855ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        key_out_i7  (to apa +)
                   FF                        key_out_i6

   Delay:               3.874ns  (24.4% logic, 75.6% route), 2 logic levels.

 Constraint Details:

      3.874ns physical path delay SLICE_31 to SLICE_73 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
      0.074ns delay constraint less
     -3.401ns skew and
      0.282ns CE_SET requirement (totaling 3.193ns) by 0.681ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C17D.CLK to     R17C17D.Q0 SLICE_31 (from clk_c)
ROUTE        12     0.995     R17C17D.Q0 to     R16C17C.A1 num_cnt_1
CTOF_DEL    ---     0.495     R16C17C.A1 to     R16C17C.F1 SLICE_30
ROUTE         2     1.932     R16C17C.F1 to     R15C17A.CE key_out_15__N_55 (to apa)
                  --------
                    3.874   (24.4% logic, 75.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        11     3.044       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        11     3.044       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.452     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     2.949      R2C16B.Q0 to    R15C17A.CLK apa
                  --------
                    7.577   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 0.369ns (weighted slack = -42.186ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        key_out_i7  (to apa +)
                   FF                        key_out_i6

   Delay:               3.562ns  (26.6% logic, 73.4% route), 2 logic levels.

 Constraint Details:

      3.562ns physical path delay SLICE_31 to SLICE_73 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
      0.074ns delay constraint less
     -3.401ns skew and
      0.282ns CE_SET requirement (totaling 3.193ns) by 0.369ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C17D.CLK to     R17C17D.Q1 SLICE_31 (from clk_c)
ROUTE         9     0.683     R17C17D.Q1 to     R16C17C.D1 num_cnt_2
CTOF_DEL    ---     0.495     R16C17C.D1 to     R16C17C.F1 SLICE_30
ROUTE         2     1.932     R16C17C.F1 to     R15C17A.CE key_out_15__N_55 (to apa)
                  --------
                    3.562   (26.6% logic, 73.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        11     3.044       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        11     3.044       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.452     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     2.949      R2C16B.Q0 to    R15C17A.CLK apa
                  --------
                    7.577   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 0.037ns (weighted slack = -4.230ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        a_to_g_i0_i2  (to apa +)
                   FF                        a_to_g_i0_i1

   Delay:               3.230ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.230ns physical path delay SLICE_31 to SLICE_15 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
      0.074ns delay constraint less
     -3.401ns skew and
      0.282ns CE_SET requirement (totaling 3.193ns) by 0.037ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C17D.CLK to     R17C17D.Q1 SLICE_31 (from clk_c)
ROUTE         9     1.197     R17C17D.Q1 to     R18C17A.C0 num_cnt_2
CTOF_DEL    ---     0.495     R18C17A.C0 to     R18C17A.F0 SLICE_72
ROUTE         4     1.086     R18C17A.F0 to     R18C18B.CE a_to_g_6__N_78 (to apa)
                  --------
                    3.230   (29.3% logic, 70.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        11     3.044       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

      Destination Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk
ROUTE        11     3.044       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.452     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     2.949      R2C16B.Q0 to    R18C18B.CLK apa
                  --------
                    7.577   (20.9% logic, 79.1% route), 2 logic levels.


Error: The following path exceeds requirements by 3.588ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i14  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i7  (to apa +)

   Delay:              11.882ns  (33.0% logic, 67.0% route), 8 logic levels.

 Constraint Details:

     11.882ns physical path delay SLICE_71 to SLICE_18 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 3.588ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17D.CLK to     R15C17D.Q0 SLICE_71 (from apa)
ROUTE        11     1.633     R15C17D.Q0 to     R15C18D.C0 key_out_14
CTOF_DEL    ---     0.495     R15C18D.C0 to     R15C18D.F0 SLICE_35
ROUTE         3     2.170     R15C18D.F0 to     R15C18D.A1 n2006
CTOF_DEL    ---     0.495     R15C18D.A1 to     R15C18D.F1 SLICE_35
ROUTE         1     0.626     R15C18D.F1 to     R15C18A.D0 n4_adj_2
CTOF_DEL    ---     0.495     R15C18A.D0 to     R15C18A.F0 SLICE_69
ROUTE         1     1.023     R15C18A.F0 to     R17C18B.B1 n2026
CTOF_DEL    ---     0.495     R17C18B.B1 to     R17C18B.F1 SLICE_51
ROUTE         3     1.102     R17C18B.F1 to     R15C17C.C1 n1188
CTOF_DEL    ---     0.495     R15C17C.C1 to     R15C17C.F1 SLICE_34
ROUTE         3     0.453     R15C17C.F1 to     R15C17C.C0 n10
CTOF_DEL    ---     0.495     R15C17C.C0 to     R15C17C.F0 SLICE_34
ROUTE         1     0.958     R15C17C.F0 to     R18C17D.D0 n2120
CTOF_DEL    ---     0.495     R18C17D.D0 to     R18C17D.F0 SLICE_18
ROUTE         1     0.000     R18C17D.F0 to    R18C17D.DI0 a_to_g_6_N_71_6 (to apa)
                  --------
                   11.882   (33.0% logic, 67.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16B.Q0 to    R15C17D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16B.Q0 to    R18C17D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.513ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i2  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i6  (to apa +)

   Delay:              11.807ns  (33.2% logic, 66.8% route), 8 logic levels.

 Constraint Details:

     11.807ns physical path delay SLICE_81 to SLICE_17 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 3.513ns

 Physical Path Details:

      Data path SLICE_81 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C17D.CLK to     R16C17D.Q0 SLICE_81 (from apa)
ROUTE        10     1.634     R16C17D.Q0 to     R16C18D.C0 key_out_2
CTOF_DEL    ---     0.495     R16C18D.C0 to     R16C18D.F0 SLICE_41
ROUTE         5     1.104     R16C18D.F0 to     R17C20A.D1 n2272
CTOF_DEL    ---     0.495     R17C20A.D1 to     R17C20A.F1 SLICE_50
ROUTE         3     1.066     R17C20A.F1 to     R17C18C.D1 n2040
CTOF_DEL    ---     0.495     R17C18C.D1 to     R17C18C.F1 SLICE_44
ROUTE         3     1.088     R17C18C.F1 to     R15C17B.D0 n2041
CTOF_DEL    ---     0.495     R15C17B.D0 to     R15C17B.F0 SLICE_42
ROUTE         1     0.436     R15C17B.F0 to     R15C17B.C1 n2256
CTOF_DEL    ---     0.495     R15C17B.C1 to     R15C17B.F1 SLICE_42
ROUTE         2     1.476     R15C17B.F1 to     R17C18B.D0 n10_adj_10
CTOF_DEL    ---     0.495     R17C18B.D0 to     R17C18B.F0 SLICE_51
ROUTE         2     1.086     R17C18B.F0 to     R18C17B.C1 n1947
CTOF_DEL    ---     0.495     R18C17B.C1 to     R18C17B.F1 SLICE_17
ROUTE         1     0.000     R18C17B.F1 to    R18C17B.DI1 a_to_g_6_N_71_5 (to apa)
                  --------
                   11.807   (33.2% logic, 66.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16B.Q0 to    R16C17D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16B.Q0 to    R18C17B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.513ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i2  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i5  (to apa +)

   Delay:              11.807ns  (33.2% logic, 66.8% route), 8 logic levels.

 Constraint Details:

     11.807ns physical path delay SLICE_81 to SLICE_17 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 3.513ns

 Physical Path Details:

      Data path SLICE_81 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C17D.CLK to     R16C17D.Q0 SLICE_81 (from apa)
ROUTE        10     1.634     R16C17D.Q0 to     R16C18D.C0 key_out_2
CTOF_DEL    ---     0.495     R16C18D.C0 to     R16C18D.F0 SLICE_41
ROUTE         5     1.104     R16C18D.F0 to     R17C20A.D1 n2272
CTOF_DEL    ---     0.495     R17C20A.D1 to     R17C20A.F1 SLICE_50
ROUTE         3     1.066     R17C20A.F1 to     R17C18C.D1 n2040
CTOF_DEL    ---     0.495     R17C18C.D1 to     R17C18C.F1 SLICE_44
ROUTE         3     1.088     R17C18C.F1 to     R15C17B.D0 n2041
CTOF_DEL    ---     0.495     R15C17B.D0 to     R15C17B.F0 SLICE_42
ROUTE         1     0.436     R15C17B.F0 to     R15C17B.C1 n2256
CTOF_DEL    ---     0.495     R15C17B.C1 to     R15C17B.F1 SLICE_42
ROUTE         2     1.476     R15C17B.F1 to     R17C18B.D0 n10_adj_10
CTOF_DEL    ---     0.495     R17C18B.D0 to     R17C18B.F0 SLICE_51
ROUTE         2     1.086     R17C18B.F0 to     R18C17B.C0 n1947
CTOF_DEL    ---     0.495     R18C17B.C0 to     R18C17B.F0 SLICE_17
ROUTE         1     0.000     R18C17B.F0 to    R18C17B.DI0 a_to_g_6_N_71_4 (to apa)
                  --------
                   11.807   (33.2% logic, 66.8% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16B.Q0 to    R16C17D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16B.Q0 to    R18C17B.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.390ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i9  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i4  (to apa +)

   Delay:              11.684ns  (29.3% logic, 70.7% route), 7 logic levels.

 Constraint Details:

     11.684ns physical path delay SLICE_34 to SLICE_16 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 3.390ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C17C.CLK to     R15C17C.Q1 SLICE_34 (from apa)
ROUTE        12     2.043     R15C17C.Q1 to     R16C17A.D1 key_out_9
CTOF_DEL    ---     0.495     R16C17A.D1 to     R16C17A.F1 SLICE_46
ROUTE         2     1.786     R16C17A.F1 to     R17C20B.C1 n2265
CTOF_DEL    ---     0.495     R17C20B.C1 to     R17C20B.F1 SLICE_63
ROUTE         1     1.004     R17C20B.F1 to     R17C20B.B0 n2037
CTOF_DEL    ---     0.495     R17C20B.B0 to     R17C20B.F0 SLICE_63
ROUTE         1     1.383     R17C20B.F0 to     R17C19C.A1 n26
CTOF_DEL    ---     0.495     R17C19C.A1 to     R17C19C.F1 SLICE_57
ROUTE         1     0.967     R17C19C.F1 to     R17C19C.A0 n8
CTOF_DEL    ---     0.495     R17C19C.A0 to     R17C19C.F0 SLICE_57
ROUTE         1     1.079     R17C19C.F0 to     R18C17C.C1 n34
CTOF_DEL    ---     0.495     R18C17C.C1 to     R18C17C.F1 SLICE_16
ROUTE         1     0.000     R18C17C.F1 to    R18C17C.DI1 a_to_g_6_N_71_3 (to apa)
                  --------
                   11.684   (29.3% logic, 70.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16B.Q0 to    R15C17C.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16B.Q0 to    R18C17C.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.371ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i10  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i7  (to apa +)

   Delay:              11.665ns  (33.6% logic, 66.4% route), 8 logic levels.

 Constraint Details:

     11.665ns physical path delay SLICE_45 to SLICE_18 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 3.371ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C16A.CLK to     R15C16A.Q0 SLICE_45 (from apa)
ROUTE        11     2.610     R15C16A.Q0 to     R16C17D.A1 key_out_10
CTOF_DEL    ---     0.495     R16C17D.A1 to     R16C17D.F1 SLICE_81
ROUTE         2     1.093     R16C17D.F1 to     R15C18B.C1 n2147
CTOF_DEL    ---     0.495     R15C18B.C1 to     R15C18B.F1 SLICE_64
ROUTE         1     0.766     R15C18B.F1 to     R16C18B.C1 n71
CTOF_DEL    ---     0.495     R16C18B.C1 to     R16C18B.F1 SLICE_76
ROUTE         1     0.766     R16C18B.F1 to     R17C18B.C1 n4
CTOF_DEL    ---     0.495     R17C18B.C1 to     R17C18B.F1 SLICE_51
ROUTE         3     1.102     R17C18B.F1 to     R15C17C.C1 n1188
CTOF_DEL    ---     0.495     R15C17C.C1 to     R15C17C.F1 SLICE_34
ROUTE         3     0.453     R15C17C.F1 to     R15C17C.C0 n10
CTOF_DEL    ---     0.495     R15C17C.C0 to     R15C17C.F0 SLICE_34
ROUTE         1     0.958     R15C17C.F0 to     R18C17D.D0 n2120
CTOF_DEL    ---     0.495     R18C17D.D0 to     R18C17D.F0 SLICE_18
ROUTE         1     0.000     R18C17D.F0 to    R18C17D.DI0 a_to_g_6_N_71_6 (to apa)
                  --------
                   11.665   (33.6% logic, 66.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16B.Q0 to    R15C16A.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16B.Q0 to    R18C17D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.369ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              key_out_i2  (from apa +)
   Destination:    FF         Data in        a_to_g_i0_i7  (to apa +)

   Delay:              11.663ns  (33.6% logic, 66.4% route), 8 logic levels.

 Constraint Details:

     11.663ns physical path delay SLICE_81 to SLICE_18 exceeds
      8.460ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 8.294ns) by 3.369ns

 Physical Path Details:

      Data path SLICE_81 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C17D.CLK to     R16C17D.Q0 SLICE_81 (from apa)
ROUTE        10     1.634     R16C17D.Q0 to     R16C18D.C0 key_out_2
CTOF_DEL    ---     0.495     R16C18D.C0 to     R16C18D.F0 SLICE_41
ROUTE         5     1.879     R16C18D.F0 to     R17C19D.B1 n2272
CTOF_DEL    ---     0.495     R17C19D.B1 to     R17C19D.F1 SLICE_58
ROUTE         2     0.753     R17C19D.F1 to     R18C19D.C1 n2014
CTOF_DEL    ---     0.495     R18C19D.C1 to     R18C19D.F1 SLICE_77
ROUTE         2     0.967     R18C19D.F1 to     R17C18B.D1 n718
CTOF_DEL    ---     0.495     R17C18B.D1 to     R17C18B.F1 SLICE_51
ROUTE         3     1.102     R17C18B.F1 to     R15C17C.C1 n1188
CTOF_DEL    ---     0.495     R15C17C.C1 to     R15C17C.F1 SLICE_34
ROUTE         3     0.453     R15C17C.F1 to     R15C17C.C0 n10
CTOF_DEL    ---     0.495     R15C17C.C0 to     R15C17C.F0 SLICE_34
ROUTE         1     0.958     R15C17C.F0 to     R18C17D.D0 n2120
CTOF_DEL    ---     0.495     R18C17D.D0 to     R18C17D.F0 SLICE_18
ROUTE         1     0.000     R18C17D.F0 to    R18C17D.DI0 a_to_g_6_N_71_6 (to apa)
                  --------
                   11.663   (33.6% logic, 66.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_19 to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16B.Q0 to    R16C17D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_19 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.949      R2C16B.Q0 to    R18C17D.CLK apa
                  --------
                    2.949   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  11.086MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_c" 238.493000 MHz ;
            201 items scored, 82 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.846ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i9  (from clk_c +)
   Destination:    FF         Data in        apa_77  (to clk_c +)

   Delay:               7.757ns  (25.0% logic, 75.0% route), 4 logic levels.

 Constraint Details:

      7.757ns physical path delay SLICE_2 to SLICE_19 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.911ns) by 3.846ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17B.CLK to     R14C17B.Q0 SLICE_2 (from clk_c)
ROUTE         2     1.884     R14C17B.Q0 to     R15C16D.B1 clk_cnt_9
CTOF_DEL    ---     0.495     R15C16D.B1 to     R15C16D.F1 SLICE_49
ROUTE         2     0.976     R15C16D.F1 to     R15C16D.A0 n1791
CTOF_DEL    ---     0.495     R15C16D.A0 to     R15C16D.F0 SLICE_49
ROUTE         1     0.958     R15C16D.F0 to     R16C17B.D0 n18
CTOF_DEL    ---     0.495     R16C17B.D0 to     R16C17B.F0 SLICE_48
ROUTE         1     2.002     R16C17B.F0 to      R2C16B.CE clk_c_enable_1 (to clk_c)
                  --------
                    7.757   (25.0% logic, 75.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R14C17B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to     R2C16B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i3  (from clk_c +)
   Destination:    FF         Data in        num_cnt__i0  (to clk_c +)

   Delay:               7.197ns  (33.8% logic, 66.2% route), 5 logic levels.

 Constraint Details:

      7.197ns physical path delay SLICE_7 to SLICE_30 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 3.278ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16C.CLK to     R14C16C.Q0 SLICE_7 (from clk_c)
ROUTE         3     1.483     R14C16C.Q0 to     R15C17D.D1 clk_cnt_3
CTOF_DEL    ---     0.495     R15C17D.D1 to     R15C17D.F1 SLICE_71
ROUTE         1     1.001     R15C17D.F1 to     R15C16C.B1 n14
CTOF_DEL    ---     0.495     R15C16C.B1 to     R15C16C.F1 SLICE_61
ROUTE         1     0.315     R15C16C.F1 to     R15C16B.D1 n1844
CTOF_DEL    ---     0.495     R15C16B.D1 to     R15C16B.F1 SLICE_47
ROUTE         4     0.461     R15C16B.F1 to     R15C16B.C0 apa_N_10
CTOF_DEL    ---     0.495     R15C16B.C0 to     R15C16B.F0 SLICE_47
ROUTE         2     1.505     R15C16B.F0 to    R16C17C.LSR n359 (to clk_c)
                  --------
                    7.197   (33.8% logic, 66.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R14C16C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R16C17C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i3  (from clk_c +)
   Destination:    FF         Data in        num_cnt__i2  (to clk_c +)
                   FF                        num_cnt__i1

   Delay:               7.197ns  (33.8% logic, 66.2% route), 5 logic levels.

 Constraint Details:

      7.197ns physical path delay SLICE_7 to SLICE_31 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 3.278ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16C.CLK to     R14C16C.Q0 SLICE_7 (from clk_c)
ROUTE         3     1.483     R14C16C.Q0 to     R15C17D.D1 clk_cnt_3
CTOF_DEL    ---     0.495     R15C17D.D1 to     R15C17D.F1 SLICE_71
ROUTE         1     1.001     R15C17D.F1 to     R15C16C.B1 n14
CTOF_DEL    ---     0.495     R15C16C.B1 to     R15C16C.F1 SLICE_61
ROUTE         1     0.315     R15C16C.F1 to     R15C16B.D1 n1844
CTOF_DEL    ---     0.495     R15C16B.D1 to     R15C16B.F1 SLICE_47
ROUTE         4     0.461     R15C16B.F1 to     R15C16B.C0 apa_N_10
CTOF_DEL    ---     0.495     R15C16B.C0 to     R15C16B.F0 SLICE_47
ROUTE         2     1.505     R15C16B.F0 to    R17C17D.LSR n359 (to clk_c)
                  --------
                    7.197   (33.8% logic, 66.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R14C16C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.268ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i10  (from clk_c +)
   Destination:    FF         Data in        apa_77  (to clk_c +)

   Delay:               7.179ns  (27.0% logic, 73.0% route), 4 logic levels.

 Constraint Details:

      7.179ns physical path delay SLICE_2 to SLICE_19 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.911ns) by 3.268ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C17B.CLK to     R14C17B.Q1 SLICE_2 (from clk_c)
ROUTE         2     1.306     R14C17B.Q1 to     R15C16D.A1 clk_cnt_10
CTOF_DEL    ---     0.495     R15C16D.A1 to     R15C16D.F1 SLICE_49
ROUTE         2     0.976     R15C16D.F1 to     R15C16D.A0 n1791
CTOF_DEL    ---     0.495     R15C16D.A0 to     R15C16D.F0 SLICE_49
ROUTE         1     0.958     R15C16D.F0 to     R16C17B.D0 n18
CTOF_DEL    ---     0.495     R16C17B.D0 to     R16C17B.F0 SLICE_48
ROUTE         1     2.002     R16C17B.F0 to      R2C16B.CE clk_c_enable_1 (to clk_c)
                  --------
                    7.179   (27.0% logic, 73.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R14C17B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to     R2C16B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.221ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i1  (from clk_c +)
   Destination:    FF         Data in        num_cnt__i0  (to clk_c +)

   Delay:               7.140ns  (34.1% logic, 65.9% route), 5 logic levels.

 Constraint Details:

      7.140ns physical path delay SLICE_0 to SLICE_30 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 3.221ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16B.CLK to     R14C16B.Q0 SLICE_0 (from clk_c)
ROUTE         3     1.426     R14C16B.Q0 to     R15C17D.A1 clk_cnt_1
CTOF_DEL    ---     0.495     R15C17D.A1 to     R15C17D.F1 SLICE_71
ROUTE         1     1.001     R15C17D.F1 to     R15C16C.B1 n14
CTOF_DEL    ---     0.495     R15C16C.B1 to     R15C16C.F1 SLICE_61
ROUTE         1     0.315     R15C16C.F1 to     R15C16B.D1 n1844
CTOF_DEL    ---     0.495     R15C16B.D1 to     R15C16B.F1 SLICE_47
ROUTE         4     0.461     R15C16B.F1 to     R15C16B.C0 apa_N_10
CTOF_DEL    ---     0.495     R15C16B.C0 to     R15C16B.F0 SLICE_47
ROUTE         2     1.505     R15C16B.F0 to    R16C17C.LSR n359 (to clk_c)
                  --------
                    7.140   (34.1% logic, 65.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R14C16B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R16C17C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.221ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i1  (from clk_c +)
   Destination:    FF         Data in        num_cnt__i2  (to clk_c +)
                   FF                        num_cnt__i1

   Delay:               7.140ns  (34.1% logic, 65.9% route), 5 logic levels.

 Constraint Details:

      7.140ns physical path delay SLICE_0 to SLICE_31 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 3.221ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16B.CLK to     R14C16B.Q0 SLICE_0 (from clk_c)
ROUTE         3     1.426     R14C16B.Q0 to     R15C17D.A1 clk_cnt_1
CTOF_DEL    ---     0.495     R15C17D.A1 to     R15C17D.F1 SLICE_71
ROUTE         1     1.001     R15C17D.F1 to     R15C16C.B1 n14
CTOF_DEL    ---     0.495     R15C16C.B1 to     R15C16C.F1 SLICE_61
ROUTE         1     0.315     R15C16C.F1 to     R15C16B.D1 n1844
CTOF_DEL    ---     0.495     R15C16B.D1 to     R15C16B.F1 SLICE_47
ROUTE         4     0.461     R15C16B.F1 to     R15C16B.C0 apa_N_10
CTOF_DEL    ---     0.495     R15C16B.C0 to     R15C16B.F0 SLICE_47
ROUTE         2     1.505     R15C16B.F0 to    R17C17D.LSR n359 (to clk_c)
                  --------
                    7.140   (34.1% logic, 65.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R14C16B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i0  (from clk_c +)
   Destination:    FF         Data in        num_cnt__i0  (to clk_c +)

   Delay:               7.064ns  (34.4% logic, 65.6% route), 5 logic levels.

 Constraint Details:

      7.064ns physical path delay SLICE_3 to SLICE_30 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 3.145ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16A.CLK to     R14C16A.Q1 SLICE_3 (from clk_c)
ROUTE         3     1.350     R14C16A.Q1 to     R15C17D.B1 clk_cnt_0
CTOF_DEL    ---     0.495     R15C17D.B1 to     R15C17D.F1 SLICE_71
ROUTE         1     1.001     R15C17D.F1 to     R15C16C.B1 n14
CTOF_DEL    ---     0.495     R15C16C.B1 to     R15C16C.F1 SLICE_61
ROUTE         1     0.315     R15C16C.F1 to     R15C16B.D1 n1844
CTOF_DEL    ---     0.495     R15C16B.D1 to     R15C16B.F1 SLICE_47
ROUTE         4     0.461     R15C16B.F1 to     R15C16B.C0 apa_N_10
CTOF_DEL    ---     0.495     R15C16B.C0 to     R15C16B.F0 SLICE_47
ROUTE         2     1.505     R15C16B.F0 to    R16C17C.LSR n359 (to clk_c)
                  --------
                    7.064   (34.4% logic, 65.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R14C16A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R16C17C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.145ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i0  (from clk_c +)
   Destination:    FF         Data in        num_cnt__i2  (to clk_c +)
                   FF                        num_cnt__i1

   Delay:               7.064ns  (34.4% logic, 65.6% route), 5 logic levels.

 Constraint Details:

      7.064ns physical path delay SLICE_3 to SLICE_31 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 3.145ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16A.CLK to     R14C16A.Q1 SLICE_3 (from clk_c)
ROUTE         3     1.350     R14C16A.Q1 to     R15C17D.B1 clk_cnt_0
CTOF_DEL    ---     0.495     R15C17D.B1 to     R15C17D.F1 SLICE_71
ROUTE         1     1.001     R15C17D.F1 to     R15C16C.B1 n14
CTOF_DEL    ---     0.495     R15C16C.B1 to     R15C16C.F1 SLICE_61
ROUTE         1     0.315     R15C16C.F1 to     R15C16B.D1 n1844
CTOF_DEL    ---     0.495     R15C16B.D1 to     R15C16B.F1 SLICE_47
ROUTE         4     0.461     R15C16B.F1 to     R15C16B.C0 apa_N_10
CTOF_DEL    ---     0.495     R15C16B.C0 to     R15C16B.F0 SLICE_47
ROUTE         2     1.505     R15C16B.F0 to    R17C17D.LSR n359 (to clk_c)
                  --------
                    7.064   (34.4% logic, 65.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R14C16A.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.011ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i6  (from clk_c +)
   Destination:    FF         Data in        apa_77  (to clk_c +)

   Delay:               6.922ns  (28.0% logic, 72.0% route), 4 logic levels.

 Constraint Details:

      6.922ns physical path delay SLICE_6 to SLICE_19 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.911ns) by 3.011ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16D.CLK to     R14C16D.Q1 SLICE_6 (from clk_c)
ROUTE         2     1.049     R14C16D.Q1 to     R15C16D.D1 clk_cnt_6
CTOF_DEL    ---     0.495     R15C16D.D1 to     R15C16D.F1 SLICE_49
ROUTE         2     0.976     R15C16D.F1 to     R15C16D.A0 n1791
CTOF_DEL    ---     0.495     R15C16D.A0 to     R15C16D.F0 SLICE_49
ROUTE         1     0.958     R15C16D.F0 to     R16C17B.D0 n18
CTOF_DEL    ---     0.495     R16C17B.D0 to     R16C17B.F0 SLICE_48
ROUTE         1     2.002     R16C17B.F0 to      R2C16B.CE clk_c_enable_1 (to clk_c)
                  --------
                    6.922   (28.0% logic, 72.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R14C16D.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to     R2C16B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 2.938ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i3  (from clk_c +)
   Destination:    FF         Data in        apa_77  (to clk_c +)

   Delay:               6.857ns  (28.2% logic, 71.8% route), 4 logic levels.

 Constraint Details:

      6.857ns physical path delay SLICE_7 to SLICE_19 exceeds
      4.193ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 3.919ns) by 2.938ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C16C.CLK to     R14C16C.Q0 SLICE_7 (from clk_c)
ROUTE         3     1.483     R14C16C.Q0 to     R15C17D.D1 clk_cnt_3
CTOF_DEL    ---     0.495     R15C17D.D1 to     R15C17D.F1 SLICE_71
ROUTE         1     1.001     R15C17D.F1 to     R15C16C.B1 n14
CTOF_DEL    ---     0.495     R15C16C.B1 to     R15C16C.F1 SLICE_61
ROUTE         1     0.315     R15C16C.F1 to     R15C16B.D1 n1844
CTOF_DEL    ---     0.495     R15C16B.D1 to     R15C16B.F1 SLICE_47
ROUTE         4     2.121     R15C16B.F1 to     R2C16B.LSR apa_N_10 (to clk_c)
                  --------
                    6.857   (28.2% logic, 71.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to    R14C16C.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     3.044       C1.PADDI to     R2C16B.CLK clk_c
                  --------
                    3.044   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 124.394MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "apa" 118.203000 MHz ;    |  118.203 MHz|   11.086 MHz|   2 *
                                        |             |             |
FREQUENCY NET "clk_c" 238.493000 MHz ;  |  238.493 MHz|  124.394 MHz|   4 *
                                        |             |             |
----------------------------------------------------------------------------


2 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n1188">n1188</a>                                   |       3|     318|     39.55%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n1947">n1947</a>                                   |       2|     226|     28.11%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n10">n10</a>                                     |       3|     223|     27.74%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=a_to_g_6_N_71_4">a_to_g_6_N_71_4</a>                         |       1|     138|     17.16%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=a_to_g_6_N_71_5">a_to_g_6_N_71_5</a>                         |       1|     138|     17.16%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n4">n4</a>                                      |       1|     122|     15.17%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n71">n71</a>                                     |       1|     118|     14.68%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2026">n2026</a>                                   |       1|     116|     14.43%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=a_to_g_6_N_71_2">a_to_g_6_N_71_2</a>                         |       1|     112|     13.93%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n4_adj_2">n4_adj_2</a>                                |       1|     111|     13.81%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n1999">n1999</a>                                   |       3|     109|     13.56%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2016">n2016</a>                                   |       2|     101|     12.56%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=a_to_g_6_N_71_6">a_to_g_6_N_71_6</a>                         |       1|     100|     12.44%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=a_to_g_6_N_71_1">a_to_g_6_N_71_1</a>                         |       1|     100|     12.44%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2041">n2041</a>                                   |       3|      98|     12.19%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n2040">n2040</a>                                   |       3|      82|     10.20%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=a_to_g_6_N_71_0">a_to_g_6_N_71_0</a>                         |       1|      81|     10.07%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 11
   Covered under: FREQUENCY NET "clk_c" 238.493000 MHz ;

Clock Domain: apa   Source: SLICE_19.Q0   Loads: 21
   Covered under: FREQUENCY NET "apa" 118.203000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "apa" 118.203000 MHz ;   Transfers: 6


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 804  Score: 1304822
Cumulative negative slack: 1304822

Constraints cover 1537 paths, 2 nets, and 535 connections (93.21% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Tue Nov 17 15:39:42 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o buttonInput_impl1.twr -gui -msgset C:/Users/10352/vhdl-labs/lab1_button_input/promote.xml buttonInput_impl1.ncd buttonInput_impl1.prf 
Design file:     buttoninput_impl1.ncd
Preference file: buttoninput_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_1_0' Target='right'><FONT COLOR=red>FREQUENCY NET "apa" 118.203000 MHz (36 errors)</FONT></A></LI>
</FONT>            1336 items scored, 36 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_c" 238.493000 MHz (0 errors)</A></LI>            201 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "apa" 118.203000 MHz ;
            1336 items scored, 36 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.702ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        a_to_g_i0_i7  (to apa +)

   Delay:               0.522ns  (44.8% logic, 55.2% route), 2 logic levels.

 Constraint Details:

      0.522ns physical path delay SLICE_31 to SLICE_18 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.702ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17D.CLK to     R17C17D.Q0 SLICE_31 (from clk_c)
ROUTE        12     0.142     R17C17D.Q0 to     R18C17A.D0 num_cnt_1
CTOF_DEL    ---     0.101     R18C17A.D0 to     R18C17A.F0 SLICE_72
ROUTE         4     0.146     R18C17A.F0 to     R18C17D.CE a_to_g_6__N_78 (to apa)
                  --------
                    0.522   (44.8% logic, 55.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.154     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     1.094      R2C16B.Q0 to    R18C17D.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.700ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        key_out_i1  (to apa +)
                   FF                        key_out_i0

   Delay:               0.524ns  (44.7% logic, 55.3% route), 2 logic levels.

 Constraint Details:

      0.524ns physical path delay SLICE_31 to SLICE_46 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.700ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17D.CLK to     R17C17D.Q0 SLICE_31 (from clk_c)
ROUTE        12     0.142     R17C17D.Q0 to     R18C17A.D1 num_cnt_1
CTOF_DEL    ---     0.101     R18C17A.D1 to     R18C17A.F1 SLICE_72
ROUTE         2     0.148     R18C17A.F1 to     R16C17A.CE key_out_15__N_60 (to apa)
                  --------
                    0.524   (44.7% logic, 55.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_46:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.154     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     1.094      R2C16B.Q0 to    R16C17A.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.700ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        key_out_i3  (to apa +)
                   FF                        key_out_i2

   Delay:               0.524ns  (44.7% logic, 55.3% route), 2 logic levels.

 Constraint Details:

      0.524ns physical path delay SLICE_31 to SLICE_81 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.700ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17D.CLK to     R17C17D.Q0 SLICE_31 (from clk_c)
ROUTE        12     0.142     R17C17D.Q0 to     R18C17A.D1 num_cnt_1
CTOF_DEL    ---     0.101     R18C17A.D1 to     R18C17A.F1 SLICE_72
ROUTE         2     0.148     R18C17A.F1 to     R16C17D.CE key_out_15__N_60 (to apa)
                  --------
                    0.524   (44.7% logic, 55.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.154     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     1.094      R2C16B.Q0 to    R16C17D.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.699ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i2  (from clk_c +)
   Destination:    FF         Data in        key_out_i5  (to apa +)
                   FF                        key_out_i4

   Delay:               0.525ns  (44.6% logic, 55.4% route), 2 logic levels.

 Constraint Details:

      0.525ns physical path delay SLICE_31 to SLICE_48 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.699ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17D.CLK to     R17C17D.Q1 SLICE_31 (from clk_c)
ROUTE         9     0.146     R17C17D.Q1 to     R16C17C.D1 num_cnt_2
CTOF_DEL    ---     0.101     R16C17C.D1 to     R16C17C.F1 SLICE_30
ROUTE         2     0.145     R16C17C.F1 to     R16C17B.CE key_out_15__N_55 (to apa)
                  --------
                    0.525   (44.6% logic, 55.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.154     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     1.094      R2C16B.Q0 to    R16C17B.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.697ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        a_to_g_i0_i4  (to apa +)
                   FF                        a_to_g_i0_i3

   Delay:               0.527ns  (44.4% logic, 55.6% route), 2 logic levels.

 Constraint Details:

      0.527ns physical path delay SLICE_31 to SLICE_16 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.697ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17D.CLK to     R17C17D.Q0 SLICE_31 (from clk_c)
ROUTE        12     0.142     R17C17D.Q0 to     R18C17A.D0 num_cnt_1
CTOF_DEL    ---     0.101     R18C17A.D0 to     R18C17A.F0 SLICE_72
ROUTE         4     0.151     R18C17A.F0 to     R18C17C.CE a_to_g_6__N_78 (to apa)
                  --------
                    0.527   (44.4% logic, 55.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.154     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     1.094      R2C16B.Q0 to    R18C17C.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.697ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        a_to_g_i0_i6  (to apa +)
                   FF                        a_to_g_i0_i5

   Delay:               0.527ns  (44.4% logic, 55.6% route), 2 logic levels.

 Constraint Details:

      0.527ns physical path delay SLICE_31 to SLICE_17 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.697ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17D.CLK to     R17C17D.Q0 SLICE_31 (from clk_c)
ROUTE        12     0.142     R17C17D.Q0 to     R18C17A.D0 num_cnt_1
CTOF_DEL    ---     0.101     R18C17A.D0 to     R18C17A.F0 SLICE_72
ROUTE         4     0.151     R18C17A.F0 to     R18C17B.CE a_to_g_6__N_78 (to apa)
                  --------
                    0.527   (44.4% logic, 55.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.154     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     1.094      R2C16B.Q0 to    R18C17B.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.628ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i1  (from clk_c +)
   Destination:    FF         Data in        key_out_i5  (to apa +)
                   FF                        key_out_i4

   Delay:               0.596ns  (39.3% logic, 60.7% route), 2 logic levels.

 Constraint Details:

      0.596ns physical path delay SLICE_31 to SLICE_48 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.628ns

 Physical Path Details:

      Data path SLICE_31 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C17D.CLK to     R17C17D.Q0 SLICE_31 (from clk_c)
ROUTE        12     0.217     R17C17D.Q0 to     R16C17C.A1 num_cnt_1
CTOF_DEL    ---     0.101     R16C17C.A1 to     R16C17C.F1 SLICE_30
ROUTE         2     0.145     R16C17C.F1 to     R16C17B.CE key_out_15__N_55 (to apa)
                  --------
                    0.596   (39.3% logic, 60.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R17C17D.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.154     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     1.094      R2C16B.Q0 to    R16C17B.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.625ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        key_out_i9  (to apa +)
                   FF                        key_out_i8

   Delay:               0.599ns  (39.1% logic, 60.9% route), 2 logic levels.

 Constraint Details:

      0.599ns physical path delay SLICE_30 to SLICE_34 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.625ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C17C.CLK to     R16C17C.Q0 SLICE_30 (from clk_c)
ROUTE        13     0.220     R16C17C.Q0 to     R15C17A.A1 num_cnt_0
CTOF_DEL    ---     0.101     R15C17A.A1 to     R15C17A.F1 SLICE_73
ROUTE         2     0.145     R15C17A.F1 to     R15C17C.CE key_out_15__N_50 (to apa)
                  --------
                    0.599   (39.1% logic, 60.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R16C17C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.154     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     1.094      R2C16B.Q0 to    R15C17C.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.623ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        key_out_i11  (to apa +)
                   FF                        key_out_i10

   Delay:               0.601ns  (38.9% logic, 61.1% route), 2 logic levels.

 Constraint Details:

      0.601ns physical path delay SLICE_30 to SLICE_45 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.623ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C17C.CLK to     R16C17C.Q0 SLICE_30 (from clk_c)
ROUTE        13     0.220     R16C17C.Q0 to     R15C17A.A1 num_cnt_0
CTOF_DEL    ---     0.101     R15C17A.A1 to     R15C17A.F1 SLICE_73
ROUTE         2     0.147     R15C17A.F1 to     R15C16A.CE key_out_15__N_50 (to apa)
                  --------
                    0.601   (38.9% logic, 61.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R16C17C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.154     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     1.094      R2C16B.Q0 to    R15C16A.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


Error: The following path exceeds requirements by 0.622ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              num_cnt__i0  (from clk_c +)
   Destination:    FF         Data in        key_out_i13  (to apa +)
                   FF                        key_out_i12

   Delay:               0.602ns  (38.9% logic, 61.1% route), 2 logic levels.

 Constraint Details:

      0.602ns physical path delay SLICE_30 to SLICE_42 exceeds
      (delay constraint based on source clock period of 4.193ns and destination clock period of 8.460ns)
     -0.024ns CE_HLD and
      0.000ns delay constraint less
     -1.248ns skew requirement (totaling 1.224ns) by 0.622ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C17C.CLK to     R16C17C.Q0 SLICE_30 (from clk_c)
ROUTE        13     0.220     R16C17C.Q0 to     R15C17A.A0 num_cnt_0
CTOF_DEL    ---     0.101     R15C17A.A0 to     R15C17A.F0 SLICE_73
ROUTE         2     0.148     R15C17A.F0 to     R15C17B.CE key_out_15__N_45 (to apa)
                  --------
                    0.602   (38.9% logic, 61.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to    R16C17C.CLK clk_c
                  --------
                    1.565   (28.7% logic, 71.3% route), 1 logic levels.

      Destination Clock Path clk to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk
ROUTE        11     1.116       C1.PADDI to     R2C16B.CLK clk_c
REG_DEL     ---     0.154     R2C16B.CLK to      R2C16B.Q0 SLICE_19
ROUTE        21     1.094      R2C16B.Q0 to    R15C17B.CLK apa
                  --------
                    2.813   (21.4% logic, 78.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_c" 238.493000 MHz ;
            201 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i12  (from clk_c +)
   Destination:    FF         Data in        clk_cnt_148__i12  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17C.CLK to     R14C17C.Q1 SLICE_1 (from clk_c)
ROUTE         3     0.132     R14C17C.Q1 to     R14C17C.A1 clk_cnt_12
CTOF_DEL    ---     0.101     R14C17C.A1 to     R14C17C.F1 SLICE_1
ROUTE         1     0.000     R14C17C.F1 to    R14C17C.DI1 n63 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C17C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C17C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i10  (from clk_c +)
   Destination:    FF         Data in        clk_cnt_148__i10  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17B.CLK to     R14C17B.Q1 SLICE_2 (from clk_c)
ROUTE         2     0.132     R14C17B.Q1 to     R14C17B.A1 clk_cnt_10
CTOF_DEL    ---     0.101     R14C17B.A1 to     R14C17B.F1 SLICE_2
ROUTE         1     0.000     R14C17B.F1 to    R14C17B.DI1 n65 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C17B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C17B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i9  (from clk_c +)
   Destination:    FF         Data in        clk_cnt_148__i9  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17B.CLK to     R14C17B.Q0 SLICE_2 (from clk_c)
ROUTE         2     0.132     R14C17B.Q0 to     R14C17B.A0 clk_cnt_9
CTOF_DEL    ---     0.101     R14C17B.A0 to     R14C17B.F0 SLICE_2
ROUTE         1     0.000     R14C17B.F0 to    R14C17B.DI0 n66 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C17B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C17B.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i0  (from clk_c +)
   Destination:    FF         Data in        clk_cnt_148__i0  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16A.CLK to     R14C16A.Q1 SLICE_3 (from clk_c)
ROUTE         3     0.132     R14C16A.Q1 to     R14C16A.A1 clk_cnt_0
CTOF_DEL    ---     0.101     R14C16A.A1 to     R14C16A.F1 SLICE_3
ROUTE         1     0.000     R14C16A.F1 to    R14C16A.DI1 n75 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C16A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C16A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i7  (from clk_c +)
   Destination:    FF         Data in        clk_cnt_148__i7  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17A.CLK to     R14C17A.Q0 SLICE_4 (from clk_c)
ROUTE         3     0.132     R14C17A.Q0 to     R14C17A.A0 clk_cnt_7
CTOF_DEL    ---     0.101     R14C17A.A0 to     R14C17A.F0 SLICE_4
ROUTE         1     0.000     R14C17A.F0 to    R14C17A.DI0 n68_adj_12 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C17A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C17A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i8  (from clk_c +)
   Destination:    FF         Data in        clk_cnt_148__i8  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C17A.CLK to     R14C17A.Q1 SLICE_4 (from clk_c)
ROUTE         3     0.132     R14C17A.Q1 to     R14C17A.A1 clk_cnt_8
CTOF_DEL    ---     0.101     R14C17A.A1 to     R14C17A.F1 SLICE_4
ROUTE         1     0.000     R14C17A.F1 to    R14C17A.DI1 n67 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C17A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C17A.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i6  (from clk_c +)
   Destination:    FF         Data in        clk_cnt_148__i6  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_6 to SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16D.CLK to     R14C16D.Q1 SLICE_6 (from clk_c)
ROUTE         2     0.132     R14C16D.Q1 to     R14C16D.A1 clk_cnt_6
CTOF_DEL    ---     0.101     R14C16D.A1 to     R14C16D.F1 SLICE_6
ROUTE         1     0.000     R14C16D.F1 to    R14C16D.DI1 n69 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C16D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C16D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i5  (from clk_c +)
   Destination:    FF         Data in        clk_cnt_148__i5  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_6 to SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16D.CLK to     R14C16D.Q0 SLICE_6 (from clk_c)
ROUTE         3     0.132     R14C16D.Q0 to     R14C16D.A0 clk_cnt_5
CTOF_DEL    ---     0.101     R14C16D.A0 to     R14C16D.F0 SLICE_6
ROUTE         1     0.000     R14C16D.F0 to    R14C16D.DI0 n70 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C16D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C16D.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i3  (from clk_c +)
   Destination:    FF         Data in        clk_cnt_148__i3  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_7 to SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16C.CLK to     R14C16C.Q0 SLICE_7 (from clk_c)
ROUTE         3     0.132     R14C16C.Q0 to     R14C16C.A0 clk_cnt_3
CTOF_DEL    ---     0.101     R14C16C.A0 to     R14C16C.F0 SLICE_7
ROUTE         1     0.000     R14C16C.F0 to    R14C16C.DI0 n72 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C16C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C16C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_cnt_148__i4  (from clk_c +)
   Destination:    FF         Data in        clk_cnt_148__i4  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_7 to SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C16C.CLK to     R14C16C.Q1 SLICE_7 (from clk_c)
ROUTE         2     0.132     R14C16C.Q1 to     R14C16C.A1 clk_cnt_4
CTOF_DEL    ---     0.101     R14C16C.A1 to     R14C16C.F1 SLICE_7
ROUTE         1     0.000     R14C16C.F1 to    R14C16C.DI1 n71_adj_13 (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C16C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        11     1.116       C1.PADDI to    R14C16C.CLK clk_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "apa" 118.203000 MHz ;    |     0.000 ns|    -0.702 ns|   2 *
                                        |             |             |
FREQUENCY NET "clk_c" 238.493000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=num_cnt_2">num_cnt_2</a>                               |       9|      12|     33.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=num_cnt_0">num_cnt_0</a>                               |      13|      12|     33.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=num_cnt_1">num_cnt_1</a>                               |      12|      12|     33.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=a_to_g_6__N_78">a_to_g_6__N_78</a>                          |       4|      12|     33.33%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=key_out_15__N_60">key_out_15__N_60</a>                        |       2|       6|     16.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=key_out_15__N_50">key_out_15__N_50</a>                        |       2|       6|     16.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=key_out_15__N_55">key_out_15__N_55</a>                        |       2|       6|     16.67%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=key_out_15__N_45">key_out_15__N_45</a>                        |       2|       6|     16.67%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 11
   Covered under: FREQUENCY NET "clk_c" 238.493000 MHz ;

Clock Domain: apa   Source: SLICE_19.Q0   Loads: 21
   Covered under: FREQUENCY NET "apa" 118.203000 MHz ;

   Data transfers from:
   Clock Domain: clk_c   Source: clk.PAD
      Covered under: FREQUENCY NET "apa" 118.203000 MHz ;   Transfers: 6


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 36  Score: 21328
Cumulative negative slack: 21328

Constraints cover 1537 paths, 2 nets, and 535 connections (93.21% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 804 (setup), 36 (hold)
Score: 1304822 (setup), 21328 (hold)
Cumulative negative slack: 1326150 (1304822+21328)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
