<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sccpu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IP_ROM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="alu.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="alu.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cpu_test_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cu_sccu_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cu_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dff32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux2x32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux2x32test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux2x32test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mux2x32test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipe_EX.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pipe_EX.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pipe_EX.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipe_ID.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pipe_ID.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pipe_ID.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipe_IF.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="pipe_IF.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pipe_IF.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="pipe_IF.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="pipe_IF.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pipe_IF.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipe_IF_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pipe_IF_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="pipe_IF_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipe_IF_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipe_MEM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pipe_MEM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pipe_MEM.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipe_WB.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pipe_WB.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pipe_WB.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipe_cpu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pipe_cpu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pipe_cpu.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regfile_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rf_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sccpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sccpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sccpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sccpu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sccpu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sccpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sccpu.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sccpu_cpu.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sccpu_cpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sccpu_cpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sccpu_cpu.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccpu_cpu.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sccpu_cpu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sccpu_cpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sccpu_cpu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sccpu_cpu_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccpu_cpu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sccpu_cpu_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sccpu_cpu_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccpu_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccpu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sccpu_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sccu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sccu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sccu_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sccu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sccu_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shift_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1458829558" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1458829558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460988735" xil_pn:in_ck="342223456206289549" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1460988734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="EX_MEM_reg.v"/>
      <outfile xil_pn:name="ID_EX_reg.v"/>
      <outfile xil_pn:name="IF_ID_reg.v"/>
      <outfile xil_pn:name="IP_RAM.v"/>
      <outfile xil_pn:name="IP_ROM.v"/>
      <outfile xil_pn:name="MEM_WB_reg.v"/>
      <outfile xil_pn:name="addsub32.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="cla32.v"/>
      <outfile xil_pn:name="dff32.v"/>
      <outfile xil_pn:name="mux2x32.v"/>
      <outfile xil_pn:name="mux2x5.v"/>
      <outfile xil_pn:name="mux4x32.v"/>
      <outfile xil_pn:name="pipe_EX.v"/>
      <outfile xil_pn:name="pipe_ID.v"/>
      <outfile xil_pn:name="pipe_IF.v"/>
      <outfile xil_pn:name="pipe_IF_test.v"/>
      <outfile xil_pn:name="pipe_MEM.v"/>
      <outfile xil_pn:name="pipe_WB.v"/>
      <outfile xil_pn:name="pipe_cpu.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="sccpu.v"/>
      <outfile xil_pn:name="sccpu_cpu.v"/>
      <outfile xil_pn:name="sccpu_test.v"/>
      <outfile xil_pn:name="sccu.v"/>
      <outfile xil_pn:name="shift.v"/>
    </transform>
    <transform xil_pn:end_ts="1460976022" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5336082493660470802" xil_pn:start_ts="1460976022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460976022" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8340783861639682512" xil_pn:start_ts="1460976022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458829558" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7493767757682393698" xil_pn:start_ts="1458829558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460988735" xil_pn:in_ck="342223456206289549" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1460988735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="EX_MEM_reg.v"/>
      <outfile xil_pn:name="ID_EX_reg.v"/>
      <outfile xil_pn:name="IF_ID_reg.v"/>
      <outfile xil_pn:name="IP_RAM.v"/>
      <outfile xil_pn:name="IP_ROM.v"/>
      <outfile xil_pn:name="MEM_WB_reg.v"/>
      <outfile xil_pn:name="addsub32.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="cla32.v"/>
      <outfile xil_pn:name="dff32.v"/>
      <outfile xil_pn:name="mux2x32.v"/>
      <outfile xil_pn:name="mux2x5.v"/>
      <outfile xil_pn:name="mux4x32.v"/>
      <outfile xil_pn:name="pipe_EX.v"/>
      <outfile xil_pn:name="pipe_ID.v"/>
      <outfile xil_pn:name="pipe_IF.v"/>
      <outfile xil_pn:name="pipe_IF_test.v"/>
      <outfile xil_pn:name="pipe_MEM.v"/>
      <outfile xil_pn:name="pipe_WB.v"/>
      <outfile xil_pn:name="pipe_cpu.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="sccpu.v"/>
      <outfile xil_pn:name="sccpu_cpu.v"/>
      <outfile xil_pn:name="sccpu_test.v"/>
      <outfile xil_pn:name="sccu.v"/>
      <outfile xil_pn:name="shift.v"/>
    </transform>
    <transform xil_pn:end_ts="1460988739" xil_pn:in_ck="342223456206289549" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3150621156312204669" xil_pn:start_ts="1460988735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="pipe_IF_test_beh.prj"/>
      <outfile xil_pn:name="pipe_IF_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1460988739" xil_pn:in_ck="-1330907594217379843" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5559838782910578193" xil_pn:start_ts="1460988739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="pipe_IF_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1458571823" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1458571823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458730137" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="172103172794734547" xil_pn:start_ts="1458730137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458730137" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7493767757682393698" xil_pn:start_ts="1458730137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458730137" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1458730137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458730137" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5512319958861752597" xil_pn:start_ts="1458730137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458730137" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1458730137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458730137" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-171404238716572756" xil_pn:start_ts="1458730137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1458730478" xil_pn:in_ck="5619571401258703892" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7238337480586996495" xil_pn:start_ts="1458730426">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
