// Seed: 2185969156
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    input tri1 id_5
    , id_24,
    input tri0 id_6,
    input wand id_7,
    output tri0 id_8,
    input tri id_9,
    input tri0 id_10,
    input wand id_11,
    output wor id_12,
    input tri id_13,
    output wand id_14,
    input supply1 id_15,
    input uwire id_16,
    input tri1 id_17,
    output supply1 id_18,
    input supply1 id_19,
    input supply1 id_20,
    input wand id_21,
    input wire id_22
);
  assign id_8 = 1 + -1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  wor   id_3
    , id_8,
    output tri   id_4
    , id_9,
    input  tri1  id_5,
    input  tri0  id_6
    , id_10
);
  assign id_4 = -1;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_6,
      id_6,
      id_1,
      id_5,
      id_5,
      id_4,
      id_5,
      id_2,
      id_0,
      id_4,
      id_2,
      id_4,
      id_3,
      id_2,
      id_6,
      id_4,
      id_2,
      id_0,
      id_1,
      id_3
  );
  assign modCall_1.id_12 = 0;
  wire id_12;
  assign id_8 = {id_5{1}};
endmodule
