// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _aes_HH_
#define _aes_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "aestest.h"
#include "aes_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct aes : public sc_module {
    // Port declarations 25
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<22> > ddr_address0;
    sc_out< sc_logic > ddr_ce0;
    sc_out< sc_logic > ddr_we0;
    sc_out< sc_lv<8> > ddr_d0;
    sc_in< sc_lv<8> > ddr_q0;
    sc_out< sc_logic > interrupt;


    // Module declarations
    aes(sc_module_name name);
    SC_HAS_PROCESS(aes);

    ~aes();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    aes_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* aes_AXILiteS_s_axi_U;
    aestest* grp_aestest_fu_278;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > sourceAddress;
    sc_signal< sc_lv<32> > sourceAddress_in_sig;
    sc_signal< sc_lv<32> > sourceAddress_preg;
    sc_signal< sc_logic > sourceAddress_ap_vld;
    sc_signal< sc_logic > sourceAddress_ap_vld_in_sig;
    sc_signal< sc_logic > sourceAddress_ap_vld_preg;
    sc_signal< sc_lv<128> > key_in_V;
    sc_signal< sc_lv<128> > key_in_V_in_sig;
    sc_signal< sc_lv<128> > key_in_V_preg;
    sc_signal< sc_logic > key_in_V_ap_vld;
    sc_signal< sc_logic > key_in_V_ap_vld_in_sig;
    sc_signal< sc_logic > key_in_V_ap_vld_preg;
    sc_signal< sc_lv<32> > destinationAddress;
    sc_signal< sc_lv<32> > destinationAddress_in_sig;
    sc_signal< sc_lv<32> > destinationAddress_preg;
    sc_signal< sc_logic > destinationAddress_ap_vld;
    sc_signal< sc_logic > destinationAddress_ap_vld_in_sig;
    sc_signal< sc_logic > destinationAddress_ap_vld_preg;
    sc_signal< sc_lv<32> > length_r;
    sc_signal< sc_lv<32> > length_r_in_sig;
    sc_signal< sc_lv<32> > length_r_preg;
    sc_signal< sc_logic > length_r_ap_vld;
    sc_signal< sc_logic > length_r_ap_vld_in_sig;
    sc_signal< sc_logic > length_r_ap_vld_preg;
    sc_signal< sc_lv<1> > ap_return;
    sc_signal< bool > ap_sig_bdd_135;
    sc_signal< sc_lv<32> > iterations_1_fu_346_p2;
    sc_signal< sc_lv<32> > iterations_1_reg_587;
    sc_signal< sc_lv<5> > i_3_fu_362_p2;
    sc_signal< sc_lv<5> > i_3_reg_595;
    sc_signal< sc_lv<22> > ddr_addr_reg_600;
    sc_signal< sc_lv<1> > exitcond3_fu_356_p2;
    sc_signal< sc_lv<7> > tmp_28_fu_391_p2;
    sc_signal< sc_lv<7> > tmp_28_reg_605;
    sc_signal< sc_lv<4> > j_1_fu_407_p2;
    sc_signal< sc_lv<4> > j_1_reg_613;
    sc_signal< sc_lv<7> > i_assign_fu_413_p2;
    sc_signal< sc_lv<7> > i_assign_reg_618;
    sc_signal< sc_lv<1> > exitcond4_fu_401_p2;
    sc_signal< sc_lv<128> > data_V_2_fu_445_p3;
    sc_signal< sc_lv<8> > mask_2_fu_463_p1;
    sc_signal< sc_lv<128> > grp_aestest_fu_278_ap_return;
    sc_signal< sc_lv<128> > encrypted_data_V_reg_633;
    sc_signal< sc_lv<5> > i_2_fu_477_p2;
    sc_signal< sc_lv<32> > sourceAddressLocal_1_fu_540_p2;
    sc_signal< sc_lv<1> > exitcond_fu_471_p2;
    sc_signal< sc_lv<32> > destinationAddressLocal_1_fu_546_p2;
    sc_signal< sc_logic > grp_aestest_fu_278_ap_rst;
    sc_signal< sc_logic > grp_aestest_fu_278_ap_start;
    sc_signal< sc_logic > grp_aestest_fu_278_ap_done;
    sc_signal< sc_logic > grp_aestest_fu_278_ap_idle;
    sc_signal< sc_logic > grp_aestest_fu_278_ap_ready;
    sc_signal< sc_logic > grp_aestest_fu_278_ap_ce;
    sc_signal< sc_lv<128> > grp_aestest_fu_278_inptext_V_read;
    sc_signal< sc_lv<128> > grp_aestest_fu_278_key_V_read;
    sc_signal< sc_lv<32> > iterations_reg_177;
    sc_signal< sc_lv<32> > sourceAddressLocal1_reg_188;
    sc_signal< sc_lv<32> > destinationAddressLocal1_reg_198;
    sc_signal< sc_lv<128> > data_V_reg_208;
    sc_signal< sc_lv<1> > exitcond8_fu_341_p2;
    sc_signal< sc_lv<5> > i_reg_220;
    sc_signal< sc_lv<128> > p_Val2_1_reg_231;
    sc_signal< sc_lv<4> > j_reg_243;
    sc_signal< sc_lv<8> > mask_reg_254;
    sc_signal< sc_lv<5> > i_1_reg_266;
    sc_signal< sc_logic > grp_aestest_fu_278_ap_start_ap_start_reg;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_lv<64> > tmp_26_fu_374_p1;
    sc_signal< sc_lv<64> > tmp_31_fu_535_p1;
    sc_signal< sc_lv<32> > sourceAddress_assign_fu_126;
    sc_signal< sc_lv<32> > destinationAddress_assign_fu_130;
    sc_signal< sc_lv<32> > i_cast5_fu_352_p1;
    sc_signal< sc_lv<32> > tmp_s_fu_368_p2;
    sc_signal< sc_lv<4> > tmp_fu_379_p1;
    sc_signal< sc_lv<7> > tmp_27_fu_383_p3;
    sc_signal< sc_lv<7> > j_cast3_fu_397_p1;
    sc_signal< sc_lv<8> > tmp_32_fu_418_p2;
    sc_signal< sc_lv<32> > i_assign_cast_fu_430_p1;
    sc_signal< sc_lv<1> > tmp_33_fu_424_p2;
    sc_signal< sc_lv<128> > p_Result_2_fu_433_p5;
    sc_signal< sc_lv<7> > mask_1_fu_453_p4;
    sc_signal< sc_lv<4> > tmp_325_fu_483_p1;
    sc_signal< sc_lv<7> > tmp_29_fu_487_p3;
    sc_signal< sc_lv<7> > Hi_assign_fu_495_p2;
    sc_signal< sc_lv<7> > Lo_assign_fu_505_p2;
    sc_signal< sc_lv<32> > Lo_assign_cast_fu_511_p1;
    sc_signal< sc_lv<32> > Hi_assign_cast_fu_501_p1;
    sc_signal< sc_lv<128> > p_Result_s_fu_515_p4;
    sc_signal< sc_lv<32> > i_1_cast2_fu_467_p1;
    sc_signal< sc_lv<32> > tmp_30_fu_529_p2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_st1_fsm_0;
    static const sc_lv<5> ap_ST_st2_fsm_1;
    static const sc_lv<5> ap_ST_st3_fsm_2;
    static const sc_lv<5> ap_ST_st4_fsm_3;
    static const sc_lv<5> ap_ST_st5_fsm_4;
    static const sc_lv<5> ap_ST_st6_fsm_5;
    static const sc_lv<5> ap_ST_st7_fsm_6;
    static const sc_lv<5> ap_ST_st8_fsm_7;
    static const sc_lv<5> ap_ST_st9_fsm_8;
    static const sc_lv<5> ap_ST_st10_fsm_9;
    static const sc_lv<5> ap_ST_st11_fsm_10;
    static const sc_lv<5> ap_ST_st12_fsm_11;
    static const sc_lv<5> ap_ST_st13_fsm_12;
    static const sc_lv<5> ap_ST_st14_fsm_13;
    static const sc_lv<5> ap_ST_st15_fsm_14;
    static const sc_lv<5> ap_ST_st16_fsm_15;
    static const sc_lv<5> ap_ST_st17_fsm_16;
    static const sc_lv<5> ap_ST_st18_fsm_17;
    static const sc_lv<5> ap_ST_st19_fsm_18;
    static const sc_lv<5> ap_ST_st20_fsm_19;
    static const sc_lv<5> ap_ST_st21_fsm_20;
    static const sc_lv<5> ap_ST_st22_fsm_21;
    static const sc_lv<5> ap_ST_st23_fsm_22;
    static const sc_lv<5> ap_ST_st24_fsm_23;
    static const sc_lv<5> ap_ST_st25_fsm_24;
    static const sc_lv<5> ap_ST_st26_fsm_25;
    static const sc_lv<5> ap_ST_st27_fsm_26;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<128> ap_const_lv128_lc_1;
    static const int C_DATA_WIDTH;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<7> ap_const_lv7_7F;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<7> ap_const_lv7_78;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<1> ap_const_lv1_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Hi_assign_cast_fu_501_p1();
    void thread_Hi_assign_fu_495_p2();
    void thread_Lo_assign_cast_fu_511_p1();
    void thread_Lo_assign_fu_505_p2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_sig_bdd_135();
    void thread_data_V_2_fu_445_p3();
    void thread_ddr_address0();
    void thread_ddr_ce0();
    void thread_ddr_d0();
    void thread_ddr_we0();
    void thread_destinationAddressLocal_1_fu_546_p2();
    void thread_destinationAddress_ap_vld_in_sig();
    void thread_destinationAddress_in_sig();
    void thread_exitcond3_fu_356_p2();
    void thread_exitcond4_fu_401_p2();
    void thread_exitcond8_fu_341_p2();
    void thread_exitcond_fu_471_p2();
    void thread_grp_aestest_fu_278_ap_ce();
    void thread_grp_aestest_fu_278_ap_rst();
    void thread_grp_aestest_fu_278_ap_start();
    void thread_grp_aestest_fu_278_inptext_V_read();
    void thread_grp_aestest_fu_278_key_V_read();
    void thread_i_1_cast2_fu_467_p1();
    void thread_i_2_fu_477_p2();
    void thread_i_3_fu_362_p2();
    void thread_i_assign_cast_fu_430_p1();
    void thread_i_assign_fu_413_p2();
    void thread_i_cast5_fu_352_p1();
    void thread_iterations_1_fu_346_p2();
    void thread_j_1_fu_407_p2();
    void thread_j_cast3_fu_397_p1();
    void thread_key_in_V_ap_vld_in_sig();
    void thread_key_in_V_in_sig();
    void thread_length_r_ap_vld_in_sig();
    void thread_length_r_in_sig();
    void thread_mask_1_fu_453_p4();
    void thread_mask_2_fu_463_p1();
    void thread_p_Result_2_fu_433_p5();
    void thread_p_Result_s_fu_515_p4();
    void thread_sourceAddressLocal_1_fu_540_p2();
    void thread_sourceAddress_ap_vld_in_sig();
    void thread_sourceAddress_in_sig();
    void thread_tmp_26_fu_374_p1();
    void thread_tmp_27_fu_383_p3();
    void thread_tmp_28_fu_391_p2();
    void thread_tmp_29_fu_487_p3();
    void thread_tmp_30_fu_529_p2();
    void thread_tmp_31_fu_535_p1();
    void thread_tmp_325_fu_483_p1();
    void thread_tmp_32_fu_418_p2();
    void thread_tmp_33_fu_424_p2();
    void thread_tmp_fu_379_p1();
    void thread_tmp_s_fu_368_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
