{
  "Top": "galapagos_bridge",
  "RtlTop": "galapagos_bridge",
  "PcoreTop": "galapagos_bridge_top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintexu",
    "Device": "xcku115",
    "Package": "-flva1517",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": ["config_interface -expose_global=1"]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "PcoreClockName": "aclk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "6",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "PcoreOocClocks": ["create_clock -name aclk -period 10.000 [get_ports aclk]"]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "galapagos_bridge",
    "Version": "1.0",
    "DisplayName": "Galapagos_bridge",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["\/home\/user\/galapagos\/middleware\/hls\/galapagos_bridge\/src\/galapagos_bridge.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w16_d2_A.vhd",
      "impl\/vhdl\/g2N_egress.vhd",
      "impl\/vhdl\/g2N_ingress.vhd",
      "impl\/vhdl\/n2G.vhd",
      "impl\/vhdl\/galapagos_bridge.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w16_d2_A.v",
      "impl\/verilog\/g2N_egress.v",
      "impl\/verilog\/g2N_ingress.v",
      "impl\/verilog\/n2G.v",
      "impl\/verilog\/galapagos_bridge.v"
    ],
    "PcoreVerilog": [
      "impl\/verilog.pcore\/fifo_w8_d2_A.v",
      "impl\/verilog.pcore\/fifo_w16_d2_A.v",
      "impl\/verilog.pcore\/g2N_egress.v",
      "impl\/verilog.pcore\/g2N_ingress.v",
      "impl\/verilog.pcore\/galapagos_bridge.v",
      "impl\/verilog.pcore\/galapagos_bridge_ap_rst_if.v",
      "impl\/verilog.pcore\/galapagos_bridge_buffer_storage_A_V_if.v",
      "impl\/verilog.pcore\/galapagos_bridge_buffer_storage_B_V_if.v",
      "impl\/verilog.pcore\/galapagos_bridge_m_axis_g2N_if.v",
      "impl\/verilog.pcore\/galapagos_bridge_m_axis_n2G_if.v",
      "impl\/verilog.pcore\/galapagos_bridge_s_axis_g2N_if.v",
      "impl\/verilog.pcore\/galapagos_bridge_s_axis_n2G_if.v",
      "impl\/verilog.pcore\/n2G.v",
      "impl\/verilog.pcore\/galapagos_bridge_top.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "buffer_storage_A_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "9",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "9"
        }}
    },
    "buffer_storage_A_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }}
    },
    "buffer_storage_A_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }}
    },
    "buffer_storage_B_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "9",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "9"
        }}
    },
    "buffer_storage_B_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }}
    },
    "buffer_storage_B_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "64",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }}
    },
    "g2N_input_V": {
      "type": "ap_fifo",
      "fifo_width": "89",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "struct",
          "Width": "89",
          "Fields": {
            "data": {
              "Type": "integer unsigned",
              "Width": "64"
            },
            "dest": {
              "Type": "integer unsigned",
              "Width": "8"
            },
            "last": {
              "Type": "integer unsigned",
              "Width": "1"
            },
            "id": {
              "Type": "integer unsigned",
              "Width": "8"
            },
            "keep": {
              "Type": "integer unsigned",
              "Width": "8"
            }
          }
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "g2N_output_V": {
      "type": "ap_fifo",
      "fifo_width": "73",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "struct",
          "Width": "73",
          "Fields": {
            "data": {
              "Type": "integer unsigned",
              "Width": "64"
            },
            "keep": {
              "Type": "integer unsigned",
              "Width": "8"
            },
            "last": {
              "Type": "integer unsigned",
              "Width": "1"
            }
          }
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "n2G_input_V": {
      "type": "ap_fifo",
      "fifo_width": "73",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "struct",
          "Width": "73",
          "Fields": {
            "data": {
              "Type": "integer unsigned",
              "Width": "64"
            },
            "keep": {
              "Type": "integer unsigned",
              "Width": "8"
            },
            "last": {
              "Type": "integer unsigned",
              "Width": "1"
            }
          }
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "n2G_output_V": {
      "type": "ap_fifo",
      "fifo_width": "89",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "struct",
          "Width": "89",
          "Fields": {
            "data": {
              "Type": "integer unsigned",
              "Width": "64"
            },
            "dest": {
              "Type": "integer unsigned",
              "Width": "8"
            },
            "last": {
              "Type": "integer unsigned",
              "Width": "1"
            },
            "id": {
              "Type": "integer unsigned",
              "Width": "8"
            },
            "keep": {
              "Type": "integer unsigned",
              "Width": "8"
            }
          }
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "PcoreInterfaces": {
    "aclk": {
      "type": "clock",
      "buses": "m_axis_g2N m_axis_n2G s_axis_g2N s_axis_n2G",
      "is_pcore_adaptor": "1"
    },
    "aresetn": {
      "type": "reset",
      "is_pcore_adaptor": "1"
    },
    "buffer_storage_A_V": {
      "type": "bram",
      "mode": "master",
      "port_prefix": "buffer_storage_A_V",
      "mem_width": "64",
      "mem_depth": "512",
      "mem_ports": "a",
      "master_type": "BRAM_CTRL",
      "is_pcore_adaptor": "1"
    },
    "buffer_storage_B_V": {
      "type": "bram",
      "mode": "master",
      "port_prefix": "buffer_storage_B_V",
      "mem_width": "64",
      "mem_depth": "512",
      "mem_ports": "a",
      "master_type": "BRAM_CTRL",
      "is_pcore_adaptor": "1"
    },
    "m_axis_g2N": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "m_axis_g2N",
      "has_tready": "1",
      "ctype": {"TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }},
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1"
      }
    },
    "m_axis_n2G": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "m_axis_n2G",
      "has_tready": "1",
      "ctype": {"TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }},
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "64",
        "TDEST": "8",
        "TID": "8",
        "TKEEP": "8",
        "TLAST": "1"
      }
    },
    "s_axis_g2N": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "s_axis_g2N",
      "has_tready": "1",
      "ctype": {"TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }},
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "64",
        "TDEST": "8",
        "TID": "8",
        "TKEEP": "8",
        "TLAST": "1"
      }
    },
    "s_axis_n2G": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "s_axis_n2G",
      "has_tready": "1",
      "ctype": {"TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        }},
      "is_pcore_adaptor": "1",
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "g2N_input_V_dout": {
      "dir": "in",
      "width": "89"
    },
    "g2N_input_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "g2N_input_V_read": {
      "dir": "out",
      "width": "1"
    },
    "g2N_output_V_din": {
      "dir": "out",
      "width": "73"
    },
    "g2N_output_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "g2N_output_V_write": {
      "dir": "out",
      "width": "1"
    },
    "buffer_storage_A_V_address0": {
      "dir": "out",
      "width": "9"
    },
    "buffer_storage_A_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_storage_A_V_d0": {
      "dir": "out",
      "width": "64"
    },
    "buffer_storage_A_V_q0": {
      "dir": "in",
      "width": "64"
    },
    "buffer_storage_A_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_storage_B_V_address0": {
      "dir": "out",
      "width": "9"
    },
    "buffer_storage_B_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "buffer_storage_B_V_d0": {
      "dir": "out",
      "width": "64"
    },
    "buffer_storage_B_V_q0": {
      "dir": "in",
      "width": "64"
    },
    "buffer_storage_B_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "n2G_input_V_dout": {
      "dir": "in",
      "width": "73"
    },
    "n2G_input_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "n2G_input_V_read": {
      "dir": "out",
      "width": "1"
    },
    "n2G_output_V_din": {
      "dir": "out",
      "width": "89"
    },
    "n2G_output_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "n2G_output_V_write": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "g2N_input_V": {
      "interfaceRef": "g2N_input_V",
      "dir": "in"
    },
    "g2N_output_V": {
      "interfaceRef": "g2N_output_V",
      "dir": "out",
      "firstOutLatency": "0"
    },
    "buffer_storage_A_V_d0": {
      "interfaceRef": "buffer_storage_A_V_d0",
      "dir": "out",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "512",
      "handshakeRef": "ap_none"
    },
    "buffer_storage_A_V_q0": {
      "interfaceRef": "buffer_storage_A_V_q0",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "512",
      "handshakeRef": "ap_none"
    },
    "buffer_storage_B_V_d0": {
      "interfaceRef": "buffer_storage_B_V_d0",
      "dir": "out",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "512",
      "handshakeRef": "ap_none"
    },
    "buffer_storage_B_V_q0": {
      "interfaceRef": "buffer_storage_B_V_q0",
      "dir": "in",
      "dataWidth": "64",
      "busTypeRef": "ap_memory",
      "arraySize": "512",
      "handshakeRef": "ap_none"
    },
    "n2G_input_V": {
      "interfaceRef": "n2G_input_V",
      "dir": "in"
    },
    "n2G_output_V": {
      "interfaceRef": "n2G_output_V",
      "dir": "out",
      "firstOutLatency": "2"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "galapagos_bridge",
      "Instances": [
        {
          "ModuleName": "g2N_egress",
          "InstanceName": "g2N_egress_U0"
        },
        {
          "ModuleName": "n2G",
          "InstanceName": "n2G_U0"
        },
        {
          "ModuleName": "g2N_ingress",
          "InstanceName": "g2N_ingress_U0"
        }
      ]
    },
    "Metrics": {
      "g2N_ingress": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "258",
          "LatencyWorst": "514",
          "PipelineIIMin": "3",
          "PipelineIIMax": "514",
          "PipelineII": "3 ~ 514",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.32"
        },
        "Loops": [{
            "Name": "write_loop",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "512",
            "Latency": "1 ~ 512",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "114",
          "LUT": "69",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "g2N_egress": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "65537",
          "PipelineIIMin": "2",
          "PipelineIIMax": "65537",
          "PipelineII": "2 ~ 65537",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.56"
        },
        "Loops": [{
            "Name": "read_loop",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "65535",
            "Latency": "0 ~ 65535",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "56",
          "LUT": "191",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "n2G": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "259",
          "LatencyWorst": "515",
          "PipelineIIMin": "4",
          "PipelineIIMax": "515",
          "PipelineII": "4 ~ 515",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "1.32"
        },
        "Loops": [{
            "Name": "write_n2G_loop",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "513",
            "Latency": "2 ~ 513",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "106",
          "LUT": "95",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "galapagos_bridge": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "",
          "LatencyWorst": "65541",
          "PipelineIIMin": "5",
          "PipelineIIMax": "65538",
          "PipelineII": "5 ~ 65538",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.56"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "296",
          "LUT": "466",
          "DSP48E": "0"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-08-12 00:40:09 +0000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
