// Seed: 2665121710
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    output tri1 id_7,
    output tri1 id_8
);
  logic id_10;
  assign id_10 = id_10[-1];
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd44
) (
    output wire id_0,
    input wor _id_1,
    input supply1 _id_2,
    output tri0 id_3,
    input wor id_4,
    output wor id_5,
    input tri1 id_6,
    input uwire id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    input tri0 id_11,
    output uwire id_12,
    input wor id_13,
    output supply1 id_14
    , id_21,
    input tri id_15,
    input supply1 id_16,
    output uwire id_17,
    input wor id_18,
    input tri1 id_19
);
  assign id_12 = id_21;
  logic [1  -  id_2 : (  id_1  )] id_22;
  ;
  wire id_23;
  wire id_24;
  ;
  logic id_25;
  ;
  module_0 modCall_1 (
      id_19,
      id_11,
      id_9,
      id_11,
      id_4,
      id_0,
      id_15,
      id_12,
      id_5
  );
  assign modCall_1.id_5 = 0;
  logic id_26;
  logic id_27;
  wire id_28, id_29;
endmodule
