// Seed: 783857784
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input logic id_5,
    input id_6
);
  type_12(
      1, 1, id_6
  );
  logic id_7;
  assign id_3[1] = 1;
  logic id_8;
endmodule
