// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_cipher_writing (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        output_r_TREADY,
        p_Result_s,
        trunc_ln2,
        output_r_TDATA,
        output_r_TVALID,
        output_r_TKEEP,
        output_r_TSTRB,
        output_r_TLAST,
        temp_V_15_out,
        temp_V_15_out_ap_vld,
        hw_C_0_address0,
        hw_C_0_ce0,
        hw_C_0_q0,
        hw_C_1_address0,
        hw_C_1_ce0,
        hw_C_1_q0,
        grp_convert_endian_128_hw_fu_235_p_din1,
        grp_convert_endian_128_hw_fu_235_p_dout0,
        grp_convert_endian_128_hw_fu_235_p_ready
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   output_r_TREADY;
input  [511:0] p_Result_s;
input  [120:0] trunc_ln2;
output  [511:0] output_r_TDATA;
output   output_r_TVALID;
output  [63:0] output_r_TKEEP;
output  [63:0] output_r_TSTRB;
output  [0:0] output_r_TLAST;
output  [511:0] temp_V_15_out;
output   temp_V_15_out_ap_vld;
output  [8:0] hw_C_0_address0;
output   hw_C_0_ce0;
input  [127:0] hw_C_0_q0;
output  [8:0] hw_C_1_address0;
output   hw_C_1_ce0;
input  [127:0] hw_C_1_q0;
output  [127:0] grp_convert_endian_128_hw_fu_235_p_din1;
input  [127:0] grp_convert_endian_128_hw_fu_235_p_dout0;
input   grp_convert_endian_128_hw_fu_235_p_ready;

reg ap_idle;
reg output_r_TVALID;
reg temp_V_15_out_ap_vld;
reg hw_C_0_ce0;
reg hw_C_1_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln459_reg_398;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln449_fu_196_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    output_r_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] trunc_ln455_fu_223_p1;
reg   [0:0] trunc_ln455_reg_393;
wire   [0:0] icmp_ln459_fu_243_p2;
wire   [8:0] trunc_ln368_fu_254_p1;
reg   [8:0] trunc_ln368_reg_402;
wire   [127:0] tmp_s_fu_274_p4;
wire   [63:0] zext_ln455_fu_217_p1;
reg   [511:0] p_Val2_s_fu_90;
wire   [511:0] p_Result_5_fu_288_p5;
wire   [511:0] p_Result_4_fu_336_p2;
wire    ap_loop_init;
reg   [31:0] pos_fu_94;
wire   [31:0] pos_4_fu_258_p2;
reg   [63:0] i_fu_98;
wire   [63:0] i_4_fu_201_p2;
reg    ap_block_pp0_stage0_01001;
wire   [120:0] zext_ln449_fu_192_p1;
wire   [8:0] lshr_ln3_fu_207_p4;
wire   [31:0] add_ln459_fu_227_p2;
wire   [22:0] tmp_fu_233_p4;
wire   [511:0] zext_ln368_fu_305_p1;
wire   [511:0] shl_ln368_fu_308_p2;
wire   [511:0] xor_ln368_fu_314_p2;
wire   [511:0] zext_ln368_1_fu_326_p1;
wire   [511:0] and_ln368_fu_320_p2;
wire   [511:0] shl_ln368_1_fu_330_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_292;
reg    ap_condition_295;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Rocca_S_hw_v2_mux_21_128_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 128 ),
    .din1_WIDTH( 128 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 128 ))
mux_21_128_1_1_U98(
    .din0(hw_C_0_q0),
    .din1(hw_C_1_q0),
    .din2(trunc_ln455_reg_393),
    .dout(tmp_s_fu_274_p4)
);

Rocca_S_hw_v2_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_98 <= 64'd0;
        end else if (((icmp_ln449_fu_196_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_98 <= i_4_fu_201_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_Val2_s_fu_90 <= p_Result_s;
        end else if (((icmp_ln459_reg_398 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_Val2_s_fu_90 <= p_Result_4_fu_336_p2;
        end else if (((icmp_ln459_reg_398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_Val2_s_fu_90 <= p_Result_5_fu_288_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pos_fu_94 <= 32'd0;
        end else if ((1'b1 == ap_condition_295)) begin
            pos_fu_94 <= pos_4_fu_258_p2;
        end else if ((1'b1 == ap_condition_292)) begin
            pos_fu_94 <= 32'd128;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln449_fu_196_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln459_reg_398 <= icmp_ln459_fu_243_p2;
        trunc_ln455_reg_393 <= trunc_ln455_fu_223_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln449_fu_196_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln459_fu_243_p2 == 1'd1))) begin
        trunc_ln368_reg_402 <= trunc_ln368_fu_254_p1;
    end
end

always @ (*) begin
    if (((icmp_ln449_fu_196_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_C_0_ce0 = 1'b1;
    end else begin
        hw_C_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hw_C_1_ce0 = 1'b1;
    end else begin
        hw_C_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln459_reg_398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_r_TDATA_blk_n = output_r_TREADY;
    end else begin
        output_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln459_reg_398 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        output_r_TVALID = 1'b1;
    end else begin
        output_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln449_fu_196_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_V_15_out_ap_vld = 1'b1;
    end else begin
        temp_V_15_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln459_fu_227_p2 = (pos_fu_94 + 32'd127);

assign and_ln368_fu_320_p2 = (xor_ln368_fu_314_p2 & p_Val2_s_fu_90);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((icmp_ln459_reg_398 == 1'd0) & (output_r_TREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((icmp_ln459_reg_398 == 1'd0) & (output_r_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & ((1'b1 == ap_block_state3_io) | ((icmp_ln459_reg_398 == 1'd0) & (output_r_TREADY == 1'b0))));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((icmp_ln459_reg_398 == 1'd0) & (output_r_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((icmp_ln459_reg_398 == 1'd0) & (output_r_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_292 = ((icmp_ln449_fu_196_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln459_fu_243_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_295 = ((icmp_ln449_fu_196_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln459_fu_243_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign grp_convert_endian_128_hw_fu_235_p_din1 = tmp_s_fu_274_p4;

assign hw_C_0_address0 = zext_ln455_fu_217_p1;

assign hw_C_1_address0 = zext_ln455_fu_217_p1;

assign i_4_fu_201_p2 = (i_fu_98 + 64'd1);

assign icmp_ln449_fu_196_p2 = ((zext_ln449_fu_192_p1 < trunc_ln2) ? 1'b1 : 1'b0);

assign icmp_ln459_fu_243_p2 = (($signed(tmp_fu_233_p4) < $signed(23'd1)) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_207_p4 = {{i_fu_98[9:1]}};

assign output_r_TDATA = p_Val2_s_fu_90;

assign output_r_TKEEP = 64'd18446744073709551615;

assign output_r_TLAST = 1'd0;

assign output_r_TSTRB = 64'd18446744073709551615;

assign p_Result_4_fu_336_p2 = (shl_ln368_1_fu_330_p2 | and_ln368_fu_320_p2);

assign p_Result_5_fu_288_p5 = {{p_Val2_s_fu_90[511:128]}, {grp_convert_endian_128_hw_fu_235_p_dout0}};

assign pos_4_fu_258_p2 = (pos_fu_94 + 32'd128);

assign shl_ln368_1_fu_330_p2 = zext_ln368_1_fu_326_p1 << zext_ln368_fu_305_p1;

assign shl_ln368_fu_308_p2 = 512'd340282366920938463463374607431768211455 << zext_ln368_fu_305_p1;

assign temp_V_15_out = p_Val2_s_fu_90;

assign tmp_fu_233_p4 = {{add_ln459_fu_227_p2[31:9]}};

assign trunc_ln368_fu_254_p1 = pos_fu_94[8:0];

assign trunc_ln455_fu_223_p1 = i_fu_98[0:0];

assign xor_ln368_fu_314_p2 = (shl_ln368_fu_308_p2 ^ 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095);

assign zext_ln368_1_fu_326_p1 = grp_convert_endian_128_hw_fu_235_p_dout0;

assign zext_ln368_fu_305_p1 = trunc_ln368_reg_402;

assign zext_ln449_fu_192_p1 = i_fu_98;

assign zext_ln455_fu_217_p1 = lshr_ln3_fu_207_p4;

endmodule //Rocca_S_hw_v2_Rocca_S_hw_v2_Pipeline_cipher_writing
