v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
T {Fully-Differential 7-Bit Capacitive DAC with 5 adaptive LSBs and with input tracking capacitor} 240 -2400 0 0 1.2 1.2 {}
T {The first Cu (with parasitic capacitor compensation) is always connected to either Vref or VSS. For that reason a simple SPDT switch can be used. 
The other Cu set the adaptive LSB and need a SPDT switch with HZ.} 60 -160 0 0 0.5 0.5 {}
N 980 -1580 980 -1540 {lab=#net1}
N 760 -1940 760 -1900 {lab=voutp1}
N 760 -2040 760 -2000 {lab=vinp}
N 760 -1680 760 -1640 {lab=voutn1}
N 760 -1580 760 -1540 {lab=vinn}
N 620 -1900 760 -1900 {lab=voutp1}
N 620 -1680 760 -1680 {lab=voutn1}
N 520 -1640 520 -1600 {lab=VSS}
N 520 -1860 520 -1820 {lab=VSS}
N 380 -1900 460 -1900 {lab=Vcm}
N 380 -1680 460 -1680 {lab=Vcm}
N 520 -1760 520 -1720 {lab=VDD}
N 520 -1980 520 -1940 {lab=VDD}
N 540 -1640 540 -1600 {lab=clk_1_n}
N 1380 -2180 1380 -2160 {lab=VDD}
N 1380 -1980 1380 -1960 {lab=VSS}
N 1360 -2180 1360 -2160 {lab=Vref}
N 1300 -2180 1300 -2160 {lab=VSS}
N 540 -1860 540 -1820 {lab=clk_1_n}
N 540 -1760 540 -1720 {lab=di_clk_1}
N 540 -1980 540 -1940 {lab=di_clk_1}
N 380 -2040 760 -2040 {lab=vinp}
N 1240 -2100 1260 -2100 {lab=di_D0_1}
N 1240 -2080 1260 -2080 {lab=di_clk_1}
N 380 -1380 460 -1380 {lab=di_clk_1}
N 600 -1380 680 -1380 {lab=clk_1_n}
N 520 -1340 520 -1320 {lab=VSS}
N 520 -1440 520 -1420 {lab=VDD}
N 1800 -2180 1800 -2160 {lab=VDD}
N 1800 -1980 1800 -1960 {lab=VSS}
N 1780 -2180 1780 -2160 {lab=Vref}
N 1720 -2180 1720 -2160 {lab=VSS}
N 1660 -2100 1680 -2100 {lab=di_D1_1}
N 1660 -2080 1680 -2080 {lab=di_clk_1}
N 2220 -2180 2220 -2160 {lab=VDD}
N 2220 -1980 2220 -1960 {lab=VSS}
N 2200 -2180 2200 -2160 {lab=Vref}
N 2140 -2180 2140 -2160 {lab=VSS}
N 2080 -2100 2100 -2100 {lab=di_D2_1}
N 2080 -2080 2100 -2080 {lab=di_clk_1}
N 2640 -2180 2640 -2160 {lab=VDD}
N 2640 -1980 2640 -1960 {lab=VSS}
N 2620 -2180 2620 -2160 {lab=Vref}
N 2560 -2180 2560 -2160 {lab=VSS}
N 2500 -2100 2520 -2100 {lab=di_D3_1}
N 2500 -2080 2520 -2080 {lab=di_clk_1}
N 1380 -1420 1380 -1400 {lab=VDD}
N 1380 -1620 1380 -1600 {lab=VSS}
N 1360 -1420 1360 -1400 {lab=VSS}
N 1300 -1420 1300 -1400 {lab=Vref}
N 1240 -1480 1260 -1480 {lab=di_D0_1}
N 1240 -1500 1260 -1500 {lab=di_clk_1}
N 1800 -1420 1800 -1400 {lab=VDD}
N 1800 -1620 1800 -1600 {lab=VSS}
N 1780 -1420 1780 -1400 {lab=VSS}
N 1720 -1420 1720 -1400 {lab=Vref}
N 1660 -1480 1680 -1480 {lab=di_D1_1}
N 1660 -1500 1680 -1500 {lab=di_clk_1}
N 2220 -1420 2220 -1400 {lab=VDD}
N 2220 -1620 2220 -1600 {lab=VSS}
N 2200 -1420 2200 -1400 {lab=VSS}
N 2140 -1420 2140 -1400 {lab=Vref}
N 2080 -1480 2100 -1480 {lab=di_D2_1}
N 2080 -1500 2100 -1500 {lab=di_clk_1}
N 2640 -1420 2640 -1400 {lab=VDD}
N 2640 -1620 2640 -1600 {lab=VSS}
N 2620 -1420 2620 -1400 {lab=VSS}
N 2560 -1420 2560 -1400 {lab=Vref}
N 2500 -1480 2520 -1480 {lab=di_D3_1}
N 2500 -1500 2520 -1500 {lab=di_clk_1}
N 980 -940 980 -900 {lab=#net2}
N 760 -840 760 -800 {lab=voutp2}
N 760 -940 760 -900 {lab=vinn}
N 760 -580 760 -540 {lab=voutn2}
N 760 -480 760 -440 {lab=vinp}
N 620 -800 760 -800 {lab=voutp2}
N 620 -580 760 -580 {lab=voutn2}
N 520 -540 520 -500 {lab=VSS}
N 520 -760 520 -720 {lab=VSS}
N 380 -800 460 -800 {lab=Vcm}
N 380 -580 460 -580 {lab=Vcm}
N 520 -660 520 -620 {lab=VDD}
N 520 -880 520 -840 {lab=VDD}
N 540 -540 540 -500 {lab=clk_2_n}
N 1380 -1080 1380 -1060 {lab=VDD}
N 1380 -880 1380 -860 {lab=VSS}
N 1360 -1080 1360 -1060 {lab=Vref}
N 1300 -1080 1300 -1060 {lab=VSS}
N 540 -760 540 -720 {lab=clk_2_n}
N 540 -660 540 -620 {lab=di_clk_2}
N 540 -880 540 -840 {lab=di_clk_2}
N 380 -440 760 -440 {lab=vinp}
N 1240 -1000 1260 -1000 {lab=di_D0_2}
N 1240 -980 1260 -980 {lab=di_clk_2}
N 1800 -1080 1800 -1060 {lab=VDD}
N 1800 -880 1800 -860 {lab=VSS}
N 1780 -1080 1780 -1060 {lab=Vref}
N 1720 -1080 1720 -1060 {lab=VSS}
N 1660 -1000 1680 -1000 {lab=di_D1_2}
N 1660 -980 1680 -980 {lab=di_clk_2}
N 2220 -1080 2220 -1060 {lab=VDD}
N 2220 -880 2220 -860 {lab=VSS}
N 2200 -1080 2200 -1060 {lab=Vref}
N 2140 -1080 2140 -1060 {lab=VSS}
N 2080 -1000 2100 -1000 {lab=di_D2_2}
N 2080 -980 2100 -980 {lab=di_clk_2}
N 2640 -1080 2640 -1060 {lab=VDD}
N 2640 -880 2640 -860 {lab=VSS}
N 2620 -1080 2620 -1060 {lab=Vref}
N 2560 -1080 2560 -1060 {lab=VSS}
N 2500 -1000 2520 -1000 {lab=di_D3_2}
N 2500 -980 2520 -980 {lab=di_clk_2}
N 1380 -320 1380 -300 {lab=VDD}
N 1380 -520 1380 -500 {lab=VSS}
N 1360 -320 1360 -300 {lab=VSS}
N 1300 -320 1300 -300 {lab=Vref}
N 1240 -380 1260 -380 {lab=di_D0_2}
N 1240 -400 1260 -400 {lab=di_clk_2}
N 1800 -320 1800 -300 {lab=VDD}
N 1800 -520 1800 -500 {lab=VSS}
N 1780 -320 1780 -300 {lab=VSS}
N 1720 -320 1720 -300 {lab=Vref}
N 1660 -380 1680 -380 {lab=di_D1_2}
N 1660 -400 1680 -400 {lab=di_clk_2}
N 2220 -320 2220 -300 {lab=VDD}
N 2220 -520 2220 -500 {lab=VSS}
N 2200 -320 2200 -300 {lab=VSS}
N 2140 -320 2140 -300 {lab=Vref}
N 2080 -380 2100 -380 {lab=di_D2_2}
N 2080 -400 2100 -400 {lab=di_clk_2}
N 2640 -320 2640 -300 {lab=VDD}
N 2640 -520 2640 -500 {lab=VSS}
N 2620 -320 2620 -300 {lab=VSS}
N 2560 -320 2560 -300 {lab=Vref}
N 2500 -380 2520 -380 {lab=di_D3_2}
N 2500 -400 2520 -400 {lab=di_clk_2}
N 2600 -1900 3020 -1900 {lab=voutp1}
N 980 -1680 980 -1640 {lab=voutn1}
N 760 -1680 980 -1680 {lab=voutn1}
N 980 -840 980 -800 {lab=voutp2}
N 1020 -2040 1020 -2020 {lab=VDD}
N 1020 -2180 1020 -2160 {lab=VSS}
N 900 -2100 920 -2100 {lab=di_clk_1}
N 1000 -2180 1000 -2160 {lab=Vref}
N 960 -2180 960 -2160 {lab=VSS}
N 1020 -1560 1020 -1540 {lab=VDD}
N 1020 -1420 1020 -1400 {lab=VSS}
N 900 -1480 920 -1480 {lab=di_clk_1}
N 1000 -1420 1000 -1400 {lab=VSS}
N 960 -1420 960 -1400 {lab=Vref}
N 2600 -1680 3020 -1680 {lab=voutn1}
N 980 -2040 980 -2000 {lab=#net3}
N 980 -1940 980 -1900 {lab=voutp1}
N 760 -1900 980 -1900 {lab=voutp1}
N 1020 -940 1020 -920 {lab=VDD}
N 1020 -1080 1020 -1060 {lab=VSS}
N 900 -1000 920 -1000 {lab=di_clk_2}
N 1000 -1080 1000 -1060 {lab=Vref}
N 960 -1080 960 -1060 {lab=VSS}
N 760 -800 980 -800 {lab=voutp2}
N 2600 -800 3020 -800 {lab=voutp2}
N 980 -480 980 -440 {lab=#net4}
N 1020 -460 1020 -440 {lab=VDD}
N 1020 -320 1020 -300 {lab=VSS}
N 900 -380 920 -380 {lab=di_clk_2}
N 1000 -320 1000 -300 {lab=VSS}
N 960 -320 960 -300 {lab=Vref}
N 2600 -580 3020 -580 {lab=voutn2}
N 980 -580 980 -540 {lab=voutn2}
N 760 -580 980 -580 {lab=voutn2}
N 1340 -1980 1340 -1900 {lab=voutp1}
N 980 -1900 1340 -1900 {lab=voutp1}
N 1340 -1680 1340 -1600 {lab=voutn1}
N 980 -1680 1340 -1680 {lab=voutn1}
N 1340 -880 1340 -800 {lab=voutp2}
N 980 -800 1340 -800 {lab=voutp2}
N 1340 -580 1340 -500 {lab=voutn2}
N 980 -580 1340 -580 {lab=voutn2}
N 1760 -1980 1760 -1900 {lab=voutp1}
N 1340 -1900 1760 -1900 {lab=voutp1}
N 2180 -1980 2180 -1900 {lab=voutp1}
N 1760 -1900 2180 -1900 {lab=voutp1}
N 2600 -1980 2600 -1900 {lab=voutp1}
N 2180 -1900 2600 -1900 {lab=voutp1}
N 1760 -1680 1760 -1600 {lab=voutn1}
N 1340 -1680 1760 -1680 {lab=voutn1}
N 2180 -1680 2180 -1600 {lab=voutn1}
N 1760 -1680 2180 -1680 {lab=voutn1}
N 2600 -1680 2600 -1600 {lab=voutn1}
N 2180 -1680 2600 -1680 {lab=voutn1}
N 1760 -880 1760 -800 {lab=voutp2}
N 1340 -800 1760 -800 {lab=voutp2}
N 2180 -880 2180 -800 {lab=voutp2}
N 1760 -800 2180 -800 {lab=voutp2}
N 2600 -880 2600 -800 {lab=voutp2}
N 2180 -800 2600 -800 {lab=voutp2}
N 2600 -580 2600 -500 {lab=voutn2}
N 2180 -580 2600 -580 {lab=voutn2}
N 2180 -580 2180 -500 {lab=voutn2}
N 1760 -580 2180 -580 {lab=voutn2}
N 1760 -580 1760 -500 {lab=voutn2}
N 1340 -580 1760 -580 {lab=voutn2}
N 380 -1100 460 -1100 {lab=di_clk_2}
N 600 -1100 680 -1100 {lab=clk_2_n}
N 520 -1060 520 -1040 {lab=VSS}
N 520 -1160 520 -1140 {lab=VDD}
N 380 -1540 760 -1540 {lab=vinn}
N 380 -940 760 -940 {lab=vinn}
C {devices/opin.sym} 3020 -1900 0 0 {name=p3 lab=voutp1}
C {devices/ipin.sym} 1240 -2100 0 0 {name=p1 lab=di_D0_1}
C {devices/iopin.sym} 520 -1820 2 0 {name=p5 lab=VSS}
C {devices/iopin.sym} 1000 -2180 3 0 {name=p2 lab=Vref}
C {devices/opin.sym} 3020 -1680 0 0 {name=p4 lab=voutn1}
C {devices/ipin.sym} 380 -2040 0 0 {name=p7 lab=vinp}
C {devices/ipin.sym} 380 -1540 0 0 {name=p8 lab=vinn}
C {devices/ipin.sym} 1660 -2100 0 0 {name=p9 lab=di_D1_1}
C {devices/ipin.sym} 2080 -2100 0 0 {name=p10 lab=di_D2_1}
C {devices/ipin.sym} 2500 -2100 0 0 {name=p11 lab=di_D3_1}
C {devices/opin.sym} 3020 -800 0 0 {name=p15 lab=voutp2}
C {devices/opin.sym} 3020 -580 0 0 {name=p16 lab=voutn2}
C {capa.sym} 760 -1970 0 0 {name=C2a
m=1
value=C2
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 760 -1610 2 0 {name=C2b
m=1
value=C2
footprint=1206
device="ceramic capacitor"}
C {lab_pin.sym} 1780 -2180 3 1 {name=p6 sig_type=std_logic lab=Vref}
C {capa.sym} 980 -1970 0 1 {name=C1a
m=1
value=Cucomp
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 980 -1610 2 0 {name=C1b
m=1
value=Cucomp
footprint=1206
device="ceramic capacitor"}
C {devices/iopin.sym} 520 -1980 2 0 {name=p20 lab=VDD}
C {devices/ipin.sym} 380 -1900 0 0 {name=p21 lab=Vcm}
C {transmission_gate/transmission_gate_lv_wo_dummy.sym} 540 -1900 0 0 {name=x2 W_P=1.0u L_P=0.13u W_N=1.0u L_N=0.13u}
C {transmission_gate/transmission_gate_lv_wo_dummy.sym} 540 -1680 0 0 {name=x3 W_P=1.0u L_P=0.13u W_N=1.0u L_N=0.13u}
C {lab_pin.sym} 520 -1600 2 1 {name=p13 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1380 -1960 1 1 {name=p14 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1380 -2180 3 1 {name=p22 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 520 -1760 0 0 {name=p23 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 380 -1680 2 1 {name=p24 sig_type=std_logic lab=Vcm}
C {lab_pin.sym} 1240 -1480 2 1 {name=p25 sig_type=std_logic lab=di_D0_1}
C {lab_pin.sym} 1660 -1480 2 1 {name=p26 sig_type=std_logic lab=di_D1_1}
C {lab_pin.sym} 2080 -1480 2 1 {name=p27 sig_type=std_logic lab=di_D2_1}
C {lab_pin.sym} 2500 -1480 2 1 {name=p28 sig_type=std_logic lab=di_D3_1}
C {lab_pin.sym} 380 -440 2 1 {name=p40 sig_type=std_logic lab=vinp}
C {lab_pin.sym} 380 -940 2 1 {name=p41 sig_type=std_logic lab=vinn}
C {lab_pin.sym} 1300 -2180 3 1 {name=p17 sig_type=std_logic lab=VSS}
C {devices/ipin.sym} 540 -1980 2 0 {name=p42 lab=di_clk_1}
C {lab_pin.sym} 540 -1820 0 1 {name=p43 sig_type=std_logic lab=clk_1_n}
C {lab_pin.sym} 540 -1600 0 1 {name=p44 sig_type=std_logic lab=clk_1_n}
C {lab_pin.sym} 540 -1760 0 1 {name=p45 sig_type=std_logic lab=di_clk_1}
C {lab_pin.sym} 1240 -2080 2 1 {name=p46 sig_type=std_logic lab=di_clk_1}
C {lab_pin.sym} 380 -1380 2 1 {name=p47 sig_type=std_logic lab=di_clk_1}
C {lab_pin.sym} 680 -1380 0 1 {name=p48 sig_type=std_logic lab=clk_1_n}
C {inverter/inverter_lv.sym} 520 -1380 0 0 {name=x1 W_P=W_P_SPDT L_P=L_P_SPDT W_N=W_N_SPDT L_N=L_N_SPDT}
C {lab_pin.sym} 520 -1320 3 0 {name=p50 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 520 -1440 1 0 {name=p51 sig_type=std_logic lab=VDD}
C {dac/unit_cell.sym} 1760 -2000 0 0 {name=x5 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=2*Cu}
C {lab_pin.sym} 1800 -1960 1 1 {name=p54 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1800 -2180 3 1 {name=p55 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1720 -2180 3 1 {name=p56 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1660 -2080 2 1 {name=p57 sig_type=std_logic lab=di_clk_1}
C {lab_pin.sym} 2200 -2180 3 1 {name=p52 sig_type=std_logic lab=Vref}
C {lab_pin.sym} 2220 -1960 1 1 {name=p53 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2220 -2180 3 1 {name=p58 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 2140 -2180 3 1 {name=p59 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2080 -2080 2 1 {name=p60 sig_type=std_logic lab=di_clk_1}
C {dac/unit_cell.sym} 2180 -2000 0 0 {name=x6 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=4*Cu}
C {dac/unit_cell.sym} 1340 -2000 0 0 {name=x4 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=Cu}
C {lab_pin.sym} 2620 -2180 3 1 {name=p61 sig_type=std_logic lab=Vref}
C {lab_pin.sym} 2640 -1960 1 1 {name=p62 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2640 -2180 3 1 {name=p63 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 2560 -2180 3 1 {name=p64 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2500 -2080 2 1 {name=p65 sig_type=std_logic lab=di_clk_1}
C {dac/unit_cell.sym} 2600 -2000 0 0 {name=x7 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=8*Cu}
C {title-2.sym} 0 0 0 0 {name=l1 author="Simon Dorrer" rev=1.0 lock=true}
C {lab_pin.sym} 1380 -1620 1 0 {name=p72 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1380 -1400 3 0 {name=p73 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1240 -1500 0 0 {name=p75 sig_type=std_logic lab=di_clk_1}
C {dac/unit_cell.sym} 1340 -1580 2 1 {name=x9 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=Cu}
C {dac/unit_cell.sym} 1760 -1580 2 1 {name=x10 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=2*Cu}
C {lab_pin.sym} 1800 -1620 1 0 {name=p77 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1800 -1400 3 0 {name=p78 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1660 -1500 0 0 {name=p80 sig_type=std_logic lab=di_clk_1}
C {lab_pin.sym} 2220 -1620 1 0 {name=p83 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2220 -1400 3 0 {name=p84 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 2080 -1500 0 0 {name=p86 sig_type=std_logic lab=di_clk_1}
C {dac/unit_cell.sym} 2180 -1580 2 1 {name=x11 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=4*Cu}
C {lab_pin.sym} 2640 -1620 1 0 {name=p89 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2640 -1400 3 0 {name=p90 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 2500 -1500 0 0 {name=p92 sig_type=std_logic lab=di_clk_1}
C {dac/unit_cell.sym} 2600 -1580 2 1 {name=x12 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=8*Cu}
C {lab_pin.sym} 1360 -1400 1 1 {name=p30 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1300 -1400 1 1 {name=p31 sig_type=std_logic lab=Vref}
C {lab_pin.sym} 1780 -1400 1 1 {name=p32 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1720 -1400 1 1 {name=p33 sig_type=std_logic lab=Vref}
C {lab_pin.sym} 2200 -1400 1 1 {name=p34 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2140 -1400 1 1 {name=p35 sig_type=std_logic lab=Vref}
C {lab_pin.sym} 2620 -1400 1 1 {name=p36 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2560 -1400 1 1 {name=p37 sig_type=std_logic lab=Vref}
C {capa.sym} 760 -870 0 0 {name=C1
m=1
value=C2
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 760 -510 2 0 {name=C2
m=1
value=C2
footprint=1206
device="ceramic capacitor"}
C {lab_pin.sym} 1780 -1080 3 1 {name=p91 sig_type=std_logic lab=Vref}
C {capa.sym} 980 -870 0 1 {name=C1c
m=1
value=Cucomp
footprint=1206
device="ceramic capacitor"}
C {capa.sym} 980 -510 2 0 {name=C1d
m=1
value=Cucomp
footprint=1206
device="ceramic capacitor"}
C {transmission_gate/transmission_gate_lv_wo_dummy.sym} 540 -800 0 0 {name=x14 W_P=1.0u L_P=0.13u W_N=1.0u L_N=0.13u}
C {transmission_gate/transmission_gate_lv_wo_dummy.sym} 540 -580 0 0 {name=x15 W_P=1.0u L_P=0.13u W_N=1.0u L_N=0.13u}
C {lab_pin.sym} 520 -500 2 1 {name=p101 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1380 -860 1 1 {name=p102 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1380 -1080 3 1 {name=p103 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 520 -660 0 0 {name=p104 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 380 -580 2 1 {name=p105 sig_type=std_logic lab=Vcm}
C {lab_pin.sym} 1240 -380 2 1 {name=p106 sig_type=std_logic lab=di_D0_2}
C {lab_pin.sym} 1660 -380 2 1 {name=p107 sig_type=std_logic lab=di_D1_2}
C {lab_pin.sym} 2080 -380 2 1 {name=p108 sig_type=std_logic lab=di_D2_2}
C {lab_pin.sym} 2500 -380 2 1 {name=p109 sig_type=std_logic lab=di_D3_2}
C {lab_pin.sym} 1300 -1080 3 1 {name=p111 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 540 -720 0 1 {name=p113 sig_type=std_logic lab=clk_2_n}
C {lab_pin.sym} 540 -500 0 1 {name=p114 sig_type=std_logic lab=clk_2_n}
C {lab_pin.sym} 540 -660 0 1 {name=p115 sig_type=std_logic lab=di_clk_2}
C {lab_pin.sym} 1240 -980 2 1 {name=p116 sig_type=std_logic lab=di_clk_2}
C {dac/unit_cell.sym} 1760 -900 0 0 {name=x17 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=2*Cu}
C {lab_pin.sym} 1800 -860 1 1 {name=p121 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1800 -1080 3 1 {name=p122 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1720 -1080 3 1 {name=p123 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1660 -980 2 1 {name=p124 sig_type=std_logic lab=di_clk_2}
C {lab_pin.sym} 2200 -1080 3 1 {name=p125 sig_type=std_logic lab=Vref}
C {lab_pin.sym} 2220 -860 1 1 {name=p126 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2220 -1080 3 1 {name=p127 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 2140 -1080 3 1 {name=p128 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2080 -980 2 1 {name=p129 sig_type=std_logic lab=di_clk_2}
C {dac/unit_cell.sym} 2180 -900 0 0 {name=x18 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=4*Cu}
C {dac/unit_cell.sym} 1340 -900 0 0 {name=x16 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=Cu}
C {lab_pin.sym} 2620 -1080 3 1 {name=p130 sig_type=std_logic lab=Vref}
C {lab_pin.sym} 2640 -860 1 1 {name=p131 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2640 -1080 3 1 {name=p132 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 2560 -1080 3 1 {name=p133 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2500 -980 2 1 {name=p134 sig_type=std_logic lab=di_clk_2}
C {dac/unit_cell.sym} 2600 -900 0 0 {name=x19 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=8*Cu}
C {lab_pin.sym} 1380 -520 1 0 {name=p140 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1380 -300 3 0 {name=p141 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1240 -400 0 0 {name=p142 sig_type=std_logic lab=di_clk_2}
C {dac/unit_cell.sym} 1340 -480 2 1 {name=x21 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=Cu}
C {dac/unit_cell.sym} 1760 -480 2 1 {name=x22 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=2*Cu}
C {lab_pin.sym} 1800 -520 1 0 {name=p143 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1800 -300 3 0 {name=p144 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1660 -400 0 0 {name=p145 sig_type=std_logic lab=di_clk_2}
C {lab_pin.sym} 2220 -520 1 0 {name=p146 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2220 -300 3 0 {name=p147 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 2080 -400 0 0 {name=p148 sig_type=std_logic lab=di_clk_2}
C {dac/unit_cell.sym} 2180 -480 2 1 {name=x23 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=4*Cu}
C {lab_pin.sym} 2640 -520 1 0 {name=p149 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2640 -300 3 0 {name=p150 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 2500 -400 0 0 {name=p151 sig_type=std_logic lab=di_clk_2}
C {dac/unit_cell.sym} 2600 -480 2 1 {name=x24 W_P_SPDT=W_P_SPDT L_P_SPDT=L_P_SPDT W_N_SPDT=W_N_SPDT L_N_SPDT=L_N_SPDT Cu=8*Cu}
C {lab_pin.sym} 1360 -300 1 1 {name=p155 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1300 -300 1 1 {name=p156 sig_type=std_logic lab=Vref}
C {lab_pin.sym} 1780 -300 1 1 {name=p157 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1720 -300 1 1 {name=p158 sig_type=std_logic lab=Vref}
C {lab_pin.sym} 2200 -300 1 1 {name=p159 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2140 -300 1 1 {name=p160 sig_type=std_logic lab=Vref}
C {lab_pin.sym} 2620 -300 1 1 {name=p161 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 2560 -300 1 1 {name=p162 sig_type=std_logic lab=Vref}
C {lab_pin.sym} 380 -800 2 1 {name=p99 sig_type=std_logic lab=Vcm}
C {lab_pin.sym} 1360 -1080 3 1 {name=p76 sig_type=std_logic lab=Vref}
C {ipin.sym} 2500 -1000 2 1 {name=p81 sig_type=std_logic lab=di_D3_2}
C {ipin.sym} 2080 -1000 2 1 {name=p82 sig_type=std_logic lab=di_D2_2}
C {ipin.sym} 1660 -1000 2 1 {name=p85 sig_type=std_logic lab=di_D1_2}
C {ipin.sym} 1240 -1000 2 1 {name=p87 sig_type=std_logic lab=di_D0_2}
C {lab_pin.sym} 520 -880 0 0 {name=p74 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 520 -720 2 1 {name=p79 sig_type=std_logic lab=VSS}
C {spdt_switch/spdt_switch.sym} 980 -2100 2 0 {name=x8 W_P_TG=W_P_SPDT L_P_TG=L_P_SPDT W_N_TG=W_N_SPDT L_N_TG=L_N_SPDT}
C {lab_pin.sym} 1020 -2020 1 1 {name=p12 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1020 -2180 3 1 {name=p18 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 900 -2100 2 1 {name=p29 sig_type=std_logic lab=di_clk_1}
C {lab_pin.sym} 960 -2180 3 1 {name=p38 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1360 -2180 3 1 {name=p39 sig_type=std_logic lab=Vref}
C {spdt_switch/spdt_switch.sym} 980 -1480 0 1 {name=x13 W_P_TG=W_P_SPDT L_P_TG=L_P_SPDT W_N_TG=W_N_SPDT L_N_TG=L_N_SPDT}
C {lab_pin.sym} 1020 -1560 1 0 {name=p67 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1020 -1400 3 0 {name=p68 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 900 -1480 0 0 {name=p69 sig_type=std_logic lab=di_clk_1}
C {lab_pin.sym} 1000 -1400 3 0 {name=p70 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 960 -1400 1 1 {name=p66 sig_type=std_logic lab=Vref}
C {spdt_switch/spdt_switch.sym} 980 -1000 2 0 {name=x20 W_P_TG=W_P_SPDT L_P_TG=L_P_SPDT W_N_TG=W_N_SPDT L_N_TG=L_N_SPDT}
C {lab_pin.sym} 1020 -920 1 1 {name=p71 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1020 -1080 3 1 {name=p88 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 900 -1000 2 1 {name=p95 sig_type=std_logic lab=di_clk_2}
C {lab_pin.sym} 960 -1080 3 1 {name=p96 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 1000 -1080 3 1 {name=p19 sig_type=std_logic lab=Vref}
C {spdt_switch/spdt_switch.sym} 980 -380 0 1 {name=x25 W_P_TG=W_P_SPDT L_P_TG=L_P_SPDT W_N_TG=W_N_SPDT L_N_TG=L_N_SPDT}
C {lab_pin.sym} 1020 -460 1 0 {name=p93 sig_type=std_logic lab=VDD}
C {lab_pin.sym} 1020 -300 3 0 {name=p97 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 900 -380 0 0 {name=p98 sig_type=std_logic lab=di_clk_2}
C {lab_pin.sym} 1000 -300 3 0 {name=p100 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 960 -300 1 1 {name=p110 sig_type=std_logic lab=Vref}
C {devices/ipin.sym} 540 -880 2 0 {name=p94 lab=di_clk_2}
C {lab_pin.sym} 380 -1100 2 1 {name=p49 sig_type=std_logic lab=di_clk_2}
C {lab_pin.sym} 680 -1100 0 1 {name=p112 sig_type=std_logic lab=clk_2_n}
C {inverter/inverter_lv.sym} 520 -1100 0 0 {name=x26 W_P=W_P_SPDT L_P=L_P_SPDT W_N=W_N_SPDT L_N=L_N_SPDT}
C {lab_pin.sym} 520 -1040 3 0 {name=p117 sig_type=std_logic lab=VSS}
C {lab_pin.sym} 520 -1160 1 0 {name=p118 sig_type=std_logic lab=VDD}
