#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 26 22:44:41 2020
# Process ID: 71870
# Current directory: /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1
# Command line: vivado -log Buttlon_logic.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Buttlon_logic.tcl -notrace
# Log file: /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/Buttlon_logic.vdi
# Journal file: /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Buttlon_logic.tcl -notrace
Command: link_design -top Buttlon_logic -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc]
WARNING: [Vivado 12-584] No ports matched 'CS'. [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdout_o'. [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sclk_o'. [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.srcs/constrs_1/new/Const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.516 ; gain = 0.000 ; free physical = 3213 ; free virtual = 16169
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:01 . Memory (MB): peak = 1835.547 ; gain = 64.031 ; free physical = 3210 ; free virtual = 16166

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 254ec63cc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2277.047 ; gain = 441.500 ; free physical = 2832 ; free virtual = 15789

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 254ec63cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 254ec63cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 254ec63cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 254ec63cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 254ec63cc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 254ec63cc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728
Ending Logic Optimization Task | Checksum: 254ec63cc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 254ec63cc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 254ec63cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728
Ending Netlist Obfuscation Task | Checksum: 254ec63cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2355.047 ; gain = 583.531 ; free physical = 2772 ; free virtual = 15728
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2355.047 ; gain = 0.000 ; free physical = 2772 ; free virtual = 15728
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.062 ; gain = 0.000 ; free physical = 2770 ; free virtual = 15727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2387.062 ; gain = 0.000 ; free physical = 2769 ; free virtual = 15726
INFO: [Common 17-1381] The checkpoint '/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/Buttlon_logic_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Buttlon_logic_drc_opted.rpt -pb Buttlon_logic_drc_opted.pb -rpx Buttlon_logic_drc_opted.rpx
Command: report_drc -file Buttlon_logic_drc_opted.rpt -pb Buttlon_logic_drc_opted.pb -rpx Buttlon_logic_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/burtsev/xil/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/Buttlon_logic_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.082 ; gain = 0.000 ; free physical = 2738 ; free virtual = 15694
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15a7b2f62

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2427.082 ; gain = 0.000 ; free physical = 2738 ; free virtual = 15694
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.082 ; gain = 0.000 ; free physical = 2738 ; free virtual = 15694

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a81ad8bc

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2427.082 ; gain = 0.000 ; free physical = 2726 ; free virtual = 15682

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 254519652

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2737 ; free virtual = 15693

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 254519652

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2737 ; free virtual = 15693
Phase 1 Placer Initialization | Checksum: 254519652

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2737 ; free virtual = 15693

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 253a3abd3

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2737 ; free virtual = 15693

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.711 ; gain = 0.000 ; free physical = 2730 ; free virtual = 15687

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 293693421

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2730 ; free virtual = 15687
Phase 2 Global Placement | Checksum: 27c718359

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2730 ; free virtual = 15687

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27c718359

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2730 ; free virtual = 15687

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c85f9606

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2729 ; free virtual = 15686

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24f9088c1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2729 ; free virtual = 15686

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 295ba8343

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2729 ; free virtual = 15686

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20d1d69d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2728 ; free virtual = 15685

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20d1d69d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2728 ; free virtual = 15685

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d2776354

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2728 ; free virtual = 15685
Phase 3 Detail Placement | Checksum: 1d2776354

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2728 ; free virtual = 15685

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ba62c0af

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ba62c0af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2728 ; free virtual = 15685
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.117. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 258620ac4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2728 ; free virtual = 15685
Phase 4.1 Post Commit Optimization | Checksum: 258620ac4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2728 ; free virtual = 15685

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 258620ac4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2729 ; free virtual = 15685

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 258620ac4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2729 ; free virtual = 15685

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.711 ; gain = 0.000 ; free physical = 2729 ; free virtual = 15685
Phase 4.4 Final Placement Cleanup | Checksum: 22504b0bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2729 ; free virtual = 15685
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22504b0bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2729 ; free virtual = 15685
Ending Placer Task | Checksum: 172e3ddf0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2436.711 ; gain = 9.629 ; free physical = 2738 ; free virtual = 15694
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.711 ; gain = 0.000 ; free physical = 2738 ; free virtual = 15694
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2436.711 ; gain = 0.000 ; free physical = 2738 ; free virtual = 15696
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.711 ; gain = 0.000 ; free physical = 2738 ; free virtual = 15696
INFO: [Common 17-1381] The checkpoint '/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/Buttlon_logic_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Buttlon_logic_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2436.711 ; gain = 0.000 ; free physical = 2730 ; free virtual = 15687
INFO: [runtcl-4] Executing : report_utilization -file Buttlon_logic_utilization_placed.rpt -pb Buttlon_logic_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Buttlon_logic_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2436.711 ; gain = 0.000 ; free physical = 2736 ; free virtual = 15693
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c8f15b65 ConstDB: 0 ShapeSum: a9f2828b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19c67fa94

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2514.562 ; gain = 69.660 ; free physical = 2623 ; free virtual = 15580
Post Restoration Checksum: NetGraph: ddbcdf79 NumContArr: beab1b1b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19c67fa94

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2530.559 ; gain = 85.656 ; free physical = 2599 ; free virtual = 15556

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19c67fa94

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2558.559 ; gain = 113.656 ; free physical = 2568 ; free virtual = 15525

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19c67fa94

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2558.559 ; gain = 113.656 ; free physical = 2568 ; free virtual = 15525
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e680abbd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2574.582 ; gain = 129.680 ; free physical = 2559 ; free virtual = 15516
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.098  | TNS=0.000  | WHS=-0.067 | THS=-0.118 |

Phase 2 Router Initialization | Checksum: 112970723

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2574.582 ; gain = 129.680 ; free physical = 2559 ; free virtual = 15516

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20d2cba37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2560 ; free virtual = 15517

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.822  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1acb15770

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2561 ; free virtual = 15517
Phase 4 Rip-up And Reroute | Checksum: 1acb15770

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2561 ; free virtual = 15517

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16151def5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2561 ; free virtual = 15517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.916  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 16151def5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2561 ; free virtual = 15517

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16151def5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2561 ; free virtual = 15517
Phase 5 Delay and Skew Optimization | Checksum: 16151def5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2561 ; free virtual = 15517

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 123fd4e9f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2561 ; free virtual = 15517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.916  | TNS=0.000  | WHS=0.277  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1347eb32d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2561 ; free virtual = 15517
Phase 6 Post Hold Fix | Checksum: 1347eb32d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2561 ; free virtual = 15517

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0299769 %
  Global Horizontal Routing Utilization  = 0.00468506 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 159303a06

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2561 ; free virtual = 15518

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 159303a06

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2560 ; free virtual = 15517

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d6de494d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2560 ; free virtual = 15517

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.916  | TNS=0.000  | WHS=0.277  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d6de494d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2560 ; free virtual = 15517
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.586 ; gain = 132.684 ; free physical = 2591 ; free virtual = 15548

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2577.586 ; gain = 140.875 ; free physical = 2591 ; free virtual = 15548
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.586 ; gain = 0.000 ; free physical = 2591 ; free virtual = 15548
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.586 ; gain = 0.000 ; free physical = 2592 ; free virtual = 15550
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.586 ; gain = 0.000 ; free physical = 2591 ; free virtual = 15548
INFO: [Common 17-1381] The checkpoint '/home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/Buttlon_logic_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Buttlon_logic_drc_routed.rpt -pb Buttlon_logic_drc_routed.pb -rpx Buttlon_logic_drc_routed.rpx
Command: report_drc -file Buttlon_logic_drc_routed.rpt -pb Buttlon_logic_drc_routed.pb -rpx Buttlon_logic_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/Buttlon_logic_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Buttlon_logic_methodology_drc_routed.rpt -pb Buttlon_logic_methodology_drc_routed.pb -rpx Buttlon_logic_methodology_drc_routed.rpx
Command: report_methodology -file Buttlon_logic_methodology_drc_routed.rpt -pb Buttlon_logic_methodology_drc_routed.pb -rpx Buttlon_logic_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/burtsev/Documents/FPGA/Verilog_test/Verilog_test.runs/impl_1/Buttlon_logic_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Buttlon_logic_power_routed.rpt -pb Buttlon_logic_power_summary_routed.pb -rpx Buttlon_logic_power_routed.rpx
Command: report_power -file Buttlon_logic_power_routed.rpt -pb Buttlon_logic_power_summary_routed.pb -rpx Buttlon_logic_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Buttlon_logic_route_status.rpt -pb Buttlon_logic_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Buttlon_logic_timing_summary_routed.rpt -pb Buttlon_logic_timing_summary_routed.pb -rpx Buttlon_logic_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Buttlon_logic_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Buttlon_logic_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Buttlon_logic_bus_skew_routed.rpt -pb Buttlon_logic_bus_skew_routed.pb -rpx Buttlon_logic_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 26 22:45:13 2020...
