<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twBody><twSumRpt><twConstRollupTable uID="1" anchorID="300"><twConstRollup name="TS_CLOCK" fullName="TS_CLOCK = PERIOD TIMEGRP &quot;CLOCK&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="8.816" errors="0" errorRollup="0" items="0" itemsRollup="5342"/><twConstRollup name="TS_PLL_250_INST_clk0" fullName="TS_PLL_250_INST_clk0 = PERIOD TIMEGRP &quot;PLL_250_INST_clk0&quot; TS_CLOCK HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="8.816" actualRollup="N/A" errors="0" errorRollup="0" items="855" itemsRollup="0"/><twConstRollup name="TS_PLL_DESER_INST_clkout1" fullName="TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout1&quot; TS_CLOCK /         0.125 HIGH 50%;" type="child" depth="1" requirement="80.000" prefType="period" actual="5.346" actualRollup="N/A" errors="0" errorRollup="0" items="855" itemsRollup="0"/><twConstRollup name="TS_CLOCK_DESER_1BIT" fullName="TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP &quot;CLOCK_DESER_1BIT&quot; TS_CLOCK / 0.5 HIGH         50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="15.956" actualRollup="N/A" errors="0" errorRollup="0" items="247" itemsRollup="0"/><twConstRollup name="TS_PLL_DESER_INST_clkout2" fullName="TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout2&quot; TS_CLOCK /         0.166666667 HIGH 50%;" type="child" depth="1" requirement="60.000" prefType="period" actual="29.933" actualRollup="N/A" errors="0" errorRollup="0" items="3385" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="301"><twConstRollup name="TS_RESET" fullName="TS_RESET = PERIOD TIMEGRP &quot;RESET&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="18.396" actualRollup="8.353" errors="2" errorRollup="0" items="665" itemsRollup="756"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.006" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.677" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.832" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.239" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.366" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.475" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.746" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.985" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.135" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.505" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.339" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.138" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.057" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.039" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.146" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.015" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.033" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.826" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.969" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.806" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.667" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.384" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.745" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.171" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.372" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.942" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.190" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.123" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.349" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.588" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.841" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.541" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.744" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.511" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.713" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.345" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.352" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="8.054" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="8.353" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.704" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.344" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.776" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.796" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.242" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.429" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.380" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.027" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.988" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.829" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.221" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.572" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.466" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.939" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.738" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.034" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.575" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.790" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.964" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.117" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.257" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.954" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.210" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.746" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.950" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.765" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.203" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.290" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.287" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.930" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.470" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.260" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.402" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.741" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.987" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.495" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.994" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.523" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.165" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.481" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.544" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.831" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="4.873" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.500" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.181" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.017" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.882" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.871" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.409" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.462" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.882" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.558" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.290" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.175" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.287" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC" fullName="TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.818" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.267" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.339" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.854" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.960" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.672" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.091" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.879" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.400" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.633" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.624" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.503" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.674" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.093" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.447" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.001" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.830" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.472" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.603" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.066" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.409" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.551" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.906" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.211" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.945" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.157" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.628" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.473" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.874" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.076" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.199" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/><twConstRollup name="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC" fullName="TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC&quot; TS_RESET         DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="6.570" actualRollup="N/A" errors="0" errorRollup="0" items="6" itemsRollup="0"/></twConstRollupTable><twConstSummaryTable twEmptyConstraints = "1" ><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_RESET = PERIOD TIMEGRP &quot;RESET&quot; 10 ns HIGH 50%</twConstName><twConstData type="SETUP" slack="-4.198" best="18.396" units="ns" errors="2" score="8179"/><twConstData type="HOLD" slack="0.242" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_PLL_250_INST_clk0 = PERIOD TIMEGRP &quot;PLL_250_INST_clk0&quot; TS_CLOCK HIGH 50%</twConstName><twConstData type="SETUP" slack="0.592" best="8.816" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.379" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP &quot;CLOCK_DESER_1BIT&quot; TS_CLOCK / 0.5 HIGH         50%</twConstName><twConstData type="SETUP" slack="1.011" best="15.956" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.392" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_57_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="1.647" best="8.353" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.555" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_58_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="1.946" best="8.054" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.310" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_65_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.159" best="7.841" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.384" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_56_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.296" best="7.704" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.301" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_66_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.412" best="7.588" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.632" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_64_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.459" best="7.541" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.347" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_PLL_DESER_INST_clkout2 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout2&quot; TS_CLOCK /         0.166666667 HIGH 50%</twConstName><twConstData type="SETUP" slack="2.505" best="29.933" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.342" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_50_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.620" best="7.380" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.261" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_59_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.648" best="7.352" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.805" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_67_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.651" best="7.349" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.229" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_60_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="2.655" best="7.345" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.223" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_55_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.656" best="7.344" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.371" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_31_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="2.733" best="7.267" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.165" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_68_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="2.877" best="7.123" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.925" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_49_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="2.973" best="7.027" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.954" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_48_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.012" best="6.988" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.207" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_47_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.171" best="6.829" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.458" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_1_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.182" best="6.818" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.701" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_53_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.204" best="6.796" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.187" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_54_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.224" best="6.776" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.435" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_31_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.235" best="6.765" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.732" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_63_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.256" best="6.744" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.147" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_61_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.287" best="6.713" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.182" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_45_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.428" best="6.572" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.362" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_1_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.430" best="6.570" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.057" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_62_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.489" best="6.511" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.152" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_86_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.495" best="6.505" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.034" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_26_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.530" best="6.470" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.692" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_44_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.534" best="6.466" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.484" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_7_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.538" best="6.462" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.199" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_18_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.553" best="6.447" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.457" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_51_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.571" best="6.429" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.375" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_8_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.591" best="6.409" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.343" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_24_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.600" best="6.400" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.705" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_91_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.634" best="6.366" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.757" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_85_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.661" best="6.339" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.071" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_30_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.661" best="6.339" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.197" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_29_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.710" best="6.290" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.304" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_28_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.713" best="6.287" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.401" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_2_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.713" best="6.287" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.625" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_36_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.743" best="6.257" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.406" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_52_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.758" best="6.242" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.844" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_92_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.761" best="6.239" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.500" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_46_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.779" best="6.221" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.547" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_9_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.789" best="6.211" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.354" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_34_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.790" best="6.210" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.043" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_30_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.797" best="6.203" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.558" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_2_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.801" best="6.199" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.122" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_69_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.810" best="6.190" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.600" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_12_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.819" best="6.181" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.540" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_7_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.843" best="6.157" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.388" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_84_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.862" best="6.138" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.264" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_87_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.865" best="6.135" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.182" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_37_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.883" best="6.117" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.339" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_19_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.907" best="6.093" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.289" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_26_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.909" best="6.091" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.087" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_3_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.924" best="6.076" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.041" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_41_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.966" best="6.034" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.155" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_11_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="3.983" best="6.017" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.144" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_95_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.994" best="6.006" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.137" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_17_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="3.999" best="6.001" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.054" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_20_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.006" best="5.994" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.021" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_22_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.013" best="5.987" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.551" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_88_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.015" best="5.985" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.375" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_38_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.036" best="5.964" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.295" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_28_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.040" best="5.960" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.372" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_35_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.046" best="5.954" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.108" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_32_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.050" best="5.950" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.192" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_8_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.055" best="5.945" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.745" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_70_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.058" best="5.942" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.335" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_43_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.061" best="5.939" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.084" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_27_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.070" best="5.930" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.138" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_10_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.094" best="5.906" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.269" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_6_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.118" best="5.882" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.262" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_10_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.118" best="5.882" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.999" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_25_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.121" best="5.879" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.338" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_4_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.126" best="5.874" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.228" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_9_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.129" best="5.871" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.030" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_29_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.146" best="5.854" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.490" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_93_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.168" best="5.832" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.372" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_16_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.170" best="5.830" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.256" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_39_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.210" best="5.790" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.215" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_89_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.254" best="5.746" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.165" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_33_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.254" best="5.746" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.070" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_23_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.259" best="5.741" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.218" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_42_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.262" best="5.738" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.157" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_94_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.323" best="5.677" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.397" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_20_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.326" best="5.674" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.683" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_27_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.328" best="5.672" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.420" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_75_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.333" best="5.667" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.341" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_23_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.367" best="5.633" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="2.015" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_6_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.372" best="5.628" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.933" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_22_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.376" best="5.624" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.714" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_14_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.397" best="5.603" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.094" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_40_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.425" best="5.575" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.381" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_5_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.442" best="5.558" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.430" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_11_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.449" best="5.551" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.569" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_16_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.456" best="5.544" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.091" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_19_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.477" best="5.523" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.944" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_21_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.497" best="5.503" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.631" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_13_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.500" best="5.500" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.091" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_21_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.505" best="5.495" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.094" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_17_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.519" best="5.481" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.352" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_90_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.525" best="5.475" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.233" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_5_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.527" best="5.473" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.249" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_15_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.528" best="5.472" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.226" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_12_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.591" best="5.409" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.303" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_24_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.598" best="5.402" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.628" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_74_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.616" best="5.384" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.229" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_71_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.628" best="5.372" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.357" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_CLOCK = PERIOD TIMEGRP &quot;CLOCK&quot; 10 ns HIGH 50%</twConstName><twConstData type="MINLOWPULSE" slack="4.660" best="5.340" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_4_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.710" best="5.290" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.402" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_25_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.740" best="5.260" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.417" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_3_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.825" best="5.175" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.148" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_72_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.829" best="5.171" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.385" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_18_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.835" best="5.165" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.061" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_81_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.854" best="5.146" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.565" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSPI_CORE_INSTSPI_DATA_TX_13_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.934" best="5.066" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.063" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_83_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.943" best="5.057" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.120" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_82_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="MAXDELAY" slack="4.961" best="5.039" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.268" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_79_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.967" best="5.033" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.396" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_80_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="4.985" best="5.015" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.223" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_77_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="5.031" best="4.969" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.445" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_14_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="5.127" best="4.873" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.814" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_15_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="5.169" best="4.831" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.208" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_78_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="5.174" best="4.826" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.302" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_76_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="5.194" best="4.806" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.505" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC = MAXDELAY TO TIMEGRP         &quot;TO_SREG_CONTROL_INSTSREG_CORE_INSTSPI_DATA_TX_73_LDC&quot; TS_RESET         DATAPATHONLY</twConstName><twConstData type="SETUP" slack="5.255" best="4.745" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="1.404" units="ns" errors="0" score="0"/></twConstSummary><twConstSummary><twConstName UCFConstName="" ScopeName="">TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP &quot;PLL_DESER_INST_clkout1&quot; TS_CLOCK /         0.125 HIGH 50%</twConstName><twConstData type="SETUP" slack="74.654" best="5.346" units="ns" errors="0" score="0"/><twConstData type="HOLD" slack="0.409" units="ns" errors="0" score="0"/></twConstSummary></twConstSummaryTable><twUnmetConstCnt anchorID="302">1</twUnmetConstCnt></twSumRpt></twBody></twReport>
