Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Modulo_N_behav xil_defaultlib.tb_Modulo_N xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'y' [C:/Users/szczy/Desktop/STUDIA/SEM6/SR/lab2/Modulo_N/Modulo_N.srcs/sim_1/new/tb_Modulo_N.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modulo_N_default
Compiling module xil_defaultlib.tb_Modulo_N
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Modulo_N_behav
