Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/fa_11.v" into library work
Parsing module <fa_11>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_6.v" into library work
Parsing module <sixtnbitfa_6>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/shift_8.v" into library work
Parsing module <shift_8>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" into library work
Parsing module <mul_7>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/comp_5.v" into library work
Parsing module <comp_5>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_9.v" into library work
Parsing module <boolean_9>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/counter_10.v" into library work
Parsing module <counter_10>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/tester16_4.v" into library work
Parsing module <tester16_4>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/display_3.v" into library work
Parsing module <display_3>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <comp_5>.

Elaborating module <sixtnbitfa_6>.

Elaborating module <fa_11>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_6.v" Line 224: Assignment to M_fa16_carryout ignored, since the identifier is never used

Elaborating module <mul_7>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 30: Assignment to M_fa1_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 31: Assignment to M_fa1_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 32: Assignment to M_fa1_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 47: Assignment to M_fa2_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 48: Assignment to M_fa2_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 49: Assignment to M_fa2_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 64: Assignment to M_fa3_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 65: Assignment to M_fa3_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 66: Assignment to M_fa3_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 81: Assignment to M_fa4_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 82: Assignment to M_fa4_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 83: Assignment to M_fa4_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 98: Assignment to M_fa5_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 99: Assignment to M_fa5_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 100: Assignment to M_fa5_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 115: Assignment to M_fa6_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 116: Assignment to M_fa6_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 117: Assignment to M_fa6_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 132: Assignment to M_fa7_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 133: Assignment to M_fa7_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 134: Assignment to M_fa7_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 149: Assignment to M_fa8_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 150: Assignment to M_fa8_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 151: Assignment to M_fa8_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 166: Assignment to M_fa9_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 167: Assignment to M_fa9_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 168: Assignment to M_fa9_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 183: Assignment to M_fa10_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 184: Assignment to M_fa10_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 185: Assignment to M_fa10_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 200: Assignment to M_fa11_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 201: Assignment to M_fa11_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 202: Assignment to M_fa11_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 217: Assignment to M_fa12_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 218: Assignment to M_fa12_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 219: Assignment to M_fa12_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 234: Assignment to M_fa13_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 235: Assignment to M_fa13_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 236: Assignment to M_fa13_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 251: Assignment to M_fa14_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 252: Assignment to M_fa14_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 253: Assignment to M_fa14_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 268: Assignment to M_fa15_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 269: Assignment to M_fa15_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 270: Assignment to M_fa15_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 285: Assignment to M_fa16_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 286: Assignment to M_fa16_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 287: Assignment to M_fa16_n ignored, since the identifier is never used

Elaborating module <shift_8>.

Elaborating module <boolean_9>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 41: Assignment to M_alu1_v ignored, since the identifier is never used

Elaborating module <reset_conditioner_2>.

Elaborating module <display_3>.

Elaborating module <counter_10>.

Elaborating module <tester16_4>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 36: Output port <v> of the instance <alu1> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <M_dataB_q>.
    Found 16-bit register for signal <M_dataA_q>.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 77
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 77
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 77
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 77
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 77
    Found 1-bit tristate buffer for signal <avr_rx> created at line 77
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_1.v".
    Summary:
	no macro.
Unit <alu_1> synthesized.

Synthesizing Unit <comp_5>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/comp_5.v".
    Found 1-bit 4-to-1 multiplexer for signal <comp> created at line 21.
    Summary:
	inferred   1 Multiplexer(s).
Unit <comp_5> synthesized.

Synthesizing Unit <sixtnbitfa_6>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_6.v".
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_6.v" line 219: Output port <carryout> of the instance <fa16> is unconnected or connected to loadless signal.
    Summary:
Unit <sixtnbitfa_6> synthesized.

Synthesizing Unit <fa_11>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/fa_11.v".
    Found 1-bit adder for signal <carryout> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fa_11> synthesized.

Synthesizing Unit <mul_7>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v".
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 25: Output port <v> of the instance <fa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 25: Output port <z> of the instance <fa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 25: Output port <n> of the instance <fa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 42: Output port <v> of the instance <fa2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 42: Output port <z> of the instance <fa2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 42: Output port <n> of the instance <fa2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 59: Output port <v> of the instance <fa3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 59: Output port <z> of the instance <fa3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 59: Output port <n> of the instance <fa3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 76: Output port <v> of the instance <fa4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 76: Output port <z> of the instance <fa4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 76: Output port <n> of the instance <fa4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 93: Output port <v> of the instance <fa5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 93: Output port <z> of the instance <fa5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 93: Output port <n> of the instance <fa5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 110: Output port <v> of the instance <fa6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 110: Output port <z> of the instance <fa6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 110: Output port <n> of the instance <fa6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 127: Output port <v> of the instance <fa7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 127: Output port <z> of the instance <fa7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 127: Output port <n> of the instance <fa7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 144: Output port <v> of the instance <fa8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 144: Output port <z> of the instance <fa8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 144: Output port <n> of the instance <fa8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 161: Output port <v> of the instance <fa9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 161: Output port <z> of the instance <fa9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 161: Output port <n> of the instance <fa9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 178: Output port <v> of the instance <fa10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 178: Output port <z> of the instance <fa10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 178: Output port <n> of the instance <fa10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 195: Output port <v> of the instance <fa11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 195: Output port <z> of the instance <fa11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 195: Output port <n> of the instance <fa11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 212: Output port <v> of the instance <fa12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 212: Output port <z> of the instance <fa12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 212: Output port <n> of the instance <fa12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 229: Output port <v> of the instance <fa13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 229: Output port <z> of the instance <fa13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 229: Output port <n> of the instance <fa13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 246: Output port <v> of the instance <fa14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 246: Output port <z> of the instance <fa14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 246: Output port <n> of the instance <fa14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 263: Output port <v> of the instance <fa15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 263: Output port <z> of the instance <fa15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 263: Output port <n> of the instance <fa15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 280: Output port <v> of the instance <fa16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 280: Output port <z> of the instance <fa16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 280: Output port <n> of the instance <fa16> is unconnected or connected to loadless signal.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mul_7> synthesized.

Synthesizing Unit <shift_8>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/shift_8.v".
    Found 16-bit shifter logical left for signal <a[15]_b[15]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_b[15]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[15]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <shifted> created at line 18.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift_8> synthesized.

Synthesizing Unit <boolean_9>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_9.v".
    Summary:
Unit <boolean_9> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

Synthesizing Unit <display_3>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/display_3.v".
    Found 5-bit adder for signal <M_ctr_value[1]_GND_12_o_add_66_OUT> created at line 110.
    Found 4-bit adder for signal <M_ctr_value[1]_GND_12_o_add_68_OUT> created at line 111.
    Found 63-bit shifter logical right for signal <n0061> created at line 110
    Found 31-bit shifter logical right for signal <n0062> created at line 111
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <display_3> synthesized.

Synthesizing Unit <counter_10>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/counter_10.v".
    Found 8-bit register for signal <M_ctr_q>.
    Found 8-bit adder for signal <M_ctr_q[7]_GND_13_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <counter_10> synthesized.

Synthesizing Unit <tester16_4>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/tester16_4.v".
    Found 5-bit register for signal <M_state_q>.
    Found 26-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 34                                             |
    | Inputs             | 2                                              |
    | Outputs            | 32                                             |
    | Clock              | M_counter_q<25> (rising_edge)                  |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit adder for signal <M_counter_d> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <tester16_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 548
 1-bit adder                                           : 544
 26-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 5
 16-bit register                                       : 2
 26-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 79
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 72
 16-bit 4-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 8
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 1
 63-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 1636
 1-bit xor2                                            : 1634
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_10>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_10> synthesized (advanced).

Synthesizing (advanced) Unit <tester16_4>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <tester16_4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 546
 1-bit adder                                           : 544
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 26-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 36
 Flip-Flops                                            : 36
# Multiplexers                                         : 79
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 72
 16-bit 4-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 8
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 1
 63-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1636
 1-bit xor2                                            : 1634
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tester/FSM_0> on signal <M_state_q[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 00000 | 00000000000000001
 00001 | 00000000000000010
 00010 | 00000000000000100
 00011 | 00000000000001000
 00100 | 00000000000010000
 00101 | 00000000000100000
 00110 | 00000000001000000
 00111 | 00000000010000000
 01000 | 00000000100000000
 01100 | 00000001000000000
 01010 | 00000010000000000
 01011 | 00000100000000000
 01111 | 00001000000000000
 01101 | 00010000000000000
 01110 | 00100000000000000
 01001 | 01000000000000000
 10000 | 10000000000000000
----------------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <display_3> ...

Optimizing unit <tester16_4> ...

Optimizing unit <alu_1> ...

Optimizing unit <sixtnbitfa_6> ...

Optimizing unit <mul_7> ...

Optimizing unit <shift_8> ...
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_0> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_1> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_2> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_3> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_4> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_5> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_6> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 33.
FlipFlop reset_cond/M_stage_q_3 has been replicated 1 time(s)
FlipFlop wow/ctr/M_ctr_q_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1088
#      GND                         : 4
#      INV                         : 3
#      LUT1                        : 32
#      LUT2                        : 67
#      LUT3                        : 139
#      LUT4                        : 83
#      LUT5                        : 213
#      LUT6                        : 476
#      MUXCY                       : 32
#      MUXF7                       : 10
#      VCC                         : 3
#      XORCY                       : 26
# FlipFlops/Latches                : 81
#      FD                          : 8
#      FDR                         : 35
#      FDRE                        : 32
#      FDS                         : 6
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 78
#      IBUF                        : 28
#      OBUF                        : 44
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              81  out of  11440     0%  
 Number of Slice LUTs:                 1013  out of   5720    17%  
    Number used as Logic:              1013  out of   5720    17%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1094
   Number with an unused Flip Flop:    1013  out of   1094    92%  
   Number with an unused LUT:            81  out of   1094     7%  
   Number of fully used LUT-FF pairs:     0  out of   1094     0%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  79  out of    102    77%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
clk                                | BUFGP                          | 64    |
tester/M_counter_q_25              | NONE(tester/M_state_q_FSM_FFd1)| 17    |
-----------------------------------+--------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.191ns (Maximum Frequency: 238.607MHz)
   Minimum input arrival time before clock: 5.614ns
   Maximum output required time after clock: 58.102ns
   Maximum combinational path delay: 42.018ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.191ns (frequency: 238.607MHz)
  Total number of paths / destination ports: 493 / 82
-------------------------------------------------------------------------
Delay:               4.191ns (Levels of Logic = 2)
  Source:            wow/ctr/M_ctr_q_0 (FF)
  Destination:       wow/ctr/M_ctr_q_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: wow/ctr/M_ctr_q_0 to wow/ctr/M_ctr_q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.042  M_ctr_q_0 (M_ctr_q_0)
     LUT4:I0->O            1   0.254   0.682  Mcount_M_ctr_q_val_SW0 (N4)
     LUT6:I5->O            9   0.254   0.975  Mcount_M_ctr_q_val (Mcount_M_ctr_q_val)
     FDR:R                     0.459          M_ctr_q_7
    ----------------------------------------
    Total                      4.191ns (1.492ns logic, 2.699ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tester/M_counter_q_25'
  Clock period: 3.328ns (frequency: 300.437MHz)
  Total number of paths / destination ports: 34 / 17
-------------------------------------------------------------------------
Delay:               3.328ns (Levels of Logic = 1)
  Source:            tester/M_state_q_FSM_FFd13 (FF)
  Destination:       tester/M_state_q_FSM_FFd12 (FF)
  Source Clock:      tester/M_counter_q_25 rising
  Destination Clock: tester/M_counter_q_25 rising

  Data Path: tester/M_state_q_FSM_FFd13 to tester/M_state_q_FSM_FFd12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            158   0.525   2.479  M_state_q_FSM_FFd13 (M_state_q_FSM_FFd13)
     LUT3:I1->O            1   0.250   0.000  M_state_q_FSM_FFd12-In1 (M_state_q_FSM_FFd12-In)
     FDR:D                     0.074          M_state_q_FSM_FFd12
    ----------------------------------------
    Total                      3.328ns (0.849ns logic, 2.479ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 101 / 69
-------------------------------------------------------------------------
Offset:              5.614ns (Levels of Logic = 2)
  Source:            io_dip<7> (PAD)
  Destination:       M_dataB_q_0 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<7> to M_dataB_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           378   1.328   2.553  io_dip_7_IBUF (io_led_7_OBUF)
     LUT2:I0->O           16   0.250   1.181  _n0061_inv1 (_n0061_inv)
     FDRE:CE                   0.302          M_dataB_q_0
    ----------------------------------------
    Total                      5.614ns (1.880ns logic, 3.734ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tester/M_counter_q_25'
  Total number of paths / destination ports: 19 / 17
-------------------------------------------------------------------------
Offset:              3.100ns (Levels of Logic = 3)
  Source:            io_dip<22> (PAD)
  Destination:       tester/M_state_q_FSM_FFd2 (FF)
  Destination Clock: tester/M_counter_q_25 rising

  Data Path: io_dip<22> to tester/M_state_q_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.328   1.463  io_dip_22_IBUF (io_dip_22_IBUF)
     begin scope: 'tester:pause'
     LUT3:I0->O            1   0.235   0.000  M_state_q_FSM_FFd2-In1 (M_state_q_FSM_FFd2-In)
     FDR:D                     0.074          M_state_q_FSM_FFd2
    ----------------------------------------
    Total                      3.100ns (1.637ns logic, 1.463ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 58557707 / 27
-------------------------------------------------------------------------
Offset:              40.303ns (Levels of Logic = 45)
  Source:            M_dataB_q_3 (FF)
  Destination:       io_led<23> (PAD)
  Source Clock:      clk rising

  Data Path: M_dataB_q_3 to io_led<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            39   0.525   1.637  M_dataB_q_3 (M_dataB_q_3)
     LUT2:I1->O           35   0.254   2.000  Mmux_M_alu1_b101 (M_alu1_b<3>)
     begin scope: 'alu1:b<3>'
     begin scope: 'alu1/mul1:b<3>'
     begin scope: 'alu1/mul1/fa2:b<3>'
     begin scope: 'alu1/mul1/fa2/fa4:M_alu1_b<3>'
     LUT6:I1->O            3   0.254   0.994  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa2/fa4:carryout'
     end scope: 'alu1/mul1/fa2:M_fa4_carryout'
     LUT6:I3->O            3   0.235   0.766  Mmux_M_fa3_a111 (M_fa3_a<4>)
     begin scope: 'alu1/mul1/fa3:a<4>'
     begin scope: 'alu1/mul1/fa3/fa5:M_fa3_a<4>'
     LUT5:I4->O            4   0.254   1.234  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa3/fa5:carryout'
     begin scope: 'alu1/mul1/fa3/fa6:c'
     LUT5:I0->O            2   0.254   1.002  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa3/fa6:carryout'
     end scope: 'alu1/mul1/fa3:M_fa6_carryout'
     LUT5:I1->O            2   0.254   1.156  Mmux_M_fa4_a131 (M_fa4_a<6>)
     LUT5:I0->O            2   0.254   1.181  Mmux_M_fa5_a131 (M_fa5_a<6>)
     begin scope: 'alu1/mul1/fa6:a<6>'
     begin scope: 'alu1/mul1/fa6/fa7:a'
     LUT6:I0->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa7:carryout'
     begin scope: 'alu1/mul1/fa6/fa8:M_fa7_carryout'
     LUT6:I5->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa8:carryout'
     begin scope: 'alu1/mul1/fa6/fa9:M_fa8_carryout'
     LUT6:I5->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa9:carryout'
     begin scope: 'alu1/mul1/fa6/fa10:M_fa9_carryout'
     LUT6:I5->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa10:carryout'
     begin scope: 'alu1/mul1/fa6/fa11:M_fa10_carryout'
     LUT6:I5->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa11:carryout'
     begin scope: 'alu1/mul1/fa6/fa12:M_fa11_carryout'
     LUT6:I5->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa12:carryout'
     begin scope: 'alu1/mul1/fa6/fa13:M_fa12_carryout'
     LUT6:I5->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa13:carryout'
     begin scope: 'alu1/mul1/fa6/fa14:M_fa13_carryout'
     LUT6:I5->O            3   0.254   1.042  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa14:carryout'
     end scope: 'alu1/mul1/fa6:M_fa14_carryout'
     LUT5:I1->O            1   0.254   1.112  Mmux_M_fa7_a61 (M_fa7_a<14>)
     LUT5:I0->O            3   0.254   1.196  Mmux_M_fa8_a61 (M_fa8_a<14>)
     LUT5:I0->O            1   0.254   1.112  Mmux_M_fa9_a61 (M_fa9_a<14>)
     LUT5:I0->O            3   0.254   1.196  Mmux_M_fa10_a61 (M_fa10_a<14>)
     LUT5:I0->O            1   0.254   1.112  Mmux_M_fa11_a61 (M_fa11_a<14>)
     LUT5:I0->O            3   0.254   1.196  Mmux_M_fa12_a61 (M_fa12_a<14>)
     LUT5:I0->O            1   0.254   1.112  Mmux_M_fa13_a61 (M_fa13_a<14>)
     LUT5:I0->O            2   0.254   0.954  Mmux_M_fa14_a61 (M_fa14_a<14>)
     LUT5:I2->O            1   0.235   0.790  Mmux_M_fa15_a71_SW0 (N34)
     LUT6:I4->O            1   0.250   0.958  Mmux_M_fa15_a71 (M_fa15_a<15>)
     LUT6:I2->O            1   0.254   0.910  Mmux_M_fa16_a71 (M_fa16_a<15>)
     end scope: 'alu1/mul1:M_fa16_a<15>'
     LUT6:I3->O            1   0.235   1.112  result<15>9 (result<15>8)
     LUT6:I1->O            1   0.254   0.681  result<15>10 (io_led_23_OBUF)
     end scope: 'alu1:result<15>'
     OBUF:I->O                 2.912          io_led_23_OBUF (io_led<23>)
    ----------------------------------------
    Total                     40.303ns (10.488ns logic, 29.815ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tester/M_counter_q_25'
  Total number of paths / destination ports: 14142357338 / 8
-------------------------------------------------------------------------
Offset:              58.102ns (Levels of Logic = 71)
  Source:            tester/M_state_q_FSM_FFd11 (FF)
  Destination:       io_seg<3> (PAD)
  Source Clock:      tester/M_counter_q_25 rising

  Data Path: tester/M_state_q_FSM_FFd11 to io_seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             40   0.525   1.654  M_state_q_FSM_FFd11 (M_state_q_FSM_FFd11)
     LUT2:I1->O            1   0.254   0.682  M_state_q__n0132<16>_SW0 (N18)
     LUT6:I5->O           71   0.254   1.984  M_state_q__n0132<16> (_n0132<16>)
     begin scope: 'tester/alu1:b<0>'
     begin scope: 'tester/alu1/mul1:b<0>'
     LUT2:I1->O            1   0.254   1.112  Mmux_M_fa2_b71 (M_fa2_b<1>)
     begin scope: 'tester/alu1/mul1/fa2:M_fa2_b<1>'
     begin scope: 'tester/alu1/mul1/fa2/fa2:M_fa2_b<1>'
     LUT6:I1->O            2   0.254   0.954  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa2/fa2:carryout'
     begin scope: 'tester/alu1/mul1/fa2/fa3:c'
     LUT5:I2->O            4   0.235   1.032  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa2/fa3:carryout'
     end scope: 'tester/alu1/mul1/fa2:M_fa3_carryout'
     LUT6:I3->O            2   0.235   1.002  Mmux_M_fa3_a101 (M_fa3_a<3>)
     begin scope: 'tester/alu1/mul1/fa3:a<3>'
     begin scope: 'tester/alu1/mul1/fa3/fa4:a'
     LUT4:I0->O            2   0.254   1.156  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa3/fa4:carryout'
     end scope: 'tester/alu1/mul1/fa3:tester/alu1/mul1/fa3/M_fa4_carryout'
     LUT6:I1->O            2   0.254   1.002  Mmux_M_fa4_a111 (M_fa4_a<4>)
     begin scope: 'tester/alu1/mul1/fa4:a<4>'
     begin scope: 'tester/alu1/mul1/fa4/fa5:M_fa4_a<4>'
     LUT5:I1->O            2   0.254   1.156  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa4/fa5:carryout'
     end scope: 'tester/alu1/mul1/fa4:M_fa5_carryout'
     LUT6:I1->O            3   0.254   1.196  Mmux_M_fa5_a121 (M_fa5_a<5>)
     begin scope: 'tester/alu1/mul1/fa5:a<5>'
     begin scope: 'tester/alu1/mul1/fa5/fa6:a'
     LUT6:I1->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa5/fa6:carryout'
     begin scope: 'tester/alu1/mul1/fa5/fa7:c'
     LUT5:I4->O            4   0.254   0.912  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa5/fa7:carryout'
     end scope: 'tester/alu1/mul1/fa5:M_fa7_carryout'
     LUT5:I3->O            1   0.250   1.137  Mmux_M_fa6_a141 (M_fa6_a<7>)
     LUT6:I0->O            3   0.254   1.042  Mmux_M_fa7_a141 (M_fa7_a<7>)
     begin scope: 'tester/alu1/mul1/fa7:a<7>'
     begin scope: 'tester/alu1/mul1/fa7/fa8:a'
     LUT5:I1->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa7/fa8:carryout'
     begin scope: 'tester/alu1/mul1/fa7/fa9:c'
     LUT5:I4->O            6   0.254   0.984  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa7/fa9:carryout'
     end scope: 'tester/alu1/mul1/fa7:M_fa9_carryout'
     LUT5:I3->O            1   0.250   1.137  Mmux_M_fa8_a161 (M_fa8_a<9>)
     LUT6:I0->O            3   0.254   1.042  Mmux_M_fa9_a161 (M_fa9_a<9>)
     begin scope: 'tester/alu1/mul1/fa9:a<9>'
     begin scope: 'tester/alu1/mul1/fa9/fa10:a'
     LUT4:I0->O            2   0.254   0.726  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa9/fa10:carryout'
     begin scope: 'tester/alu1/mul1/fa9/fa11:c'
     LUT6:I5->O            3   0.254   1.196  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa9/fa11:carryout'
     end scope: 'tester/alu1/mul1/fa9:M_fa11_carryout'
     LUT6:I1->O            3   0.254   1.196  Mmux_M_fa10_a31 (M_fa10_a<11>)
     begin scope: 'tester/alu1/mul1/fa10:a<11>'
     begin scope: 'tester/alu1/mul1/fa10/fa12:M_fa10_a<11>'
     LUT6:I1->O            3   0.254   0.874  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa10/fa12:carryout'
     end scope: 'tester/alu1/mul1/fa10:M_fa12_carryout'
     LUT4:I2->O            2   0.250   1.156  Mmux_M_fa11_a41 (M_fa11_a<12>)
     begin scope: 'tester/alu1/mul1/fa11:a<12>'
     begin scope: 'tester/alu1/mul1/fa11/fa13:M_fa11_a<12>'
     LUT6:I1->O            2   0.254   0.834  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa11/fa13:carryout'
     end scope: 'tester/alu1/mul1/fa11:M_fa13_carryout'
     LUT4:I2->O            3   0.250   1.196  Mmux_M_fa12_a51 (M_fa12_a<13>)
     begin scope: 'tester/alu1/mul1/fa12:M_fa12_a<13>'
     begin scope: 'tester/alu1/mul1/fa12/fa14:M_fa12_a<13>'
     LUT6:I1->O            2   0.254   0.834  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa12/fa14:carryout'
     end scope: 'tester/alu1/mul1/fa12:tester/alu1/mul1/fa12/M_fa14_carryout'
     LUT5:I3->O            2   0.250   1.156  Mmux_M_fa13_a61 (M_fa13_a<14>)
     begin scope: 'tester/alu1/mul1/fa13:a<14>'
     begin scope: 'tester/alu1/mul1/fa13/fa15:M_fa13_a<14>'
     LUT6:I1->O            1   0.254   1.137  Madd_carryout_lut<0>1 (carryout)
     end scope: 'tester/alu1/mul1/fa13/fa15:carryout'
     end scope: 'tester/alu1/mul1/fa13:M_fa15_carryout'
     LUT6:I0->O            1   0.254   0.682  Mmux_M_fa16_a71_SW1 (N78)
     LUT2:I1->O            1   0.254   0.682  Mmux_M_fa16_a71_SW2 (N84)
     LUT6:I5->O            1   0.254   0.910  Mmux_M_fa16_a71 (M_fa16_a<15>)
     end scope: 'tester/alu1/mul1:M_fa16_a<15>'
     LUT6:I3->O            1   0.235   1.112  result<15>8 (result<15>7)
     LUT6:I1->O            3   0.254   1.196  result<15>9 (result<15>)
     end scope: 'tester/alu1:result<15>'
     LUT5:I0->O            4   0.254   0.912  M_alu1_result[15]_GND_14_o_equal_48_o<15>11 (M_alu1_result[15]_GND_14_o_equal_48_o<15>1)
     LUT3:I1->O           12   0.250   1.069  M_alu1_result[15]_GND_14_o_equal_24_o<15>12 (M_alu1_result[15]_GND_14_o_equal_24_o<15>1)
     LUT5:I4->O            4   0.254   0.912  M_alu1_result[15]_GND_14_o_equal_40_o<15>1 (M_alu1_result[15]_GND_14_o_equal_40_o)
     LUT6:I4->O            1   0.250   0.958  M_state_q_out<11>21 (M_state_q_out<11>21)
     LUT6:I2->O            2   0.254   0.954  M_state_q_out<11>23 (M_state_q_out<11>2)
     LUT3:I0->O            2   0.235   0.954  M_state_q_out<21>13 (M_state_q_out<21>1)
     LUT6:I3->O            7   0.235   1.138  M_state_q_out<20>1 (out<19>)
     end scope: 'tester:out<19>'
     begin scope: 'wow:M_tester_out<19>'
     LUT6:I3->O            1   0.235   0.958  Sh15310 (Sh1539)
     LUT6:I2->O            1   0.254   0.681  Sh15311 (seg<3>)
     end scope: 'wow:seg<3>'
     OBUF:I->O                 2.912          io_seg_3_OBUF (io_seg<3>)
    ----------------------------------------
    Total                     58.102ns (13.963ns logic, 44.139ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24569728 / 32
-------------------------------------------------------------------------
Delay:               42.018ns (Levels of Logic = 46)
  Source:            io_dip<7> (PAD)
  Destination:       io_led<23> (PAD)

  Data Path: io_dip<7> to io_led<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           378   1.328   2.553  io_dip_7_IBUF (io_led_7_OBUF)
     LUT2:I0->O           35   0.250   2.000  Mmux_M_alu1_b101 (M_alu1_b<3>)
     begin scope: 'alu1:b<3>'
     begin scope: 'alu1/mul1:b<3>'
     begin scope: 'alu1/mul1/fa2:b<3>'
     begin scope: 'alu1/mul1/fa2/fa4:M_alu1_b<3>'
     LUT6:I1->O            3   0.254   0.994  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa2/fa4:carryout'
     end scope: 'alu1/mul1/fa2:M_fa4_carryout'
     LUT6:I3->O            3   0.235   0.766  Mmux_M_fa3_a111 (M_fa3_a<4>)
     begin scope: 'alu1/mul1/fa3:a<4>'
     begin scope: 'alu1/mul1/fa3/fa5:M_fa3_a<4>'
     LUT5:I4->O            4   0.254   1.234  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa3/fa5:carryout'
     begin scope: 'alu1/mul1/fa3/fa6:c'
     LUT5:I0->O            2   0.254   1.002  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa3/fa6:carryout'
     end scope: 'alu1/mul1/fa3:M_fa6_carryout'
     LUT5:I1->O            2   0.254   1.156  Mmux_M_fa4_a131 (M_fa4_a<6>)
     LUT5:I0->O            2   0.254   1.181  Mmux_M_fa5_a131 (M_fa5_a<6>)
     begin scope: 'alu1/mul1/fa6:a<6>'
     begin scope: 'alu1/mul1/fa6/fa7:a'
     LUT6:I0->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa7:carryout'
     begin scope: 'alu1/mul1/fa6/fa8:M_fa7_carryout'
     LUT6:I5->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa8:carryout'
     begin scope: 'alu1/mul1/fa6/fa9:M_fa8_carryout'
     LUT6:I5->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa9:carryout'
     begin scope: 'alu1/mul1/fa6/fa10:M_fa9_carryout'
     LUT6:I5->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa10:carryout'
     begin scope: 'alu1/mul1/fa6/fa11:M_fa10_carryout'
     LUT6:I5->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa11:carryout'
     begin scope: 'alu1/mul1/fa6/fa12:M_fa11_carryout'
     LUT6:I5->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa12:carryout'
     begin scope: 'alu1/mul1/fa6/fa13:M_fa12_carryout'
     LUT6:I5->O            3   0.254   0.766  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa13:carryout'
     begin scope: 'alu1/mul1/fa6/fa14:M_fa13_carryout'
     LUT6:I5->O            3   0.254   1.042  Madd_carryout_lut<0>1 (carryout)
     end scope: 'alu1/mul1/fa6/fa14:carryout'
     end scope: 'alu1/mul1/fa6:M_fa14_carryout'
     LUT5:I1->O            1   0.254   1.112  Mmux_M_fa7_a61 (M_fa7_a<14>)
     LUT5:I0->O            3   0.254   1.196  Mmux_M_fa8_a61 (M_fa8_a<14>)
     LUT5:I0->O            1   0.254   1.112  Mmux_M_fa9_a61 (M_fa9_a<14>)
     LUT5:I0->O            3   0.254   1.196  Mmux_M_fa10_a61 (M_fa10_a<14>)
     LUT5:I0->O            1   0.254   1.112  Mmux_M_fa11_a61 (M_fa11_a<14>)
     LUT5:I0->O            3   0.254   1.196  Mmux_M_fa12_a61 (M_fa12_a<14>)
     LUT5:I0->O            1   0.254   1.112  Mmux_M_fa13_a61 (M_fa13_a<14>)
     LUT5:I0->O            2   0.254   0.954  Mmux_M_fa14_a61 (M_fa14_a<14>)
     LUT5:I2->O            1   0.235   0.790  Mmux_M_fa15_a71_SW0 (N34)
     LUT6:I4->O            1   0.250   0.958  Mmux_M_fa15_a71 (M_fa15_a<15>)
     LUT6:I2->O            1   0.254   0.910  Mmux_M_fa16_a71 (M_fa16_a<15>)
     end scope: 'alu1/mul1:M_fa16_a<15>'
     LUT6:I3->O            1   0.235   1.112  result<15>9 (result<15>8)
     LUT6:I1->O            1   0.254   0.681  result<15>10 (io_led_23_OBUF)
     end scope: 'alu1:result<15>'
     OBUF:I->O                 2.912          io_led_23_OBUF (io_led<23>)
    ----------------------------------------
    Total                     42.018ns (11.287ns logic, 30.731ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.191|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tester/M_counter_q_25
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk                  |    2.787|         |         |         |
tester/M_counter_q_25|    3.328|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.21 secs
 
--> 

Total memory usage is 268068 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   58 (   0 filtered)
Number of infos    :   59 (   0 filtered)

