Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Sun Feb 22 07:38:06 2026
| Host              : GoldenFlower running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                        Violations  
---------  --------  ---------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert       9           
TIMING-46  Warning   Multicycle path with tied CE pins  7415        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.197        0.000                      0               165697        0.010        0.000                      0               165697        3.500        0.000                       0                 58731  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0           13.197        0.000                      0               165361        0.010        0.000                      0               165361        3.500        0.000                       0                 58731  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                17.397        0.000                      0                  336        0.143        0.000                      0                  336  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       13.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 0.379ns (6.024%)  route 5.912ns (93.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.074ns (routing 1.584ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.450ns, distribution 1.231ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.074     3.341    <hidden>
                  SLICE_X17Y65         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X17Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.113     3.454 f  <hidden>
                                       net (fo=126, routed)         1.596     5.050    <hidden>
    Routing       SLICE_X35Y104                                                     f  <hidden>
    Routing       SLICE_X35Y104        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                                    0.080     5.130 r  <hidden>
                                       net (fo=17, routed)          2.135     7.265    <hidden>
    Routing       SLICE_X21Y158                                                     r  <hidden>
    Routing       SLICE_X21Y158        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.186     7.451 r  <hidden>
                                       net (fo=129, routed)         2.181     9.632    <hidden>
    Routing       SLICE_X30Y203        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.681    22.897    <hidden>
                  SLICE_X30Y203        FDRE                                         r  <hidden>
                                       clock pessimism              0.185    23.082    
                                       clock uncertainty           -0.174    22.908    
                  SLICE_X30Y203        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                                   -0.079    22.829    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         22.829    
                                       arrival time                          -9.632    
  ---------------------------------------------------------------------------------
                                       slack                                 13.197    

Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 0.379ns (6.024%)  route 5.912ns (93.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.074ns (routing 1.584ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.450ns, distribution 1.231ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.074     3.341    <hidden>
                  SLICE_X17Y65         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X17Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.113     3.454 f  <hidden>
                                       net (fo=126, routed)         1.596     5.050    <hidden>
    Routing       SLICE_X35Y104                                                     f  <hidden>
    Routing       SLICE_X35Y104        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                                    0.080     5.130 r  <hidden>
                                       net (fo=17, routed)          2.135     7.265    <hidden>
    Routing       SLICE_X21Y158                                                     r  <hidden>
    Routing       SLICE_X21Y158        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.186     7.451 r  <hidden>
                                       net (fo=129, routed)         2.181     9.632    <hidden>
    Routing       SLICE_X30Y203        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.681    22.897    <hidden>
                  SLICE_X30Y203        FDRE                                         r  <hidden>
                                       clock pessimism              0.185    23.082    
                                       clock uncertainty           -0.174    22.908    
                  SLICE_X30Y203        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                                   -0.079    22.829    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         22.829    
                                       arrival time                          -9.632    
  ---------------------------------------------------------------------------------
                                       slack                                 13.197    

Slack (MET) :             13.197ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 0.379ns (6.024%)  route 5.912ns (93.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.074ns (routing 1.584ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.450ns, distribution 1.231ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.074     3.341    <hidden>
                  SLICE_X17Y65         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X17Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.113     3.454 f  <hidden>
                                       net (fo=126, routed)         1.596     5.050    <hidden>
    Routing       SLICE_X35Y104                                                     f  <hidden>
    Routing       SLICE_X35Y104        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                                    0.080     5.130 r  <hidden>
                                       net (fo=17, routed)          2.135     7.265    <hidden>
    Routing       SLICE_X21Y158                                                     r  <hidden>
    Routing       SLICE_X21Y158        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.186     7.451 r  <hidden>
                                       net (fo=129, routed)         2.181     9.632    <hidden>
    Routing       SLICE_X30Y203        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.681    22.897    <hidden>
                  SLICE_X30Y203        FDRE                                         r  <hidden>
                                       clock pessimism              0.185    23.082    
                                       clock uncertainty           -0.174    22.908    
                  SLICE_X30Y203        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                                   -0.079    22.829    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         22.829    
                                       arrival time                          -9.632    
  ---------------------------------------------------------------------------------
                                       slack                                 13.197    

Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 0.379ns (6.026%)  route 5.910ns (93.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.074ns (routing 1.584ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.450ns, distribution 1.231ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.074     3.341    <hidden>
                  SLICE_X17Y65         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X17Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.113     3.454 f  <hidden>
                                       net (fo=126, routed)         1.596     5.050    <hidden>
    Routing       SLICE_X35Y104                                                     f  <hidden>
    Routing       SLICE_X35Y104        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                                    0.080     5.130 r  <hidden>
                                       net (fo=17, routed)          2.135     7.265    <hidden>
    Routing       SLICE_X21Y158                                                     r  <hidden>
    Routing       SLICE_X21Y158        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.186     7.451 r  <hidden>
                                       net (fo=129, routed)         2.179     9.630    <hidden>
    Routing       SLICE_X30Y203        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.681    22.897    <hidden>
                  SLICE_X30Y203        FDRE                                         r  <hidden>
                                       clock pessimism              0.185    23.082    
                                       clock uncertainty           -0.174    22.908    
                  SLICE_X30Y203        FDRE (Setup_EFF_SLICEL_C_CE)
                                                                   -0.079    22.829    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         22.829    
                                       arrival time                          -9.630    
  ---------------------------------------------------------------------------------
                                       slack                                 13.199    

Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 0.379ns (6.026%)  route 5.910ns (93.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.074ns (routing 1.584ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.450ns, distribution 1.231ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.074     3.341    <hidden>
                  SLICE_X17Y65         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X17Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.113     3.454 f  <hidden>
                                       net (fo=126, routed)         1.596     5.050    <hidden>
    Routing       SLICE_X35Y104                                                     f  <hidden>
    Routing       SLICE_X35Y104        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                                    0.080     5.130 r  <hidden>
                                       net (fo=17, routed)          2.135     7.265    <hidden>
    Routing       SLICE_X21Y158                                                     r  <hidden>
    Routing       SLICE_X21Y158        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.186     7.451 r  <hidden>
                                       net (fo=129, routed)         2.179     9.630    <hidden>
    Routing       SLICE_X30Y203        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.681    22.897    <hidden>
                  SLICE_X30Y203        FDRE                                         r  <hidden>
                                       clock pessimism              0.185    23.082    
                                       clock uncertainty           -0.174    22.908    
                  SLICE_X30Y203        FDRE (Setup_FFF_SLICEL_C_CE)
                                                                   -0.079    22.829    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         22.829    
                                       arrival time                          -9.630    
  ---------------------------------------------------------------------------------
                                       slack                                 13.199    

Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 0.379ns (6.026%)  route 5.910ns (93.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.074ns (routing 1.584ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.450ns, distribution 1.231ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.074     3.341    <hidden>
                  SLICE_X17Y65         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X17Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.113     3.454 f  <hidden>
                                       net (fo=126, routed)         1.596     5.050    <hidden>
    Routing       SLICE_X35Y104                                                     f  <hidden>
    Routing       SLICE_X35Y104        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                                    0.080     5.130 r  <hidden>
                                       net (fo=17, routed)          2.135     7.265    <hidden>
    Routing       SLICE_X21Y158                                                     r  <hidden>
    Routing       SLICE_X21Y158        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.186     7.451 r  <hidden>
                                       net (fo=129, routed)         2.179     9.630    <hidden>
    Routing       SLICE_X30Y203        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.681    22.897    <hidden>
                  SLICE_X30Y203        FDRE                                         r  <hidden>
                                       clock pessimism              0.185    23.082    
                                       clock uncertainty           -0.174    22.908    
                  SLICE_X30Y203        FDRE (Setup_GFF_SLICEL_C_CE)
                                                                   -0.079    22.829    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         22.829    
                                       arrival time                          -9.630    
  ---------------------------------------------------------------------------------
                                       slack                                 13.199    

Slack (MET) :             13.199ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 0.379ns (6.026%)  route 5.910ns (93.974%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 12.897 - 10.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.074ns (routing 1.584ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.681ns (routing 1.450ns, distribution 1.231ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.074     3.341    <hidden>
                  SLICE_X17Y65         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X17Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.113     3.454 f  <hidden>
                                       net (fo=126, routed)         1.596     5.050    <hidden>
    Routing       SLICE_X35Y104                                                     f  <hidden>
    Routing       SLICE_X35Y104        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                                    0.080     5.130 r  <hidden>
                                       net (fo=17, routed)          2.135     7.265    <hidden>
    Routing       SLICE_X21Y158                                                     r  <hidden>
    Routing       SLICE_X21Y158        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.186     7.451 r  <hidden>
                                       net (fo=129, routed)         2.179     9.630    <hidden>
    Routing       SLICE_X30Y203        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.681    22.897    <hidden>
                  SLICE_X30Y203        FDRE                                         r  <hidden>
                                       clock pessimism              0.185    23.082    
                                       clock uncertainty           -0.174    22.908    
                  SLICE_X30Y203        FDRE (Setup_HFF_SLICEL_C_CE)
                                                                   -0.079    22.829    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         22.829    
                                       arrival time                          -9.630    
  ---------------------------------------------------------------------------------
                                       slack                                 13.199    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 0.379ns (6.024%)  route 5.912ns (93.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 12.903 - 10.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.074ns (routing 1.584ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.687ns (routing 1.450ns, distribution 1.237ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.074     3.341    <hidden>
                  SLICE_X17Y65         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X17Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.113     3.454 f  <hidden>
                                       net (fo=126, routed)         1.596     5.050    <hidden>
    Routing       SLICE_X35Y104                                                     f  <hidden>
    Routing       SLICE_X35Y104        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                                    0.080     5.130 r  <hidden>
                                       net (fo=17, routed)          2.135     7.265    <hidden>
    Routing       SLICE_X21Y158                                                     r  <hidden>
    Routing       SLICE_X21Y158        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.186     7.451 r  <hidden>
                                       net (fo=129, routed)         2.181     9.632    <hidden>
    Routing       SLICE_X29Y203        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.687    22.903    <hidden>
                  SLICE_X29Y203        FDRE                                         r  <hidden>
                                       clock pessimism              0.185    23.088    
                                       clock uncertainty           -0.174    22.914    
                  SLICE_X29Y203        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                                   -0.080    22.834    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         22.834    
                                       arrival time                          -9.632    
  ---------------------------------------------------------------------------------
                                       slack                                 13.202    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 0.379ns (6.024%)  route 5.912ns (93.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 12.903 - 10.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.074ns (routing 1.584ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.687ns (routing 1.450ns, distribution 1.237ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.074     3.341    <hidden>
                  SLICE_X17Y65         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X17Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.113     3.454 f  <hidden>
                                       net (fo=126, routed)         1.596     5.050    <hidden>
    Routing       SLICE_X35Y104                                                     f  <hidden>
    Routing       SLICE_X35Y104        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                                    0.080     5.130 r  <hidden>
                                       net (fo=17, routed)          2.135     7.265    <hidden>
    Routing       SLICE_X21Y158                                                     r  <hidden>
    Routing       SLICE_X21Y158        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.186     7.451 r  <hidden>
                                       net (fo=129, routed)         2.181     9.632    <hidden>
    Routing       SLICE_X29Y203        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.687    22.903    <hidden>
                  SLICE_X29Y203        FDRE                                         r  <hidden>
                                       clock pessimism              0.185    23.088    
                                       clock uncertainty           -0.174    22.914    
                  SLICE_X29Y203        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                                   -0.080    22.834    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         22.834    
                                       arrival time                          -9.632    
  ---------------------------------------------------------------------------------
                                       slack                                 13.202    

Slack (MET) :             13.202ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 0.379ns (6.024%)  route 5.912ns (93.976%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 12.903 - 10.000 ) 
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.074ns (routing 1.584ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.687ns (routing 1.450ns, distribution 1.237ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.074     3.341    <hidden>
                  SLICE_X17Y65         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X17Y65         FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.113     3.454 f  <hidden>
                                       net (fo=126, routed)         1.596     5.050    <hidden>
    Routing       SLICE_X35Y104                                                     f  <hidden>
    Routing       SLICE_X35Y104        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                                    0.080     5.130 r  <hidden>
                                       net (fo=17, routed)          2.135     7.265    <hidden>
    Routing       SLICE_X21Y158                                                     r  <hidden>
    Routing       SLICE_X21Y158        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                                    0.186     7.451 r  <hidden>
                                       net (fo=129, routed)         2.181     9.632    <hidden>
    Routing       SLICE_X29Y203        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.687    22.903    <hidden>
                  SLICE_X29Y203        FDRE                                         r  <hidden>
                                       clock pessimism              0.185    23.088    
                                       clock uncertainty           -0.174    22.914    
                  SLICE_X29Y203        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                                   -0.080    22.834    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         22.834    
                                       arrival time                          -9.632    
  ---------------------------------------------------------------------------------
                                       slack                                 13.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.111ns (39.928%)  route 0.167ns (60.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.209ns
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.637ns (routing 1.450ns, distribution 1.187ns)
  Clock Net Delay (Destination): 2.942ns (routing 1.584ns, distribution 1.358ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.637     2.853    <hidden>
                  SLICE_X34Y59         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X34Y59         FDRE (Prop_BFF_SLICEM_C_Q)
                                                                    0.111     2.964 r  <hidden>
                                       net (fo=1, routed)           0.167     3.131    <hidden>
    Routing       SLICE_X33Y60         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.942     3.209    <hidden>
                  SLICE_X33Y60         FDRE                                         r  <hidden>
                                       clock pessimism             -0.188     3.021    
                  SLICE_X33Y60         FDRE (Hold_HFF_SLICEL_C_D)
                                                                    0.101     3.122    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -3.122    
                                       arrival time                           3.131    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.112ns (51.376%)  route 0.106ns (48.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.745ns (routing 1.450ns, distribution 1.295ns)
  Clock Net Delay (Destination): 3.195ns (routing 1.584ns, distribution 1.611ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.745     2.961    <hidden>
                  SLICE_X48Y100        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X48Y100        FDRE (Prop_DFF_SLICEL_C_Q)
                                                                    0.112     3.073 r  <hidden>
                                       net (fo=1, routed)           0.106     3.179    <hidden>
    Routing       RAMB36_X1Y20         RAMB36E2                                     r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.195     3.462    <hidden>
                  RAMB36_X1Y20         RAMB36E2                                     r  <hidden>
                                       clock pessimism             -0.244     3.217    
                  RAMB36_X1Y20         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                                   -0.048     3.169    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -3.169    
                                       arrival time                           3.179    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.113ns (31.300%)  route 0.248ns (68.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.645ns (routing 1.450ns, distribution 1.195ns)
  Clock Net Delay (Destination): 3.033ns (routing 1.584ns, distribution 1.449ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.645     2.861    <hidden>
                  SLICE_X36Y60         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                                    0.113     2.974 r  <hidden>
                                       net (fo=2, routed)           0.248     3.222    <hidden>
    Routing       SLICE_X42Y58         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.033     3.300    <hidden>
                  SLICE_X42Y58         FDRE                                         r  <hidden>
                                       clock pessimism             -0.188     3.112    
                  SLICE_X42Y58         FDRE (Hold_GFF_SLICEL_C_D)
                                                                    0.101     3.213    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -3.213    
                                       arrival time                           3.222    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.111ns (46.020%)  route 0.130ns (53.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.680ns (routing 1.450ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.993ns (routing 1.584ns, distribution 1.409ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.680     2.896    <hidden>
                  SLICE_X31Y199        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y199        FDRE (Prop_FFF_SLICEM_C_Q)
                                                                    0.111     3.007 r  <hidden>
                                       net (fo=4, routed)           0.130     3.137    <hidden>
    Routing       SLICE_X32Y199        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.993     3.260    <hidden>
                  SLICE_X32Y199        FDRE                                         r  <hidden>
                                       clock pessimism             -0.234     3.026    
                  SLICE_X32Y199        FDRE (Hold_DFF2_SLICEM_C_D)
                                                                    0.102     3.128    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -3.128    
                                       arrival time                           3.137    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.114ns (47.380%)  route 0.127ns (52.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.199ns
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      2.624ns (routing 1.450ns, distribution 1.174ns)
  Clock Net Delay (Destination): 2.932ns (routing 1.584ns, distribution 1.348ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.624     2.840    <hidden>
                  SLICE_X31Y39         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X31Y39         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.114     2.954 r  <hidden>
                                       net (fo=4, routed)           0.127     3.081    <hidden>
    Routing       SLICE_X32Y39         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.932     3.199    <hidden>
                  SLICE_X32Y39         FDRE                                         r  <hidden>
                                       clock pessimism             -0.230     2.969    
                  SLICE_X32Y39         FDRE (Hold_CFF2_SLICEM_C_D)
                                                                    0.102     3.071    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -3.071    
                                       arrival time                           3.081    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.112ns (48.485%)  route 0.119ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.848ns (routing 1.450ns, distribution 1.398ns)
  Clock Net Delay (Destination): 3.160ns (routing 1.584ns, distribution 1.576ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.848     3.064    <hidden>
                  SLICE_X54Y138        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X54Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.112     3.176 r  <hidden>
                                       net (fo=1, routed)           0.119     3.295    <hidden>
    Routing       SLICE_X53Y138        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.160     3.427    <hidden>
                  SLICE_X53Y138        FDRE                                         r  <hidden>
                                       clock pessimism             -0.244     3.183    
                  SLICE_X53Y138        FDRE (Hold_BFF2_SLICEM_C_D)
                                                                    0.102     3.285    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -3.285    
                                       arrival time                           3.295    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.111ns (47.845%)  route 0.121ns (52.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    2.847ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      2.631ns (routing 1.450ns, distribution 1.181ns)
  Clock Net Delay (Destination): 2.936ns (routing 1.584ns, distribution 1.352ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.631     2.847    <hidden>
                  SLICE_X37Y70         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y70         FDRE (Prop_BFF_SLICEM_C_Q)
                                                                    0.111     2.958 r  <hidden>
                                       net (fo=1, routed)           0.121     3.079    <hidden>
    Routing       SLICE_X36Y69         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.936     3.203    <hidden>
                  SLICE_X36Y69         FDRE                                         r  <hidden>
                                       clock pessimism             -0.236     2.967    
                  SLICE_X36Y69         FDRE (Hold_DFF2_SLICEL_C_D)
                                                                    0.102     3.069    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -3.069    
                                       arrival time                           3.079    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.112ns (46.862%)  route 0.127ns (53.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.403ns
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.820ns (routing 1.450ns, distribution 1.370ns)
  Clock Net Delay (Destination): 3.136ns (routing 1.584ns, distribution 1.552ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.820     3.036    <hidden>
                  SLICE_X7Y104         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y104         FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.112     3.148 r  <hidden>
                                       net (fo=1, routed)           0.127     3.275    <hidden>
    Routing       SLICE_X6Y103         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.136     3.403    <hidden>
                  SLICE_X6Y103         FDRE                                         r  <hidden>
                                       clock pessimism             -0.240     3.163    
                  SLICE_X6Y103         FDRE (Hold_DFF2_SLICEL_C_D)
                                                                    0.102     3.265    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -3.265    
                                       arrival time                           3.275    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.112ns (47.257%)  route 0.125ns (52.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.204ns
    Source Clock Delay      (SCD):    2.842ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      2.626ns (routing 1.450ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.937ns (routing 1.584ns, distribution 1.353ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.626     2.842    <hidden>
                  SLICE_X37Y78         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X37Y78         FDRE (Prop_AFF_SLICEM_C_Q)
                                                                    0.112     2.954 r  <hidden>
                                       net (fo=1, routed)           0.125     3.079    <hidden>
    Routing       SLICE_X38Y78         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.937     3.204    <hidden>
                  SLICE_X38Y78         FDRE                                         r  <hidden>
                                       clock pessimism             -0.236     2.968    
                  SLICE_X38Y78         FDRE (Hold_HFF_SLICEM_C_D)
                                                                    0.101     3.069    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -3.069    
                                       arrival time                           3.079    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.114ns (47.303%)  route 0.127ns (52.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.817ns (routing 1.450ns, distribution 1.367ns)
  Clock Net Delay (Destination): 3.135ns (routing 1.584ns, distribution 1.551ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.817     3.033    <hidden>
                  SLICE_X7Y101         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y101         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.114     3.147 r  <hidden>
                                       net (fo=1, routed)           0.127     3.274    <hidden>
    Routing       SLICE_X6Y102         FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.135     3.402    <hidden>
                  SLICE_X6Y102         FDRE                                         r  <hidden>
                                       clock pessimism             -0.240     3.162    
                  SLICE_X6Y102         FDRE (Hold_BFF2_SLICEL_C_D)
                                                                    0.102     3.264    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -3.264    
                                       arrival time                           3.274    
  ---------------------------------------------------------------------------------
                                       slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y28  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y29  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y27  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X2Y26  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y19  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y20  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X1Y20  <hidden>
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X7Y101  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X7Y101  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X7Y101  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X7Y101  <hidden>
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X7Y101  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X7Y101  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X7Y101  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            0.762         5.000       4.238      SLICE_X7Y101  <hidden>



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       17.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.397ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.268ns (12.128%)  route 1.942ns (87.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 13.045 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.145     3.412    <hidden>
                  SLICE_X8Y113         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y113         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.118     3.530 f  <hidden>
                                       net (fo=8, routed)           1.495     5.024    <hidden>
    Routing       SLICE_X9Y75                                                       f  <hidden>
    Routing       SLICE_X9Y75          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                                    0.150     5.174 f  <hidden>
                                       net (fo=30, routed)          0.447     5.621    <hidden>
    Routing       SLICE_X7Y76          FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.829    23.045    <hidden>
                  SLICE_X7Y76          FDPE                                         r  <hidden>
                                       clock pessimism              0.240    23.285    
                                       clock uncertainty           -0.174    23.111    
                  SLICE_X7Y76          FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                                   -0.093    23.018    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         23.018    
                                       arrival time                          -5.621    
  ---------------------------------------------------------------------------------
                                       slack                                 17.397    

Slack (MET) :             17.397ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.268ns (12.128%)  route 1.942ns (87.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 13.045 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.145     3.412    <hidden>
                  SLICE_X8Y113         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y113         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.118     3.530 f  <hidden>
                                       net (fo=8, routed)           1.495     5.024    <hidden>
    Routing       SLICE_X9Y75                                                       f  <hidden>
    Routing       SLICE_X9Y75          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                                    0.150     5.174 f  <hidden>
                                       net (fo=30, routed)          0.447     5.621    <hidden>
    Routing       SLICE_X7Y76          FDCE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.829    23.045    <hidden>
                  SLICE_X7Y76          FDCE                                         r  <hidden>
                                       clock pessimism              0.240    23.285    
                                       clock uncertainty           -0.174    23.111    
                  SLICE_X7Y76          FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                                   -0.093    23.018    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         23.018    
                                       arrival time                          -5.621    
  ---------------------------------------------------------------------------------
                                       slack                                 17.397    

Slack (MET) :             17.397ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.268ns (12.128%)  route 1.942ns (87.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 13.045 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.145     3.412    <hidden>
                  SLICE_X8Y113         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y113         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.118     3.530 f  <hidden>
                                       net (fo=8, routed)           1.495     5.024    <hidden>
    Routing       SLICE_X9Y75                                                       f  <hidden>
    Routing       SLICE_X9Y75          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                                    0.150     5.174 f  <hidden>
                                       net (fo=30, routed)          0.447     5.621    <hidden>
    Routing       SLICE_X7Y76          FDCE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.829    23.045    <hidden>
                  SLICE_X7Y76          FDCE                                         r  <hidden>
                                       clock pessimism              0.240    23.285    
                                       clock uncertainty           -0.174    23.111    
                  SLICE_X7Y76          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                                   -0.093    23.018    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         23.018    
                                       arrival time                          -5.621    
  ---------------------------------------------------------------------------------
                                       slack                                 17.397    

Slack (MET) :             17.397ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.268ns (12.128%)  route 1.942ns (87.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 13.045 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.145     3.412    <hidden>
                  SLICE_X8Y113         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y113         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.118     3.530 f  <hidden>
                                       net (fo=8, routed)           1.495     5.024    <hidden>
    Routing       SLICE_X9Y75                                                       f  <hidden>
    Routing       SLICE_X9Y75          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                                    0.150     5.174 f  <hidden>
                                       net (fo=30, routed)          0.447     5.621    <hidden>
    Routing       SLICE_X7Y76          FDCE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.829    23.045    <hidden>
                  SLICE_X7Y76          FDCE                                         r  <hidden>
                                       clock pessimism              0.240    23.285    
                                       clock uncertainty           -0.174    23.111    
                  SLICE_X7Y76          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                                   -0.093    23.018    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         23.018    
                                       arrival time                          -5.621    
  ---------------------------------------------------------------------------------
                                       slack                                 17.397    

Slack (MET) :             17.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.268ns (12.145%)  route 1.939ns (87.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 13.045 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.145     3.412    <hidden>
                  SLICE_X8Y113         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y113         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.118     3.530 f  <hidden>
                                       net (fo=8, routed)           1.495     5.024    <hidden>
    Routing       SLICE_X9Y75                                                       f  <hidden>
    Routing       SLICE_X9Y75          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                                    0.150     5.174 f  <hidden>
                                       net (fo=30, routed)          0.444     5.618    <hidden>
    Routing       SLICE_X7Y76          FDCE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.829    23.045    <hidden>
                  SLICE_X7Y76          FDCE                                         r  <hidden>
                                       clock pessimism              0.240    23.285    
                                       clock uncertainty           -0.174    23.111    
                  SLICE_X7Y76          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                                   -0.093    23.018    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         23.018    
                                       arrival time                          -5.618    
  ---------------------------------------------------------------------------------
                                       slack                                 17.400    

Slack (MET) :             17.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.268ns (12.145%)  route 1.939ns (87.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 13.045 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.145     3.412    <hidden>
                  SLICE_X8Y113         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y113         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.118     3.530 f  <hidden>
                                       net (fo=8, routed)           1.495     5.024    <hidden>
    Routing       SLICE_X9Y75                                                       f  <hidden>
    Routing       SLICE_X9Y75          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                                    0.150     5.174 f  <hidden>
                                       net (fo=30, routed)          0.444     5.618    <hidden>
    Routing       SLICE_X7Y76          FDCE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.829    23.045    <hidden>
                  SLICE_X7Y76          FDCE                                         r  <hidden>
                                       clock pessimism              0.240    23.285    
                                       clock uncertainty           -0.174    23.111    
                  SLICE_X7Y76          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                                   -0.093    23.018    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         23.018    
                                       arrival time                          -5.618    
  ---------------------------------------------------------------------------------
                                       slack                                 17.400    

Slack (MET) :             17.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.268ns (12.145%)  route 1.939ns (87.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 13.045 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.145     3.412    <hidden>
                  SLICE_X8Y113         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y113         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.118     3.530 f  <hidden>
                                       net (fo=8, routed)           1.495     5.024    <hidden>
    Routing       SLICE_X9Y75                                                       f  <hidden>
    Routing       SLICE_X9Y75          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                                    0.150     5.174 f  <hidden>
                                       net (fo=30, routed)          0.444     5.618    <hidden>
    Routing       SLICE_X7Y76          FDCE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.829    23.045    <hidden>
                  SLICE_X7Y76          FDCE                                         r  <hidden>
                                       clock pessimism              0.240    23.285    
                                       clock uncertainty           -0.174    23.111    
                  SLICE_X7Y76          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                                   -0.093    23.018    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         23.018    
                                       arrival time                          -5.618    
  ---------------------------------------------------------------------------------
                                       slack                                 17.400    

Slack (MET) :             17.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.268ns (12.145%)  route 1.939ns (87.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 13.045 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.145     3.412    <hidden>
                  SLICE_X8Y113         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y113         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.118     3.530 f  <hidden>
                                       net (fo=8, routed)           1.495     5.024    <hidden>
    Routing       SLICE_X9Y75                                                       f  <hidden>
    Routing       SLICE_X9Y75          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                                    0.150     5.174 f  <hidden>
                                       net (fo=30, routed)          0.444     5.618    <hidden>
    Routing       SLICE_X7Y76          FDCE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.829    23.045    <hidden>
                  SLICE_X7Y76          FDCE                                         r  <hidden>
                                       clock pessimism              0.240    23.285    
                                       clock uncertainty           -0.174    23.111    
                  SLICE_X7Y76          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                                   -0.093    23.018    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         23.018    
                                       arrival time                          -5.618    
  ---------------------------------------------------------------------------------
                                       slack                                 17.400    

Slack (MET) :             17.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.268ns (12.145%)  route 1.939ns (87.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 13.045 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.145     3.412    <hidden>
                  SLICE_X8Y113         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y113         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.118     3.530 f  <hidden>
                                       net (fo=8, routed)           1.495     5.024    <hidden>
    Routing       SLICE_X9Y75                                                       f  <hidden>
    Routing       SLICE_X9Y75          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                                    0.150     5.174 f  <hidden>
                                       net (fo=30, routed)          0.444     5.618    <hidden>
    Routing       SLICE_X7Y76          FDCE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.829    23.045    <hidden>
                  SLICE_X7Y76          FDCE                                         r  <hidden>
                                       clock pessimism              0.240    23.285    
                                       clock uncertainty           -0.174    23.111    
                  SLICE_X7Y76          FDCE (Recov_GFF_SLICEM_C_CLR)
                                                                   -0.093    23.018    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         23.018    
                                       arrival time                          -5.618    
  ---------------------------------------------------------------------------------
                                       slack                                 17.400    

Slack (MET) :             17.400ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_0 rise@20.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.268ns (12.145%)  route 1.939ns (87.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 13.045 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.145     3.412    <hidden>
                  SLICE_X8Y113         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X8Y113         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                                    0.118     3.530 f  <hidden>
                                       net (fo=8, routed)           1.495     5.024    <hidden>
    Routing       SLICE_X9Y75                                                       f  <hidden>
    Routing       SLICE_X9Y75          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                                    0.150     5.174 f  <hidden>
                                       net (fo=30, routed)          0.444     5.618    <hidden>
    Routing       SLICE_X7Y76          FDCE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                   20.000    20.000 r  
                  PS8_X0Y0             PS8                          0.000    20.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181    20.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035    20.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.829    23.045    <hidden>
                  SLICE_X7Y76          FDCE                                         r  <hidden>
                                       clock pessimism              0.240    23.285    
                                       clock uncertainty           -0.174    23.111    
                  SLICE_X7Y76          FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                                   -0.093    23.018    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         23.018    
                                       arrival time                          -5.618    
  ---------------------------------------------------------------------------------
                                       slack                                 17.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.009%)  route 0.087ns (50.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.703ns (routing 0.886ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.971ns, distribution 0.891ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.703     1.854    <hidden>
                  SLICE_X12Y114        FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y114        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.084     1.938 f  <hidden>
                                       net (fo=5, routed)           0.087     2.025    <hidden>
    Routing       SLICE_X11Y114        FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.862     2.049    <hidden>
                  SLICE_X11Y114        FDPE                                         r  <hidden>
                                       clock pessimism             -0.149     1.900    
                  SLICE_X11Y114        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                                   -0.018     1.882    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -1.882    
                                       arrival time                           2.025    
  ---------------------------------------------------------------------------------
                                       slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.084ns (49.009%)  route 0.087ns (50.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.703ns (routing 0.886ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.971ns, distribution 0.891ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.703     1.854    <hidden>
                  SLICE_X12Y114        FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y114        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.084     1.938 f  <hidden>
                                       net (fo=5, routed)           0.087     2.025    <hidden>
    Routing       SLICE_X11Y114        FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.862     2.049    <hidden>
                  SLICE_X11Y114        FDPE                                         r  <hidden>
                                       clock pessimism             -0.149     1.900    
                  SLICE_X11Y114        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                                   -0.018     1.882    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -1.882    
                                       arrival time                           2.025    
  ---------------------------------------------------------------------------------
                                       slack                                  0.143    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.085ns (49.814%)  route 0.086ns (50.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.717ns (routing 0.886ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.971ns, distribution 0.917ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.717     1.868    <hidden>
                  SLICE_X6Y76          FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y76          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.085     1.953 f  <hidden>
                                       net (fo=3, routed)           0.086     2.039    <hidden>
    Routing       SLICE_X6Y77          FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.888     2.075    <hidden>
                  SLICE_X6Y77          FDPE                                         r  <hidden>
                                       clock pessimism             -0.179     1.896    
                  SLICE_X6Y77          FDPE (Remov_AFF_SLICEL_C_PRE)
                                                                   -0.018     1.878    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -1.878    
                                       arrival time                           2.039    
  ---------------------------------------------------------------------------------
                                       slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.085ns (49.814%)  route 0.086ns (50.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.717ns (routing 0.886ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.971ns, distribution 0.917ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.717     1.868    <hidden>
                  SLICE_X6Y76          FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y76          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.085     1.953 f  <hidden>
                                       net (fo=3, routed)           0.086     2.039    <hidden>
    Routing       SLICE_X6Y77          FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.888     2.075    <hidden>
                  SLICE_X6Y77          FDPE                                         r  <hidden>
                                       clock pessimism             -0.179     1.896    
                  SLICE_X6Y77          FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                                   -0.018     1.878    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -1.878    
                                       arrival time                           2.039    
  ---------------------------------------------------------------------------------
                                       slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.084ns (44.067%)  route 0.107ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.706ns (routing 0.886ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.971ns, distribution 0.894ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.706     1.857    <hidden>
                  SLICE_X12Y73         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y73         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.084     1.941 f  <hidden>
                                       net (fo=3, routed)           0.107     2.047    <hidden>
    Routing       SLICE_X11Y72         FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.865     2.052    <hidden>
                  SLICE_X11Y72         FDPE                                         r  <hidden>
                                       clock pessimism             -0.149     1.903    
                  SLICE_X11Y72         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                                   -0.018     1.885    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -1.885    
                                       arrival time                           2.047    
  ---------------------------------------------------------------------------------
                                       slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.084ns (44.067%)  route 0.107ns (55.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.706ns (routing 0.886ns, distribution 0.820ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.971ns, distribution 0.894ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.706     1.857    <hidden>
                  SLICE_X12Y73         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y73         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                                    0.084     1.941 f  <hidden>
                                       net (fo=3, routed)           0.107     2.047    <hidden>
    Routing       SLICE_X11Y72         FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.865     2.052    <hidden>
                  SLICE_X11Y72         FDPE                                         r  <hidden>
                                       clock pessimism             -0.149     1.903    
                  SLICE_X11Y72         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                                   -0.018     1.885    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -1.885    
                                       arrival time                           2.047    
  ---------------------------------------------------------------------------------
                                       slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.085ns (52.386%)  route 0.077ns (47.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      1.702ns (routing 0.886ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.971ns, distribution 0.896ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.702     1.853    <hidden>
                  SLICE_X14Y114        FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y114        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.085     1.938 f  <hidden>
                                       net (fo=5, routed)           0.077     2.015    <hidden>
    Routing       SLICE_X13Y114        FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.867     2.054    <hidden>
                  SLICE_X13Y114        FDPE                                         r  <hidden>
                                       clock pessimism             -0.184     1.871    
                  SLICE_X13Y114        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                                   -0.018     1.853    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -1.853    
                                       arrival time                           2.015    
  ---------------------------------------------------------------------------------
                                       slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.085ns (52.386%)  route 0.077ns (47.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      1.702ns (routing 0.886ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.971ns, distribution 0.896ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.702     1.853    <hidden>
                  SLICE_X14Y114        FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X14Y114        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.085     1.938 f  <hidden>
                                       net (fo=5, routed)           0.077     2.015    <hidden>
    Routing       SLICE_X13Y114        FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.867     2.054    <hidden>
                  SLICE_X13Y114        FDPE                                         r  <hidden>
                                       clock pessimism             -0.184     1.871    
                  SLICE_X13Y114        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                                   -0.018     1.853    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -1.853    
                                       arrival time                           2.015    
  ---------------------------------------------------------------------------------
                                       slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.397%)  route 0.084ns (49.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.723ns (routing 0.886ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.971ns, distribution 0.918ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.723     1.874    <hidden>
                  SLICE_X6Y111         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y111         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.085     1.959 f  <hidden>
                                       net (fo=3, routed)           0.084     2.042    <hidden>
    Routing       SLICE_X6Y112         FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.889     2.076    <hidden>
                  SLICE_X6Y112         FDPE                                         r  <hidden>
                                       clock pessimism             -0.179     1.897    
                  SLICE_X6Y112         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                                   -0.018     1.879    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -1.879    
                                       arrival time                           2.042    
  ---------------------------------------------------------------------------------
                                       slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.085ns (50.397%)  route 0.084ns (49.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.723ns (routing 0.886ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.971ns, distribution 0.918ns)
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.723     1.874    <hidden>
                  SLICE_X6Y111         FDPE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y111         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                                    0.085     1.959 f  <hidden>
                                       net (fo=3, routed)           0.084     2.042    <hidden>
    Routing       SLICE_X6Y112         FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.889     2.076    <hidden>
                  SLICE_X6Y112         FDPE                                         r  <hidden>
                                       clock pessimism             -0.179     1.897    
                  SLICE_X6Y112         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                                   -0.018     1.879    <hidden>
  ---------------------------------------------------------------------------------
                                       required time                         -1.879    
                                       arrival time                           2.042    
  ---------------------------------------------------------------------------------
                                       slack                                  0.164    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.998ns  (logic 0.227ns (11.361%)  route 1.771ns (88.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.840ns (routing 1.450ns, distribution 1.390ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                                       net (fo=1, routed)           1.562     1.562    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    Routing       SLICE_X11Y138                                                     f  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    Routing       SLICE_X11Y138        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                                    0.227     1.789 r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                                       net (fo=1, routed)           0.209     1.998    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    Routing       SLICE_X11Y138        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.840     3.056    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                  SLICE_X11Y138        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.104ns (12.591%)  route 0.722ns (87.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.890ns (routing 0.971ns, distribution 0.919ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
    Routing       PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/EMIOGPIOO[95]
                                       net (fo=1, routed)           0.668     0.668    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    Routing       SLICE_X11Y138                                                     f  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    Routing       SLICE_X11Y138        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                                    0.104     0.772 r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                                       net (fo=1, routed)           0.054     0.826    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    Routing       SLICE_X11Y138        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.890     2.077    design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
                  SLICE_X11Y138        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 0.198ns (7.079%)  route 2.599ns (92.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.689ns (routing 1.450ns, distribution 1.239ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.140     3.407    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.116     3.523 f  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.946     4.469    <hidden>
    Routing       SLICE_X11Y116                                                     f  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.082     4.551 r  <hidden>
                                       net (fo=12, routed)          1.653     6.204    <hidden>
    Routing       SLICE_X23Y186        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.689     2.905    <hidden>
                  SLICE_X23Y186        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.735ns  (logic 0.198ns (7.239%)  route 2.537ns (92.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.689ns (routing 1.450ns, distribution 1.239ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.140     3.407    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.116     3.523 f  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.946     4.469    <hidden>
    Routing       SLICE_X11Y116                                                     f  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.082     4.551 r  <hidden>
                                       net (fo=12, routed)          1.591     6.142    <hidden>
    Routing       SLICE_X23Y187        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.689     2.905    <hidden>
                  SLICE_X23Y187        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.303ns  (logic 0.206ns (8.944%)  route 2.097ns (91.056%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.817ns (routing 1.450ns, distribution 1.367ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.140     3.407    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.116     3.523 f  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.946     4.469    <hidden>
    Routing       SLICE_X11Y116                                                     f  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                                    0.090     4.559 r  <hidden>
                                       net (fo=12, routed)          1.151     5.710    <hidden>
    Routing       SLICE_X18Y154        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.817     3.033    <hidden>
                  SLICE_X18Y154        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.260ns  (logic 0.206ns (9.115%)  route 2.054ns (90.885%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.814ns (routing 1.450ns, distribution 1.364ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.140     3.407    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.116     3.523 f  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.946     4.469    <hidden>
    Routing       SLICE_X11Y116                                                     f  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                                    0.090     4.559 r  <hidden>
                                       net (fo=12, routed)          1.108     5.667    <hidden>
    Routing       SLICE_X18Y152        FDRE                                         r  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.814     3.030    <hidden>
                  SLICE_X18Y152        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.810ns  (logic 0.113ns (6.242%)  route 1.697ns (93.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.149     3.416    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X13Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.113     3.529 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=534, routed)         1.697     5.227    <hidden>
    Routing       SLICE_X4Y101         FDPE                                         f  <hidden>  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.819     3.035    <hidden>
                  SLICE_X4Y101         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.810ns  (logic 0.113ns (6.242%)  route 1.697ns (93.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.149ns (routing 1.584ns, distribution 1.565ns)
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.149     3.416    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X13Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.113     3.529 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=534, routed)         1.697     5.227    <hidden>
    Routing       SLICE_X4Y101         FDPE                                         f  <hidden>  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.819     3.035    <hidden>
                  SLICE_X4Y101         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.777ns  (logic 0.206ns (11.592%)  route 1.571ns (88.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.450ns, distribution 1.342ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.140     3.407    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.116     3.523 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.946     4.469    <hidden>
    Routing       SLICE_X11Y116                                                     r  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                                    0.090     4.559 f  <hidden>
                                       net (fo=12, routed)          0.625     5.184    <hidden>
    Routing       SLICE_X11Y86         FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.792     3.008    <hidden>
                  SLICE_X11Y86         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.777ns  (logic 0.206ns (11.592%)  route 1.571ns (88.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.450ns, distribution 1.342ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.140     3.407    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.116     3.523 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.946     4.469    <hidden>
    Routing       SLICE_X11Y116                                                     r  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                                    0.090     4.559 f  <hidden>
                                       net (fo=12, routed)          0.625     5.184    <hidden>
    Routing       SLICE_X11Y86         FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.792     3.008    <hidden>
                  SLICE_X11Y86         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.777ns  (logic 0.206ns (11.592%)  route 1.571ns (88.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.450ns, distribution 1.342ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.140     3.407    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.116     3.523 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.946     4.469    <hidden>
    Routing       SLICE_X11Y116                                                     r  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                                    0.090     4.559 f  <hidden>
                                       net (fo=12, routed)          0.625     5.184    <hidden>
    Routing       SLICE_X11Y86         FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.792     3.008    <hidden>
                  SLICE_X11Y86         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.777ns  (logic 0.206ns (11.592%)  route 1.571ns (88.408%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    3.407ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.140ns (routing 1.584ns, distribution 1.556ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.450ns, distribution 1.342ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       3.140     3.407    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.116     3.523 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.946     4.469    <hidden>
    Routing       SLICE_X11Y116                                                     r  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                                    0.090     4.559 f  <hidden>
                                       net (fo=12, routed)          0.625     5.184    <hidden>
    Routing       SLICE_X11Y86         FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       2.792     3.008    <hidden>
                  SLICE_X11Y86         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.082ns (15.968%)  route 0.432ns (84.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.886ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.971ns, distribution 0.916ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.736     1.887    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X13Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.082     1.969 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=534, routed)         0.432     2.400    <hidden>
    Routing       SLICE_X5Y76          FDPE                                         f  <hidden>  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.887     2.074    <hidden>
                  SLICE_X5Y76          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.082ns (15.968%)  route 0.432ns (84.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.736ns (routing 0.886ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.971ns, distribution 0.916ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.736     1.887    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X13Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X13Y128        FDRE (Prop_EFF_SLICEM_C_Q)
                                                                    0.082     1.969 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                                       net (fo=534, routed)         0.432     2.400    <hidden>
    Routing       SLICE_X5Y76          FDPE                                         f  <hidden>  (IS_INVERTED)
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.887     2.074    <hidden>
                  SLICE_X5Y76          FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.120ns (18.645%)  route 0.524ns (81.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.971ns, distribution 0.895ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.735     1.886    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.083     1.969 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.404     2.373    <hidden>
    Routing       SLICE_X11Y116                                                     r  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.037     2.410 f  <hidden>
                                       net (fo=12, routed)          0.120     2.530    <hidden>
    Routing       SLICE_X12Y114        FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.866     2.053    <hidden>
                  SLICE_X12Y114        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.120ns (18.645%)  route 0.524ns (81.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.971ns, distribution 0.895ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.735     1.886    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.083     1.969 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.404     2.373    <hidden>
    Routing       SLICE_X11Y116                                                     r  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.037     2.410 f  <hidden>
                                       net (fo=12, routed)          0.120     2.530    <hidden>
    Routing       SLICE_X12Y114        FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.866     2.053    <hidden>
                  SLICE_X12Y114        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.120ns (18.645%)  route 0.524ns (81.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.971ns, distribution 0.895ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.735     1.886    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.083     1.969 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.404     2.373    <hidden>
    Routing       SLICE_X11Y116                                                     r  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.037     2.410 f  <hidden>
                                       net (fo=12, routed)          0.120     2.530    <hidden>
    Routing       SLICE_X12Y114        FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.866     2.053    <hidden>
                  SLICE_X12Y114        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.120ns (18.645%)  route 0.524ns (81.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.971ns, distribution 0.895ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.735     1.886    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.083     1.969 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.404     2.373    <hidden>
    Routing       SLICE_X11Y116                                                     r  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                                    0.037     2.410 f  <hidden>
                                       net (fo=12, routed)          0.120     2.530    <hidden>
    Routing       SLICE_X12Y114        FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.866     2.053    <hidden>
                  SLICE_X12Y114        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.105ns (15.593%)  route 0.568ns (84.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.971ns, distribution 0.901ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.735     1.886    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.083     1.969 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.404     2.373    <hidden>
    Routing       SLICE_X11Y116                                                     r  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                                    0.022     2.395 f  <hidden>
                                       net (fo=12, routed)          0.164     2.559    <hidden>
    Routing       SLICE_X13Y113        FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.872     2.059    <hidden>
                  SLICE_X13Y113        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.105ns (15.593%)  route 0.568ns (84.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.971ns, distribution 0.901ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.735     1.886    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.083     1.969 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.404     2.373    <hidden>
    Routing       SLICE_X11Y116                                                     r  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                                    0.022     2.395 f  <hidden>
                                       net (fo=12, routed)          0.164     2.559    <hidden>
    Routing       SLICE_X13Y113        FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.872     2.059    <hidden>
                  SLICE_X13Y113        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.105ns (15.593%)  route 0.568ns (84.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.971ns, distribution 0.901ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.735     1.886    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.083     1.969 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.404     2.373    <hidden>
    Routing       SLICE_X11Y116                                                     r  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                                    0.022     2.395 f  <hidden>
                                       net (fo=12, routed)          0.164     2.559    <hidden>
    Routing       SLICE_X13Y113        FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.872     2.059    <hidden>
                  SLICE_X13Y113        FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.105ns (15.593%)  route 0.568ns (84.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.971ns, distribution 0.901ns)
  Timing Exception:       False Path

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.735     1.886    design_1_i/rst_ps8_0_100M/U0/slowest_sync_clk
                  SLICE_X12Y128        FDRE                                         r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X12Y128        FDRE (Prop_DFF_SLICEM_C_Q)
                                                                    0.083     1.969 r  design_1_i/rst_ps8_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                                       net (fo=5, routed)           0.404     2.373    <hidden>
    Routing       SLICE_X11Y116                                                     r  <hidden>
    Routing       SLICE_X11Y116        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                                    0.022     2.395 f  <hidden>
                                       net (fo=12, routed)          0.164     2.559    <hidden>
    Routing       SLICE_X13Y113        FDPE                                         f  <hidden>
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_pl_0 rise edge)
                                                                    0.000     0.000 r  
                  PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                                       net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
                  BUFG_PS_X0Y80                                                     r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/I
                  BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                                    0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                  X1Y1 (CLOCK_ROOT)    net (fo=59717, routed)       1.872     2.059    <hidden>
                  SLICE_X13Y113        FDPE                                         r  <hidden>





