#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 15 12:09:28 2020
# Process ID: 8604
# Current directory: C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.runs/synth_1
# Command line: vivado.exe -log calc_lab10.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source calc_lab10.tcl
# Log file: C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.runs/synth_1/calc_lab10.vds
# Journal file: C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source calc_lab10.tcl -notrace
Command: synth_design -top calc_lab10 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8060 
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/alu.sv:14]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/alu.sv:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/alu.sv:16]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/alu.sv:17]
WARNING: [Synth 8-2507] parameter declaration becomes local in alu with formal parameter declaration list [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/alu.sv:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 354.668 ; gain = 104.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calc_lab10' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/new/calc_lab10.sv:4]
INFO: [Synth 8-6157] synthesizing module 'sseg4_TDM' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sources_1/new/sseg4_TDM.sv:4]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sources_1/imports/Lab10.srcs/sources_1/new/counter.sv:4]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sources_1/imports/Lab10.srcs/sources_1/new/counter.sv:4]
WARNING: [Synth 8-350] instance 'timer' of module 'counter' requires 5 connections, but only 4 given [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sources_1/new/sseg4_TDM.sv:14]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sources_1/imports/Lab10.srcs/sources_1/new/counter.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (1#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sources_1/imports/Lab10.srcs/sources_1/new/counter.sv:4]
WARNING: [Synth 8-350] instance 'counter2' of module 'counter' requires 5 connections, but only 4 given [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sources_1/new/sseg4_TDM.sv:17]
INFO: [Synth 8-6157] synthesizing module 'bcd11' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/bcd11.sv:3]
INFO: [Synth 8-6157] synthesizing module 'add3' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/add3.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'add3' (2#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/add3.sv:4]
WARNING: [Synth 8-689] width (35) of port connection 'B' does not match port width (4) of module 'add3' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/bcd11.sv:25]
WARNING: [Synth 8-689] width (35) of port connection 'B' does not match port width (4) of module 'add3' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/bcd11.sv:41]
WARNING: [Synth 8-689] width (35) of port connection 'B' does not match port width (4) of module 'add3' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/bcd11.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'bcd11' (3#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/bcd11.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/mux2.sv:3]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (4#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/mux2.sv:3]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/mux4.sv:4]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (5#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/mux4.sv:4]
INFO: [Synth 8-6157] synthesizing module 'sseg_decoder' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/new/sseg_decoder.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'sseg_decoder' (6#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/new/sseg_decoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'an_decode' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/an_decode.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'an_decode' (7#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/an_decode.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/mux2.sv:3]
	Parameter N bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (7#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/mux2.sv:3]
WARNING: [Synth 8-689] width (8) of port connection 'out' does not match port width (7) of module 'mux2__parameterized0' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sources_1/new/sseg4_TDM.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'sseg4_TDM' (8#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sources_1/new/sseg4_TDM.sv:4]
WARNING: [Synth 8-689] width (7) of port connection 'seg' does not match port width (8) of module 'sseg4_TDM' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/new/calc_lab10.sv:17]
WARNING: [Synth 8-350] instance 'disp_unit' of module 'sseg4_TDM' requires 9 connections, but only 8 given [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/new/calc_lab10.sv:15]
INFO: [Synth 8-6157] synthesizing module 'top_lab9' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/top_lab9.sv:5]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/register.sv:6]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (9#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/register.sv:6]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/alu.sv:5]
	Parameter N bound to: 8 - type: integer 
	Parameter ADD bound to: 0 - type: integer 
	Parameter SUB bound to: 1 - type: integer 
	Parameter AND bound to: 2 - type: integer 
	Parameter OR bound to: 3 - type: integer 
	Parameter XOR bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (10#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/alu.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top_lab9' (11#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/top_lab9.sv:5]
WARNING: [Synth 8-689] width (16) of port connection 'sw' does not match port width (12) of module 'top_lab9' [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/new/calc_lab10.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'calc_lab10' (12#1) [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/new/calc_lab10.sv:4]
WARNING: [Synth 8-3331] design calc_lab10 has unconnected port sw[13]
WARNING: [Synth 8-3331] design calc_lab10 has unconnected port sw[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 388.055 ; gain = 137.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin disp_unit:en to constant 0 [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/new/calc_lab10.sv:15]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 388.055 ; gain = 137.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 388.055 ; gain = 137.441
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_GMLA/Lab08/sseg.xdc]
Finished Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_GMLA/Lab08/sseg.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_GMLA/Lab08/sseg.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_lab10_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_lab10_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/btnC.xdc]
Finished Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/btnC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/btnC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_lab10_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_lab10_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/btnD.xdc]
Finished Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/btnD.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/btnD.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_lab10_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_lab10_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/btnU.xdc]
Finished Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/btnU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/btnU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_lab10_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_lab10_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/clock.xdc]
Finished Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/clock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/clock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_lab10_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_lab10_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/led.xdc]
Finished Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/led.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/led.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_lab10_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_lab10_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/switches.xdc]
Finished Parsing XDC File [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/switches.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/constrs_1/imports/GitHub/DL202010_Gordon/Lab09/lab09/lab09.srcs/constrs_1/imports/Downloads/switches.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calc_lab10_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calc_lab10_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 724.629 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 724.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 724.629 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 724.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 724.629 ; gain = 474.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 724.629 ; gain = 474.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 724.629 ; gain = 474.016
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tick" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.srcs/sim_1/imports/imports/new/alu.sv:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 724.629 ; gain = 474.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 15    
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module an_decode 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "disp_unit/timer/tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design calc_lab10 has port dp driven by constant 1
WARNING: [Synth 8-3331] design calc_lab10 has unconnected port sw[13]
WARNING: [Synth 8-3331] design calc_lab10 has unconnected port sw[12]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\disp_unit/timer/Q_reg_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 724.629 ; gain = 474.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 724.629 ; gain = 474.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 745.355 ; gain = 494.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 745.355 ; gain = 494.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 745.355 ; gain = 494.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 745.355 ; gain = 494.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 745.355 ; gain = 494.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 745.355 ; gain = 494.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 745.355 ; gain = 494.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 745.355 ; gain = 494.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |    13|
|5     |LUT3   |    10|
|6     |LUT4   |     8|
|7     |LUT5   |     7|
|8     |LUT6   |    41|
|9     |FDCE   |    16|
|10    |IBUF   |    17|
|11    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-----------+------+
|      |Instance           |Module     |Cells |
+------+-------------------+-----------+------+
|1     |top                |           |   150|
|2     |  calc_unit        |top_lab9   |   104|
|3     |    nolabel_line27 |alu        |    23|
|4     |    r1             |register   |    57|
|5     |    r2             |register_0 |    24|
+------+-------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 745.355 ; gain = 494.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 745.355 ; gain = 158.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 745.355 ; gain = 494.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 746.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 746.598 ; gain = 495.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 746.598 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Gordoncrew/Documents/GitHub/DL202010_Gordon/MyLab10/MyLab10.runs/synth_1/calc_lab10.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calc_lab10_utilization_synth.rpt -pb calc_lab10_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 15 12:10:31 2020...
