INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alfonsomoggio/Desktop/Elaborato_ASDI/2_Reti_Sequenziali_Elementari/Esercizio_4.1b/Esercizio_4.1b.srcs/sources_1/new/shift_register_structural.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register_structural'
