Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 15:08:55 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/square21/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  441         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (441)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (441)
5. checking no_input_delay (21)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (441)
--------------------------
 There are 441 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[12]/C
src0_reg[13]/C
src0_reg[14]/C
src0_reg[15]/C
src0_reg[16]/C
src0_reg[17]/C
src0_reg[18]/C
src0_reg[19]/C
src0_reg[1]/C
src0_reg[20]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[12]/C
src10_reg[13]/C
src10_reg[14]/C
src10_reg[15]/C
src10_reg[16]/C
src10_reg[17]/C
src10_reg[18]/C
src10_reg[19]/C
src10_reg[1]/C
src10_reg[20]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[12]/C
src11_reg[13]/C
src11_reg[14]/C
src11_reg[15]/C
src11_reg[16]/C
src11_reg[17]/C
src11_reg[18]/C
src11_reg[19]/C
src11_reg[1]/C
src11_reg[20]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[13]/C
src12_reg[14]/C
src12_reg[15]/C
src12_reg[16]/C
src12_reg[17]/C
src12_reg[18]/C
src12_reg[19]/C
src12_reg[1]/C
src12_reg[20]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[14]/C
src13_reg[15]/C
src13_reg[16]/C
src13_reg[17]/C
src13_reg[18]/C
src13_reg[19]/C
src13_reg[1]/C
src13_reg[20]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[15]/C
src14_reg[16]/C
src14_reg[17]/C
src14_reg[18]/C
src14_reg[19]/C
src14_reg[1]/C
src14_reg[20]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[16]/C
src15_reg[17]/C
src15_reg[18]/C
src15_reg[19]/C
src15_reg[1]/C
src15_reg[20]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[17]/C
src16_reg[18]/C
src16_reg[19]/C
src16_reg[1]/C
src16_reg[20]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[18]/C
src17_reg[19]/C
src17_reg[1]/C
src17_reg[20]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[19]/C
src18_reg[1]/C
src18_reg[20]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[20]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[12]/C
src1_reg[13]/C
src1_reg[14]/C
src1_reg[15]/C
src1_reg[16]/C
src1_reg[17]/C
src1_reg[18]/C
src1_reg[19]/C
src1_reg[1]/C
src1_reg[20]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[12]/C
src2_reg[13]/C
src2_reg[14]/C
src2_reg[15]/C
src2_reg[16]/C
src2_reg[17]/C
src2_reg[18]/C
src2_reg[19]/C
src2_reg[1]/C
src2_reg[20]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[12]/C
src3_reg[13]/C
src3_reg[14]/C
src3_reg[15]/C
src3_reg[16]/C
src3_reg[17]/C
src3_reg[18]/C
src3_reg[19]/C
src3_reg[1]/C
src3_reg[20]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[12]/C
src4_reg[13]/C
src4_reg[14]/C
src4_reg[15]/C
src4_reg[16]/C
src4_reg[17]/C
src4_reg[18]/C
src4_reg[19]/C
src4_reg[1]/C
src4_reg[20]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[12]/C
src5_reg[13]/C
src5_reg[14]/C
src5_reg[15]/C
src5_reg[16]/C
src5_reg[17]/C
src5_reg[18]/C
src5_reg[19]/C
src5_reg[1]/C
src5_reg[20]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[12]/C
src6_reg[13]/C
src6_reg[14]/C
src6_reg[15]/C
src6_reg[16]/C
src6_reg[17]/C
src6_reg[18]/C
src6_reg[19]/C
src6_reg[1]/C
src6_reg[20]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[12]/C
src7_reg[13]/C
src7_reg[14]/C
src7_reg[15]/C
src7_reg[16]/C
src7_reg[17]/C
src7_reg[18]/C
src7_reg[19]/C
src7_reg[1]/C
src7_reg[20]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[12]/C
src8_reg[13]/C
src8_reg[14]/C
src8_reg[15]/C
src8_reg[16]/C
src8_reg[17]/C
src8_reg[18]/C
src8_reg[19]/C
src8_reg[1]/C
src8_reg[20]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[12]/C
src9_reg[13]/C
src9_reg[14]/C
src9_reg[15]/C
src9_reg[16]/C
src9_reg[17]/C
src9_reg[18]/C
src9_reg[19]/C
src9_reg[1]/C
src9_reg[20]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (441)
--------------------------------------------------
 There are 441 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[12]/D
src0_reg[13]/D
src0_reg[14]/D
src0_reg[15]/D
src0_reg[16]/D
src0_reg[17]/D
src0_reg[18]/D
src0_reg[19]/D
src0_reg[1]/D
src0_reg[20]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[12]/D
src10_reg[13]/D
src10_reg[14]/D
src10_reg[15]/D
src10_reg[16]/D
src10_reg[17]/D
src10_reg[18]/D
src10_reg[19]/D
src10_reg[1]/D
src10_reg[20]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[12]/D
src11_reg[13]/D
src11_reg[14]/D
src11_reg[15]/D
src11_reg[16]/D
src11_reg[17]/D
src11_reg[18]/D
src11_reg[19]/D
src11_reg[1]/D
src11_reg[20]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[13]/D
src12_reg[14]/D
src12_reg[15]/D
src12_reg[16]/D
src12_reg[17]/D
src12_reg[18]/D
src12_reg[19]/D
src12_reg[1]/D
src12_reg[20]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[14]/D
src13_reg[15]/D
src13_reg[16]/D
src13_reg[17]/D
src13_reg[18]/D
src13_reg[19]/D
src13_reg[1]/D
src13_reg[20]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[15]/D
src14_reg[16]/D
src14_reg[17]/D
src14_reg[18]/D
src14_reg[19]/D
src14_reg[1]/D
src14_reg[20]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[16]/D
src15_reg[17]/D
src15_reg[18]/D
src15_reg[19]/D
src15_reg[1]/D
src15_reg[20]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[17]/D
src16_reg[18]/D
src16_reg[19]/D
src16_reg[1]/D
src16_reg[20]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[18]/D
src17_reg[19]/D
src17_reg[1]/D
src17_reg[20]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[19]/D
src18_reg[1]/D
src18_reg[20]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[20]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[12]/D
src1_reg[13]/D
src1_reg[14]/D
src1_reg[15]/D
src1_reg[16]/D
src1_reg[17]/D
src1_reg[18]/D
src1_reg[19]/D
src1_reg[1]/D
src1_reg[20]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[12]/D
src2_reg[13]/D
src2_reg[14]/D
src2_reg[15]/D
src2_reg[16]/D
src2_reg[17]/D
src2_reg[18]/D
src2_reg[19]/D
src2_reg[1]/D
src2_reg[20]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[12]/D
src3_reg[13]/D
src3_reg[14]/D
src3_reg[15]/D
src3_reg[16]/D
src3_reg[17]/D
src3_reg[18]/D
src3_reg[19]/D
src3_reg[1]/D
src3_reg[20]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[12]/D
src4_reg[13]/D
src4_reg[14]/D
src4_reg[15]/D
src4_reg[16]/D
src4_reg[17]/D
src4_reg[18]/D
src4_reg[19]/D
src4_reg[1]/D
src4_reg[20]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[12]/D
src5_reg[13]/D
src5_reg[14]/D
src5_reg[15]/D
src5_reg[16]/D
src5_reg[17]/D
src5_reg[18]/D
src5_reg[19]/D
src5_reg[1]/D
src5_reg[20]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[12]/D
src6_reg[13]/D
src6_reg[14]/D
src6_reg[15]/D
src6_reg[16]/D
src6_reg[17]/D
src6_reg[18]/D
src6_reg[19]/D
src6_reg[1]/D
src6_reg[20]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[12]/D
src7_reg[13]/D
src7_reg[14]/D
src7_reg[15]/D
src7_reg[16]/D
src7_reg[17]/D
src7_reg[18]/D
src7_reg[19]/D
src7_reg[1]/D
src7_reg[20]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[12]/D
src8_reg[13]/D
src8_reg[14]/D
src8_reg[15]/D
src8_reg[16]/D
src8_reg[17]/D
src8_reg[18]/D
src8_reg[19]/D
src8_reg[1]/D
src8_reg[20]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[12]/D
src9_reg[13]/D
src9_reg[14]/D
src9_reg[15]/D
src9_reg[16]/D
src9_reg[17]/D
src9_reg[18]/D
src9_reg[19]/D
src9_reg[1]/D
src9_reg[20]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  467          inf        0.000                      0                  467           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           467 Endpoints
Min Delay           467 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.991ns  (logic 5.901ns (53.688%)  route 5.090ns (46.312%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE                         0.000     0.000 r  src2_reg[14]/C
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src2_reg[14]/Q
                         net (fo=5, routed)           1.039     1.432    compressor/chain0_5/src2[2]
    SLICE_X10Y66                                                      r  compressor/chain0_5/lut5_prop1/I1
    SLICE_X10Y66         LUT5 (Prop_lut5_I1_O)        0.097     1.529 r  compressor/chain0_5/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.529    compressor/chain0_5/prop[1]
    SLICE_X10Y66                                                      r  compressor/chain0_5/carry4_inst0/S[1]
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.931 r  compressor/chain0_5/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_5/carryout[3]
    SLICE_X10Y67                                                      r  compressor/chain0_5/carry4_inst1/CI
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.168 r  compressor/chain0_5/carry4_inst1/O[3]
                         net (fo=4, routed)           0.941     3.109    compressor/chain1_1/lut5_prop19_1[3]
    SLICE_X11Y67                                                      r  compressor/chain1_1/lut5_prop9/I2
    SLICE_X11Y67         LUT5 (Prop_lut5_I2_O)        0.222     3.331 r  compressor/chain1_1/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.331    compressor/chain1_1/prop[9]
    SLICE_X11Y67                                                      r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.743 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.743    compressor/chain1_1/carryout[11]
    SLICE_X11Y68                                                      r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.832 r  compressor/chain1_1/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.832    compressor/chain1_1/carryout[15]
    SLICE_X11Y69                                                      r  compressor/chain1_1/carry4_inst4/CI
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.066 r  compressor/chain1_1/carry4_inst4/O[3]
                         net (fo=6, routed)           0.920     4.986    compressor/chain2_4/lut6_2_inst1/I1
    SLICE_X6Y69                                                       r  compressor/chain2_4/lut6_2_inst1/LUT6/I1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.234     5.220 r  compressor/chain2_4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     5.220    compressor/chain2_4/lut6_2_inst1_n_1
    SLICE_X6Y69                                                       r  compressor/chain2_4/carry4_inst0/S[1]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     5.701 r  compressor/chain2_4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.849     6.550    compressor/chain3_0/lut6_2_inst21/I1
    SLICE_X5Y70                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.222     6.772 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     6.772    compressor/chain3_0/prop[21]
    SLICE_X5Y70                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     7.249 r  compressor/chain3_0/carry4_inst5/O[3]
                         net (fo=1, routed)           1.342     8.590    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.401    10.991 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.991    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.975ns  (logic 5.702ns (51.954%)  route 5.273ns (48.046%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE                         0.000     0.000 r  src2_reg[14]/C
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src2_reg[14]/Q
                         net (fo=5, routed)           1.039     1.432    compressor/chain0_5/src2[2]
    SLICE_X10Y66                                                      r  compressor/chain0_5/lut5_prop1/I1
    SLICE_X10Y66         LUT5 (Prop_lut5_I1_O)        0.097     1.529 r  compressor/chain0_5/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.529    compressor/chain0_5/prop[1]
    SLICE_X10Y66                                                      r  compressor/chain0_5/carry4_inst0/S[1]
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.931 r  compressor/chain0_5/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_5/carryout[3]
    SLICE_X10Y67                                                      r  compressor/chain0_5/carry4_inst1/CI
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.168 r  compressor/chain0_5/carry4_inst1/O[3]
                         net (fo=4, routed)           0.941     3.109    compressor/chain1_1/lut5_prop19_1[3]
    SLICE_X11Y67                                                      r  compressor/chain1_1/lut5_prop9/I2
    SLICE_X11Y67         LUT5 (Prop_lut5_I2_O)        0.222     3.331 r  compressor/chain1_1/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.331    compressor/chain1_1/prop[9]
    SLICE_X11Y67                                                      r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.743 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.743    compressor/chain1_1/carryout[11]
    SLICE_X11Y68                                                      r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.832 r  compressor/chain1_1/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.832    compressor/chain1_1/carryout[15]
    SLICE_X11Y69                                                      r  compressor/chain1_1/carry4_inst4/CI
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.066 r  compressor/chain1_1/carry4_inst4/O[3]
                         net (fo=6, routed)           0.920     4.986    compressor/chain2_4/lut6_2_inst1/I1
    SLICE_X6Y69                                                       r  compressor/chain2_4/lut6_2_inst1/LUT6/I1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.234     5.220 r  compressor/chain2_4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     5.220    compressor/chain2_4/lut6_2_inst1_n_1
    SLICE_X6Y69                                                       r  compressor/chain2_4/carry4_inst0/S[1]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     5.701 r  compressor/chain2_4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.849     6.550    compressor/chain3_0/lut6_2_inst21/I1
    SLICE_X5Y70                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.222     6.772 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     6.772    compressor/chain3_0/prop[21]
    SLICE_X5Y70                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.184 r  compressor/chain3_0/carry4_inst5/CO[3]
                         net (fo=1, routed)           1.524     8.708    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.267    10.975 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.975    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.959ns  (logic 5.332ns (48.653%)  route 5.627ns (51.347%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src0_reg[8]/Q
                         net (fo=5, routed)           0.866     1.227    compressor/chain0_1/src0[2]
    SLICE_X7Y64                                                       r  compressor/chain0_1/lut5_prop1/I1
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.199     1.426 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.426    compressor/chain0_1/lut5_prop1_n_0
    SLICE_X7Y64                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.838 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.210     3.047    compressor/chain1_0/dst[3]
    SLICE_X9Y66                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X9Y66          LUT5 (Prop_lut5_I0_O)        0.097     3.144 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.144    compressor/chain1_0/prop[5]
    SLICE_X9Y66                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.621 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           1.115     4.736    compressor/chain2_2/lut6_2_inst2/I0
    SLICE_X7Y66                                                       r  compressor/chain2_2/lut6_2_inst2/LUT6/I0
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.234     4.970 r  compressor/chain2_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.970    compressor/chain2_2/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain2_2/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.271 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.271    compressor/chain2_2/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.360 r  compressor/chain2_2/carry4_inst1/CO[3]
                         net (fo=6, routed)           0.957     6.317    compressor/chain3_0/lut6_2_inst13/I0
    SLICE_X5Y68                                                       r  compressor/chain3_0/lut6_2_inst13/LUT6/I0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.097     6.414 r  compressor/chain3_0/lut6_2_inst13/LUT6/O
                         net (fo=1, routed)           0.000     6.414    compressor/chain3_0/prop[13]
    SLICE_X5Y68                                                       r  compressor/chain3_0/carry4_inst3/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.826 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.826    compressor/chain3_0/carryout[15]
    SLICE_X5Y69                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.056 r  compressor/chain3_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.479     8.536    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.423    10.959 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.959    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.900ns  (logic 5.252ns (48.180%)  route 5.648ns (51.820%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src0_reg[8]/Q
                         net (fo=5, routed)           0.866     1.227    compressor/chain0_1/src0[2]
    SLICE_X7Y64                                                       r  compressor/chain0_1/lut5_prop1/I1
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.199     1.426 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.426    compressor/chain0_1/lut5_prop1_n_0
    SLICE_X7Y64                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.838 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.210     3.047    compressor/chain1_0/dst[3]
    SLICE_X9Y66                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X9Y66          LUT5 (Prop_lut5_I0_O)        0.097     3.144 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.144    compressor/chain1_0/prop[5]
    SLICE_X9Y66                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.621 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           1.115     4.736    compressor/chain2_2/lut6_2_inst2/I0
    SLICE_X7Y66                                                       r  compressor/chain2_2/lut6_2_inst2/LUT6/I0
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.234     4.970 r  compressor/chain2_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.970    compressor/chain2_2/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain2_2/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.271 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.271    compressor/chain2_2/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.360 r  compressor/chain2_2/carry4_inst1/CO[3]
                         net (fo=6, routed)           0.957     6.317    compressor/chain3_0/lut6_2_inst13/I0
    SLICE_X5Y68                                                       r  compressor/chain3_0/lut6_2_inst13/LUT6/I0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.097     6.414 r  compressor/chain3_0/lut6_2_inst13/LUT6/O
                         net (fo=1, routed)           0.000     6.414    compressor/chain3_0/prop[13]
    SLICE_X5Y68                                                       r  compressor/chain3_0/carry4_inst3/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.826 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.826    compressor/chain3_0/carryout[15]
    SLICE_X5Y69                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.985 r  compressor/chain3_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.501     8.486    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.414    10.900 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.900    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.898ns  (logic 5.391ns (49.469%)  route 5.507ns (50.531%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src0_reg[8]/Q
                         net (fo=5, routed)           0.866     1.227    compressor/chain0_1/src0[2]
    SLICE_X7Y64                                                       r  compressor/chain0_1/lut5_prop1/I1
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.199     1.426 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.426    compressor/chain0_1/lut5_prop1_n_0
    SLICE_X7Y64                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.838 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.210     3.047    compressor/chain1_0/dst[3]
    SLICE_X9Y66                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X9Y66          LUT5 (Prop_lut5_I0_O)        0.097     3.144 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.144    compressor/chain1_0/prop[5]
    SLICE_X9Y66                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.621 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           1.115     4.736    compressor/chain2_2/lut6_2_inst2/I0
    SLICE_X7Y66                                                       r  compressor/chain2_2/lut6_2_inst2/LUT6/I0
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.234     4.970 r  compressor/chain2_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.970    compressor/chain2_2/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain2_2/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.271 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.271    compressor/chain2_2/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.360 r  compressor/chain2_2/carry4_inst1/CO[3]
                         net (fo=6, routed)           0.957     6.317    compressor/chain3_0/lut6_2_inst13/I0
    SLICE_X5Y68                                                       r  compressor/chain3_0/lut6_2_inst13/LUT6/I0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.097     6.414 r  compressor/chain3_0/lut6_2_inst13/LUT6/O
                         net (fo=1, routed)           0.000     6.414    compressor/chain3_0/prop[13]
    SLICE_X5Y68                                                       r  compressor/chain3_0/carry4_inst3/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.826 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.826    compressor/chain3_0/carryout[15]
    SLICE_X5Y69                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.915 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.915    compressor/chain3_0/carryout[19]
    SLICE_X5Y70                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.145 r  compressor/chain3_0/carry4_inst5/O[1]
                         net (fo=1, routed)           1.360     8.505    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.393    10.898 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.898    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.876ns  (logic 5.274ns (48.491%)  route 5.602ns (51.509%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src0_reg[8]/Q
                         net (fo=5, routed)           0.866     1.227    compressor/chain0_1/src0[2]
    SLICE_X7Y64                                                       r  compressor/chain0_1/lut5_prop1/I1
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.199     1.426 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.426    compressor/chain0_1/lut5_prop1_n_0
    SLICE_X7Y64                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.838 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.210     3.047    compressor/chain1_0/dst[3]
    SLICE_X9Y66                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X9Y66          LUT5 (Prop_lut5_I0_O)        0.097     3.144 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.144    compressor/chain1_0/prop[5]
    SLICE_X9Y66                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.621 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           1.115     4.736    compressor/chain2_2/lut6_2_inst2/I0
    SLICE_X7Y66                                                       r  compressor/chain2_2/lut6_2_inst2/LUT6/I0
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.234     4.970 r  compressor/chain2_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.970    compressor/chain2_2/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain2_2/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.271 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.271    compressor/chain2_2/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.360 r  compressor/chain2_2/carry4_inst1/CO[3]
                         net (fo=6, routed)           0.957     6.317    compressor/chain3_0/lut6_2_inst13/I0
    SLICE_X5Y68                                                       r  compressor/chain3_0/lut6_2_inst13/LUT6/I0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.097     6.414 r  compressor/chain3_0/lut6_2_inst13/LUT6/O
                         net (fo=1, routed)           0.000     6.414    compressor/chain3_0/prop[13]
    SLICE_X5Y68                                                       r  compressor/chain3_0/carry4_inst3/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.826 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.826    compressor/chain3_0/carryout[15]
    SLICE_X5Y69                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.007 r  compressor/chain3_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.455     8.462    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.414    10.876 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.876    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.850ns  (logic 5.859ns (54.006%)  route 4.990ns (45.994%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE                         0.000     0.000 r  src2_reg[14]/C
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.393     0.393 r  src2_reg[14]/Q
                         net (fo=5, routed)           1.039     1.432    compressor/chain0_5/src2[2]
    SLICE_X10Y66                                                      r  compressor/chain0_5/lut5_prop1/I1
    SLICE_X10Y66         LUT5 (Prop_lut5_I1_O)        0.097     1.529 r  compressor/chain0_5/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.529    compressor/chain0_5/prop[1]
    SLICE_X10Y66                                                      r  compressor/chain0_5/carry4_inst0/S[1]
    SLICE_X10Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.931 r  compressor/chain0_5/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.931    compressor/chain0_5/carryout[3]
    SLICE_X10Y67                                                      r  compressor/chain0_5/carry4_inst1/CI
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     2.168 r  compressor/chain0_5/carry4_inst1/O[3]
                         net (fo=4, routed)           0.941     3.109    compressor/chain1_1/lut5_prop19_1[3]
    SLICE_X11Y67                                                      r  compressor/chain1_1/lut5_prop9/I2
    SLICE_X11Y67         LUT5 (Prop_lut5_I2_O)        0.222     3.331 r  compressor/chain1_1/lut5_prop9/O
                         net (fo=1, routed)           0.000     3.331    compressor/chain1_1/prop[9]
    SLICE_X11Y67                                                      r  compressor/chain1_1/carry4_inst2/S[1]
    SLICE_X11Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.743 r  compressor/chain1_1/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     3.743    compressor/chain1_1/carryout[11]
    SLICE_X11Y68                                                      r  compressor/chain1_1/carry4_inst3/CI
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.832 r  compressor/chain1_1/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     3.832    compressor/chain1_1/carryout[15]
    SLICE_X11Y69                                                      r  compressor/chain1_1/carry4_inst4/CI
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.066 r  compressor/chain1_1/carry4_inst4/O[3]
                         net (fo=6, routed)           0.920     4.986    compressor/chain2_4/lut6_2_inst1/I1
    SLICE_X6Y69                                                       r  compressor/chain2_4/lut6_2_inst1/LUT6/I1
    SLICE_X6Y69          LUT6 (Prop_lut6_I1_O)        0.234     5.220 r  compressor/chain2_4/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     5.220    compressor/chain2_4/lut6_2_inst1_n_1
    SLICE_X6Y69                                                       r  compressor/chain2_4/carry4_inst0/S[1]
    SLICE_X6Y69          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     5.701 r  compressor/chain2_4/carry4_inst0/O[3]
                         net (fo=6, routed)           0.849     6.550    compressor/chain3_0/lut6_2_inst21/I1
    SLICE_X5Y70                                                       r  compressor/chain3_0/lut6_2_inst21/LUT6/I1
    SLICE_X5Y70          LUT6 (Prop_lut6_I1_O)        0.222     6.772 r  compressor/chain3_0/lut6_2_inst21/LUT6/O
                         net (fo=1, routed)           0.000     6.772    compressor/chain3_0/prop[21]
    SLICE_X5Y70                                                       r  compressor/chain3_0/carry4_inst5/S[1]
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     7.204 r  compressor/chain3_0/carry4_inst5/O[2]
                         net (fo=1, routed)           1.241     8.445    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.404    10.850 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.850    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.844ns  (logic 5.420ns (49.979%)  route 5.424ns (50.021%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src0_reg[8]/Q
                         net (fo=5, routed)           0.866     1.227    compressor/chain0_1/src0[2]
    SLICE_X7Y64                                                       r  compressor/chain0_1/lut5_prop1/I1
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.199     1.426 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.426    compressor/chain0_1/lut5_prop1_n_0
    SLICE_X7Y64                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.838 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.210     3.047    compressor/chain1_0/dst[3]
    SLICE_X9Y66                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X9Y66          LUT5 (Prop_lut5_I0_O)        0.097     3.144 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.144    compressor/chain1_0/prop[5]
    SLICE_X9Y66                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.621 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           1.115     4.736    compressor/chain2_2/lut6_2_inst2/I0
    SLICE_X7Y66                                                       r  compressor/chain2_2/lut6_2_inst2/LUT6/I0
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.234     4.970 r  compressor/chain2_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.970    compressor/chain2_2/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain2_2/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.271 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.271    compressor/chain2_2/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.452 r  compressor/chain2_2/carry4_inst1/O[2]
                         net (fo=2, routed)           0.715     6.167    compressor/chain3_0/lut4_gene12_0[6]
    SLICE_X5Y67                                                       r  compressor/chain3_0/lut4_prop10/I3
    SLICE_X5Y67          LUT4 (Prop_lut4_I3_O)        0.230     6.397 r  compressor/chain3_0/lut4_prop10/O
                         net (fo=1, routed)           0.000     6.397    compressor/chain3_0/prop[10]
    SLICE_X5Y67                                                       r  compressor/chain3_0/carry4_inst2/S[2]
    SLICE_X5Y67          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     6.698 r  compressor/chain3_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.698    compressor/chain3_0/carryout[11]
    SLICE_X5Y68                                                       r  compressor/chain3_0/carry4_inst3/CI
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.928 r  compressor/chain3_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.519     8.447    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.397    10.844 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.844    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.831ns  (logic 5.326ns (49.172%)  route 5.505ns (50.828%))
  Logic Levels:           13  (CARRY4=7 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src0_reg[8]/Q
                         net (fo=5, routed)           0.866     1.227    compressor/chain0_1/src0[2]
    SLICE_X7Y64                                                       r  compressor/chain0_1/lut5_prop1/I1
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.199     1.426 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.426    compressor/chain0_1/lut5_prop1_n_0
    SLICE_X7Y64                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.838 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.210     3.047    compressor/chain1_0/dst[3]
    SLICE_X9Y66                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X9Y66          LUT5 (Prop_lut5_I0_O)        0.097     3.144 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.144    compressor/chain1_0/prop[5]
    SLICE_X9Y66                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.621 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           1.115     4.736    compressor/chain2_2/lut6_2_inst2/I0
    SLICE_X7Y66                                                       r  compressor/chain2_2/lut6_2_inst2/LUT6/I0
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.234     4.970 r  compressor/chain2_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.970    compressor/chain2_2/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain2_2/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.271 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.271    compressor/chain2_2/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.360 r  compressor/chain2_2/carry4_inst1/CO[3]
                         net (fo=6, routed)           0.957     6.317    compressor/chain3_0/lut6_2_inst13/I0
    SLICE_X5Y68                                                       r  compressor/chain3_0/lut6_2_inst13/LUT6/I0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.097     6.414 r  compressor/chain3_0/lut6_2_inst13/LUT6/O
                         net (fo=1, routed)           0.000     6.414    compressor/chain3_0/prop[13]
    SLICE_X5Y68                                                       r  compressor/chain3_0/carry4_inst3/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.826 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.826    compressor/chain3_0/carryout[15]
    SLICE_X5Y69                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.915 r  compressor/chain3_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.915    compressor/chain3_0/carryout[19]
    SLICE_X5Y70                                                       r  compressor/chain3_0/carry4_inst5/CI
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.074 r  compressor/chain3_0/carry4_inst5/O[0]
                         net (fo=1, routed)           1.358     8.432    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.399    10.831 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.831    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.820ns  (logic 5.318ns (49.153%)  route 5.501ns (50.847%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE                         0.000     0.000 r  src0_reg[8]/C
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.361     0.361 r  src0_reg[8]/Q
                         net (fo=5, routed)           0.866     1.227    compressor/chain0_1/src0[2]
    SLICE_X7Y64                                                       r  compressor/chain0_1/lut5_prop1/I1
    SLICE_X7Y64          LUT5 (Prop_lut5_I1_O)        0.199     1.426 r  compressor/chain0_1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.426    compressor/chain0_1/lut5_prop1_n_0
    SLICE_X7Y64                                                       r  compressor/chain0_1/carry4_inst0/S[1]
    SLICE_X7Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     1.838 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=4, routed)           1.210     3.047    compressor/chain1_0/dst[3]
    SLICE_X9Y66                                                       r  compressor/chain1_0/lut5_prop5/I0
    SLICE_X9Y66          LUT5 (Prop_lut5_I0_O)        0.097     3.144 r  compressor/chain1_0/lut5_prop5/O
                         net (fo=1, routed)           0.000     3.144    compressor/chain1_0/prop[5]
    SLICE_X9Y66                                                       r  compressor/chain1_0/carry4_inst1/S[1]
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.621 r  compressor/chain1_0/carry4_inst1/O[3]
                         net (fo=4, routed)           1.115     4.736    compressor/chain2_2/lut6_2_inst2/I0
    SLICE_X7Y66                                                       r  compressor/chain2_2/lut6_2_inst2/LUT6/I0
    SLICE_X7Y66          LUT6 (Prop_lut6_I0_O)        0.234     4.970 r  compressor/chain2_2/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     4.970    compressor/chain2_2/prop[2]
    SLICE_X7Y66                                                       r  compressor/chain2_2/carry4_inst0/S[2]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.271 r  compressor/chain2_2/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.271    compressor/chain2_2/carryout[3]
    SLICE_X7Y67                                                       r  compressor/chain2_2/carry4_inst1/CI
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.360 r  compressor/chain2_2/carry4_inst1/CO[3]
                         net (fo=6, routed)           0.957     6.317    compressor/chain3_0/lut6_2_inst13/I0
    SLICE_X5Y68                                                       r  compressor/chain3_0/lut6_2_inst13/LUT6/I0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.097     6.414 r  compressor/chain3_0/lut6_2_inst13/LUT6/O
                         net (fo=1, routed)           0.000     6.414    compressor/chain3_0/prop[13]
    SLICE_X5Y68                                                       r  compressor/chain3_0/carry4_inst3/S[1]
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.826 r  compressor/chain3_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.826    compressor/chain3_0/carryout[15]
    SLICE_X5Y69                                                       r  compressor/chain3_0/carry4_inst4/CI
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     7.060 r  compressor/chain3_0/carry4_inst4/O[3]
                         net (fo=1, routed)           1.354     8.414    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.405    10.820 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.820    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src16_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.128ns (67.800%)  route 0.061ns (32.200%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE                         0.000     0.000 r  src16_reg[9]/C
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[9]/Q
                         net (fo=5, routed)           0.061     0.189    src16[9]
    SLICE_X9Y71          FDRE                                         r  src16_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.128ns (66.739%)  route 0.064ns (33.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE                         0.000     0.000 r  src6_reg[9]/C
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[9]/Q
                         net (fo=5, routed)           0.064     0.192    src6[9]
    SLICE_X11Y64         FDRE                                         r  src6_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.148ns (69.175%)  route 0.066ns (30.825%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDRE                         0.000     0.000 r  src9_reg[9]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src9_reg[9]/Q
                         net (fo=5, routed)           0.066     0.214    src9[9]
    SLICE_X12Y67         FDRE                                         r  src9_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.148ns (68.768%)  route 0.067ns (31.232%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y68         FDRE                         0.000     0.000 r  src15_reg[9]/C
    SLICE_X12Y68         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src15_reg[9]/Q
                         net (fo=5, routed)           0.067     0.215    src15[9]
    SLICE_X13Y68         FDRE                                         r  src15_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.164ns (73.259%)  route 0.060ns (26.741%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y65          FDRE                         0.000     0.000 r  src2_reg[19]/C
    SLICE_X6Y65          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src2_reg[19]/Q
                         net (fo=3, routed)           0.060     0.224    src2[19]
    SLICE_X7Y65          FDRE                                         r  src2_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.788%)  route 0.061ns (27.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src5_reg[1]/Q
                         net (fo=5, routed)           0.061     0.225    src5[1]
    SLICE_X3Y69          FDRE                                         r  src5_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.084%)  route 0.113ns (46.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE                         0.000     0.000 r  src19_reg[5]/C
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[5]/Q
                         net (fo=5, routed)           0.113     0.241    src19[5]
    SLICE_X3Y71          FDRE                                         r  src19_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE                         0.000     0.000 r  src4_reg[13]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[13]/Q
                         net (fo=5, routed)           0.107     0.248    src4[13]
    SLICE_X8Y64          FDRE                                         r  src4_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.274%)  route 0.110ns (43.726%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE                         0.000     0.000 r  src13_reg[19]/C
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[19]/Q
                         net (fo=7, routed)           0.110     0.251    src13[19]
    SLICE_X5Y68          FDRE                                         r  src13_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.681%)  route 0.112ns (44.319%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE                         0.000     0.000 r  src12_reg[3]/C
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[3]/Q
                         net (fo=5, routed)           0.112     0.253    src12[3]
    SLICE_X2Y69          FDRE                                         r  src12_reg[4]/D
  -------------------------------------------------------------------    -------------------





