Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:57:19 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU8PEEng/post_route_timing_summary.rpt
| Design       : LU8PEEng
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 113 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 93 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -52.004    -8125.842                    627                 9912        0.065        0.000                      0                 9912        3.950        0.000                       0                  4738  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -52.004    -8125.842                    627                 9912        0.065        0.000                      0                 9912        3.950        0.000                       0                  4738  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          627  Failing Endpoints,  Worst Slack      -52.004ns,  Total Violation    -8125.842ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -52.004ns  (required time - arrival time)
  Source:                 compBlock/rec/d_man_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compBlock/multOperand_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        61.997ns  (logic 23.993ns (38.700%)  route 38.004ns (61.300%))
  Logic Levels:           144  (CARRY4=94 LUT2=1 LUT3=2 LUT4=3 LUT5=19 LUT6=25)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4737, unset)         0.704     0.704    compBlock/rec/clk
    SLICE_X39Y46         FDRE                                         r  compBlock/rec/d_man_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.341     1.045 f  compBlock/rec/d_man_reg[2]/Q
                         net (fo=9, routed)           0.499     1.544    compBlock/rec/d_man[2]
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.097     1.641 r  compBlock/rec/multOperand[1]_i_78/O
                         net (fo=1, routed)           0.000     1.641    compBlock/rec/multOperand[1]_i_78_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.053 r  compBlock/rec/multOperand_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.053    compBlock/rec/multOperand_reg[1]_i_34_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.142 r  compBlock/rec/multOperand_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.142    compBlock/rec/multOperand_reg[1]_i_12_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.231 r  compBlock/rec/multOperand_reg[1]_i_3/CO[3]
                         net (fo=212, routed)         0.898     3.129    compBlock/rec/div_man[23]
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.097     3.226 r  compBlock/rec/multOperand[30]_i_317/O
                         net (fo=1, routed)           0.000     3.226    compBlock/rec/multOperand[30]_i_317_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.605 r  compBlock/rec/multOperand_reg[30]_i_273/CO[3]
                         net (fo=1, routed)           0.000     3.605    compBlock/rec/multOperand_reg[30]_i_273_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.697 r  compBlock/rec/multOperand_reg[30]_i_225/CO[3]
                         net (fo=1, routed)           0.000     3.697    compBlock/rec/multOperand_reg[30]_i_225_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.789 r  compBlock/rec/multOperand_reg[30]_i_222/CO[3]
                         net (fo=1, routed)           0.000     3.789    compBlock/rec/multOperand_reg[30]_i_222_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.881 r  compBlock/rec/multOperand_reg[30]_i_153/CO[3]
                         net (fo=1, routed)           0.001     3.882    compBlock/rec/multOperand_reg[30]_i_153_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.974 r  compBlock/rec/multOperand_reg[30]_i_122/CO[3]
                         net (fo=1, routed)           0.000     3.974    compBlock/rec/multOperand_reg[30]_i_122_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     4.197 r  compBlock/rec/multOperand_reg[30]_i_70/O[1]
                         net (fo=5, routed)           0.624     4.821    compBlock/rec/divide/numer210[22]
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.216     5.037 r  compBlock/rec/multOperand[30]_i_73/O
                         net (fo=7, routed)           0.549     5.586    compBlock/rec/divide/numer21[44]
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.097     5.683 r  compBlock/rec/multOperand[30]_i_76/O
                         net (fo=1, routed)           0.556     6.239    compBlock/rec/multOperand[30]_i_76_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.524 r  compBlock/rec/multOperand_reg[30]_i_33/CO[3]
                         net (fo=1, routed)           0.001     6.525    compBlock/rec/multOperand_reg[30]_i_33_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     6.712 r  compBlock/rec/multOperand_reg[30]_i_11/CO[0]
                         net (fo=129, routed)         0.537     7.249    compBlock/rec/div_man[21]
    SLICE_X43Y48         LUT6 (Prop_lut6_I1_O)        0.279     7.528 r  compBlock/rec/multOperand[30]_i_118/O
                         net (fo=10, routed)          0.520     8.047    compBlock/rec/divide/numer20[36]
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.097     8.144 r  compBlock/rec/multOperand[30]_i_64/O
                         net (fo=1, routed)           0.357     8.501    compBlock/rec/multOperand[30]_i_64_n_0
    SLICE_X41Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392     8.893 r  compBlock/rec/multOperand_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.001     8.894    compBlock/rec/multOperand_reg[30]_i_25_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     9.014 r  compBlock/rec/multOperand_reg[30]_i_8/CO[1]
                         net (fo=174, routed)         0.814     9.828    compBlock/rec/res[14]
    SLICE_X42Y48         LUT5 (Prop_lut5_I1_O)        0.249    10.077 r  compBlock/rec/multOperand[24]_i_113/O
                         net (fo=8, routed)           0.353    10.430    compBlock/rec/divide/numer19[31]
    SLICE_X39Y49         LUT6 (Prop_lut6_I0_O)        0.097    10.527 r  compBlock/rec/multOperand[24]_i_93/O
                         net (fo=1, routed)           0.531    11.057    compBlock/rec/multOperand[24]_i_93_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    11.352 r  compBlock/rec/multOperand_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    11.352    compBlock/rec/multOperand_reg[24]_i_42_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.441 r  compBlock/rec/multOperand_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    11.441    compBlock/rec/multOperand_reg[24]_i_20_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.561 r  compBlock/rec/multOperand_reg[24]_i_8/CO[1]
                         net (fo=161, routed)         0.828    12.389    compBlock/rec/res[13]
    SLICE_X47Y49         LUT4 (Prop_lut4_I1_O)        0.249    12.638 r  compBlock/rec/multOperand[24]_i_158/O
                         net (fo=2, routed)           0.103    12.741    compBlock/rec/divide/numer18[20]
    SLICE_X47Y49         LUT6 (Prop_lut6_I0_O)        0.097    12.838 r  compBlock/rec/multOperand[24]_i_103/O
                         net (fo=1, routed)           0.458    13.296    compBlock/rec/multOperand[24]_i_103_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    13.670 r  compBlock/rec/multOperand_reg[24]_i_53/CO[3]
                         net (fo=1, routed)           0.000    13.670    compBlock/rec/multOperand_reg[24]_i_53_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.759 r  compBlock/rec/multOperand_reg[24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.759    compBlock/rec/multOperand_reg[24]_i_26_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.848 r  compBlock/rec/multOperand_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.848    compBlock/rec/multOperand_reg[24]_i_13_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    14.021 r  compBlock/rec/multOperand_reg[24]_i_7/CO[2]
                         net (fo=184, routed)         0.800    14.822    compBlock/rec/res[12]
    SLICE_X51Y51         LUT5 (Prop_lut5_I1_O)        0.237    15.059 r  compBlock/rec/multOperand[23]_i_307/O
                         net (fo=8, routed)           0.524    15.583    compBlock/rec/divide/p_1_in[16]
    SLICE_X47Y52         LUT6 (Prop_lut6_I0_O)        0.097    15.680 r  compBlock/rec/multOperand[23]_i_131/O
                         net (fo=1, routed)           0.328    16.008    compBlock/rec/multOperand[23]_i_131_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    16.419 r  compBlock/rec/multOperand_reg[23]_i_45/CO[3]
                         net (fo=1, routed)           0.000    16.419    compBlock/rec/multOperand_reg[23]_i_45_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    16.593 r  compBlock/rec/multOperand_reg[23]_i_11/CO[2]
                         net (fo=178, routed)         0.703    17.296    compBlock/rec/div_man[17]
    SLICE_X46Y58         LUT5 (Prop_lut5_I1_O)        0.223    17.519 r  compBlock/rec/multOperand[23]_i_121/O
                         net (fo=7, routed)           0.628    18.147    compBlock/rec/divide/numer16[41]
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.097    18.244 r  compBlock/rec/multOperand[23]_i_56/O
                         net (fo=1, routed)           0.453    18.697    compBlock/rec/multOperand[23]_i_56_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    19.089 r  compBlock/rec/multOperand_reg[23]_i_12/CO[3]
                         net (fo=198, routed)         0.913    20.002    compBlock/rec/div_man[16]
    SLICE_X49Y51         LUT5 (Prop_lut5_I1_O)        0.097    20.099 r  compBlock/rec/multOperand[23]_i_631/O
                         net (fo=3, routed)           0.284    20.383    compBlock/rec/divide/numer15[19]
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.097    20.480 r  compBlock/rec/multOperand[23]_i_453/O
                         net (fo=1, routed)           0.484    20.965    compBlock/rec/multOperand[23]_i_453_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    21.260 r  compBlock/rec/multOperand_reg[23]_i_249/CO[3]
                         net (fo=1, routed)           0.000    21.260    compBlock/rec/multOperand_reg[23]_i_249_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.349 r  compBlock/rec/multOperand_reg[23]_i_106/CO[3]
                         net (fo=1, routed)           0.000    21.349    compBlock/rec/multOperand_reg[23]_i_106_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.438 r  compBlock/rec/multOperand_reg[23]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.438    compBlock/rec/multOperand_reg[23]_i_36_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.527 r  compBlock/rec/multOperand_reg[23]_i_10/CO[3]
                         net (fo=187, routed)         0.715    22.241    compBlock/rec/div_man[15]
    SLICE_X50Y54         LUT5 (Prop_lut5_I1_O)        0.097    22.338 r  compBlock/rec/multOperand[22]_i_183/O
                         net (fo=9, routed)           0.607    22.946    compBlock/rec/divide/numer14[26]
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.097    23.043 r  compBlock/rec/multOperand[22]_i_115/O
                         net (fo=1, routed)           0.421    23.463    compBlock/rec/multOperand[22]_i_115_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    23.758 r  compBlock/rec/multOperand_reg[22]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.758    compBlock/rec/multOperand_reg[22]_i_60_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.847 r  compBlock/rec/multOperand_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.847    compBlock/rec/multOperand_reg[22]_i_30_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.936 r  compBlock/rec/multOperand_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    23.936    compBlock/rec/multOperand_reg[22]_i_14_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    24.123 r  compBlock/rec/multOperand_reg[22]_i_9/CO[0]
                         net (fo=209, routed)         0.769    24.892    compBlock/rec/res[11]
    SLICE_X52Y55         LUT5 (Prop_lut5_I1_O)        0.279    25.171 r  compBlock/rec/multOperand[15]_i_89/O
                         net (fo=8, routed)           0.646    25.817    compBlock/rec/divide/numer13[21]
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.097    25.914 r  compBlock/rec/multOperand[15]_i_51/O
                         net (fo=1, routed)           0.234    26.148    compBlock/rec/multOperand[15]_i_51_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    26.540 r  compBlock/rec/multOperand_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.540    compBlock/rec/multOperand_reg[15]_i_25_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.629 r  compBlock/rec/multOperand_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.629    compBlock/rec/multOperand_reg[15]_i_13_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.718 r  compBlock/rec/multOperand_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.718    compBlock/rec/multOperand_reg[15]_i_10_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    26.905 r  compBlock/rec/multOperand_reg[15]_i_8/CO[0]
                         net (fo=208, routed)         0.629    27.535    compBlock/rec/res[10]
    SLICE_X53Y57         LUT5 (Prop_lut5_I1_O)        0.279    27.814 r  compBlock/rec/multOperand[13]_i_173/O
                         net (fo=3, routed)           0.341    28.154    compBlock/rec/divide/numer12[22]
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.097    28.251 r  compBlock/rec/multOperand[13]_i_152/O
                         net (fo=1, routed)           0.417    28.668    compBlock/rec/multOperand[13]_i_152_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    29.042 r  compBlock/rec/multOperand_reg[13]_i_81/CO[3]
                         net (fo=1, routed)           0.000    29.042    compBlock/rec/multOperand_reg[13]_i_81_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.131 r  compBlock/rec/multOperand_reg[13]_i_37/CO[3]
                         net (fo=1, routed)           0.000    29.131    compBlock/rec/multOperand_reg[13]_i_37_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.220 r  compBlock/rec/multOperand_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.220    compBlock/rec/multOperand_reg[13]_i_16_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    29.340 r  compBlock/rec/multOperand_reg[13]_i_8/CO[1]
                         net (fo=217, routed)         0.635    29.975    compBlock/rec/res[9]
    SLICE_X59Y56         LUT5 (Prop_lut5_I1_O)        0.249    30.224 r  compBlock/rec/multOperand[13]_i_174/O
                         net (fo=9, routed)           0.406    30.630    compBlock/rec/divide/numer11[19]
    SLICE_X59Y55         LUT6 (Prop_lut6_I0_O)        0.097    30.727 r  compBlock/rec/multOperand[13]_i_104/O
                         net (fo=1, routed)           0.468    31.195    compBlock/rec/multOperand[13]_i_104_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    31.587 r  compBlock/rec/multOperand_reg[13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    31.587    compBlock/rec/multOperand_reg[13]_i_49_n_0
    SLICE_X60Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.676 r  compBlock/rec/multOperand_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    31.676    compBlock/rec/multOperand_reg[13]_i_22_n_0
    SLICE_X60Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    31.765 r  compBlock/rec/multOperand_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.765    compBlock/rec/multOperand_reg[13]_i_11_n_0
    SLICE_X60Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    31.885 r  compBlock/rec/multOperand_reg[13]_i_7/CO[1]
                         net (fo=210, routed)         0.747    32.632    compBlock/rec/res[8]
    SLICE_X59Y58         LUT5 (Prop_lut5_I1_O)        0.249    32.881 r  compBlock/rec/multOperand[10]_i_165/O
                         net (fo=4, routed)           0.428    33.309    compBlock/rec/divide/numer10[18]
    SLICE_X61Y56         LUT6 (Prop_lut6_I0_O)        0.097    33.406 r  compBlock/rec/multOperand[10]_i_147/O
                         net (fo=1, routed)           0.459    33.865    compBlock/rec/multOperand[10]_i_147_n_0
    SLICE_X61Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    34.257 r  compBlock/rec/multOperand_reg[10]_i_75/CO[3]
                         net (fo=1, routed)           0.000    34.257    compBlock/rec/multOperand_reg[10]_i_75_n_0
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.346 r  compBlock/rec/multOperand_reg[10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.346    compBlock/rec/multOperand_reg[10]_i_38_n_0
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.435 r  compBlock/rec/multOperand_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.435    compBlock/rec/multOperand_reg[10]_i_16_n_0
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    34.608 r  compBlock/rec/multOperand_reg[10]_i_8/CO[2]
                         net (fo=222, routed)         0.546    35.154    compBlock/rec/res[7]
    SLICE_X59Y60         LUT5 (Prop_lut5_I1_O)        0.237    35.391 r  compBlock/rec/multOperand[23]_i_678/O
                         net (fo=9, routed)           0.420    35.811    compBlock/rec/divide/numer9[15]
    SLICE_X58Y59         LUT6 (Prop_lut6_I0_O)        0.097    35.908 r  compBlock/rec/multOperand[10]_i_153/O
                         net (fo=1, routed)           0.481    36.389    compBlock/rec/multOperand[10]_i_153_n_0
    SLICE_X59Y61         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    36.674 r  compBlock/rec/multOperand_reg[10]_i_98/CO[3]
                         net (fo=1, routed)           0.000    36.674    compBlock/rec/multOperand_reg[10]_i_98_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.763 r  compBlock/rec/multOperand_reg[10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    36.763    compBlock/rec/multOperand_reg[10]_i_50_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.852 r  compBlock/rec/multOperand_reg[10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.852    compBlock/rec/multOperand_reg[10]_i_23_n_0
    SLICE_X59Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.941 r  compBlock/rec/multOperand_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    36.941    compBlock/rec/multOperand_reg[10]_i_9_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    37.114 r  compBlock/rec/multOperand_reg[10]_i_7/CO[2]
                         net (fo=212, routed)         0.655    37.769    compBlock/rec/res[6]
    SLICE_X59Y68         LUT5 (Prop_lut5_I1_O)        0.237    38.006 r  compBlock/rec/multOperand[23]_i_353/O
                         net (fo=9, routed)           0.525    38.531    compBlock/rec/divide/numer8[28]
    SLICE_X57Y67         LUT6 (Prop_lut6_I0_O)        0.097    38.628 r  compBlock/rec/multOperand[23]_i_156/O
                         net (fo=1, routed)           0.426    39.055    compBlock/rec/multOperand[23]_i_156_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    39.350 r  compBlock/rec/multOperand_reg[23]_i_62/CO[3]
                         net (fo=1, routed)           0.000    39.350    compBlock/rec/multOperand_reg[23]_i_62_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.439 r  compBlock/rec/multOperand_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.439    compBlock/rec/multOperand_reg[23]_i_14_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.528 r  compBlock/rec/multOperand_reg[23]_i_6/CO[3]
                         net (fo=236, routed)         0.919    40.446    compBlock/rec/div_man[8]
    SLICE_X55Y66         LUT4 (Prop_lut4_I1_O)        0.097    40.543 r  compBlock/rec/multOperand[23]_i_701/O
                         net (fo=7, routed)           0.591    41.134    compBlock/rec/divide/numer7[9]
    SLICE_X55Y63         LUT6 (Prop_lut6_I0_O)        0.097    41.231 r  compBlock/rec/multOperand[23]_i_567/O
                         net (fo=1, routed)           0.121    41.352    compBlock/rec/multOperand[23]_i_567_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    41.738 r  compBlock/rec/multOperand_reg[23]_i_387/CO[3]
                         net (fo=1, routed)           0.000    41.738    compBlock/rec/multOperand_reg[23]_i_387_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.830 r  compBlock/rec/multOperand_reg[23]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.830    compBlock/rec/multOperand_reg[23]_i_190_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    41.922 r  compBlock/rec/multOperand_reg[23]_i_81/CO[3]
                         net (fo=1, routed)           0.000    41.922    compBlock/rec/multOperand_reg[23]_i_81_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.014 r  compBlock/rec/multOperand_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    42.014    compBlock/rec/multOperand_reg[23]_i_23_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.106 r  compBlock/rec/multOperand_reg[23]_i_7/CO[3]
                         net (fo=219, routed)         1.043    43.149    compBlock/rec/div_man[7]
    SLICE_X53Y63         LUT5 (Prop_lut5_I1_O)        0.097    43.246 r  compBlock/rec/multOperand[23]_i_726/O
                         net (fo=9, routed)           0.333    43.579    compBlock/rec/divide/numer6[14]
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.097    43.676 r  compBlock/rec/multOperand[23]_i_602/O
                         net (fo=1, routed)           0.336    44.013    compBlock/rec/multOperand[23]_i_602_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    44.424 r  compBlock/rec/multOperand_reg[23]_i_421/CO[3]
                         net (fo=1, routed)           0.000    44.424    compBlock/rec/multOperand_reg[23]_i_421_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.516 r  compBlock/rec/multOperand_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    44.516    compBlock/rec/multOperand_reg[23]_i_226_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.608 r  compBlock/rec/multOperand_reg[23]_i_96/CO[3]
                         net (fo=1, routed)           0.000    44.608    compBlock/rec/multOperand_reg[23]_i_96_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    44.700 r  compBlock/rec/multOperand_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.700    compBlock/rec/multOperand_reg[23]_i_32_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    44.884 r  compBlock/rec/multOperand_reg[23]_i_8/CO[0]
                         net (fo=245, routed)         0.690    45.573    compBlock/rec/res[5]
    SLICE_X49Y65         LUT5 (Prop_lut5_I1_O)        0.262    45.835 r  compBlock/rec/multOperand[1]_i_165/O
                         net (fo=9, routed)           0.357    46.192    compBlock/rec/divide/numer5[25]
    SLICE_X49Y64         LUT6 (Prop_lut6_I0_O)        0.097    46.289 r  compBlock/rec/multOperand[22]_i_83/O
                         net (fo=1, routed)           0.501    46.791    compBlock/rec/multOperand[22]_i_83_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    47.086 r  compBlock/rec/multOperand_reg[22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    47.086    compBlock/rec/multOperand_reg[22]_i_40_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.175 r  compBlock/rec/multOperand_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.175    compBlock/rec/multOperand_reg[22]_i_18_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    47.264 r  compBlock/rec/multOperand_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.264    compBlock/rec/multOperand_reg[22]_i_11_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    47.451 r  compBlock/rec/multOperand_reg[22]_i_7/CO[0]
                         net (fo=223, routed)         0.400    47.850    compBlock/rec/res[4]
    SLICE_X48Y67         LUT5 (Prop_lut5_I1_O)        0.279    48.129 r  compBlock/rec/multOperand[6]_i_111/O
                         net (fo=9, routed)           0.670    48.799    compBlock/rec/divide/numer4[12]
    SLICE_X46Y62         LUT6 (Prop_lut6_I0_O)        0.097    48.896 r  compBlock/rec/multOperand[6]_i_75/O
                         net (fo=1, routed)           0.220    49.116    compBlock/rec/multOperand[6]_i_75_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    49.508 r  compBlock/rec/multOperand_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    49.508    compBlock/rec/multOperand_reg[6]_i_40_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    49.597 r  compBlock/rec/multOperand_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.597    compBlock/rec/multOperand_reg[6]_i_23_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    49.686 r  compBlock/rec/multOperand_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.686    compBlock/rec/multOperand_reg[6]_i_11_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    49.775 r  compBlock/rec/multOperand_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.775    compBlock/rec/multOperand_reg[6]_i_6_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    49.895 r  compBlock/rec/multOperand_reg[6]_i_5/CO[1]
                         net (fo=255, routed)         0.574    50.469    compBlock/rec/res[3]
    SLICE_X44Y67         LUT5 (Prop_lut5_I1_O)        0.249    50.718 r  compBlock/rec/multOperand[1]_i_255/O
                         net (fo=9, routed)           0.623    51.341    compBlock/rec/divide/numer3[9]
    SLICE_X44Y60         LUT6 (Prop_lut6_I0_O)        0.097    51.438 r  compBlock/rec/multOperand[5]_i_181/O
                         net (fo=1, routed)           0.353    51.791    compBlock/rec/multOperand[5]_i_181_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    52.076 r  compBlock/rec/multOperand_reg[5]_i_134/CO[3]
                         net (fo=1, routed)           0.000    52.076    compBlock/rec/multOperand_reg[5]_i_134_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.165 r  compBlock/rec/multOperand_reg[5]_i_81/CO[3]
                         net (fo=1, routed)           0.000    52.165    compBlock/rec/multOperand_reg[5]_i_81_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.254 r  compBlock/rec/multOperand_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.254    compBlock/rec/multOperand_reg[5]_i_41_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.343 r  compBlock/rec/multOperand_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.343    compBlock/rec/multOperand_reg[5]_i_18_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    52.432 r  compBlock/rec/multOperand_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.432    compBlock/rec/multOperand_reg[5]_i_6_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    52.552 r  compBlock/rec/multOperand_reg[5]_i_4/CO[1]
                         net (fo=224, routed)         0.702    53.254    compBlock/rec/res[2]
    SLICE_X42Y62         LUT5 (Prop_lut5_I1_O)        0.249    53.503 r  compBlock/rec/multOperand[1]_i_142/O
                         net (fo=7, routed)           0.569    54.072    compBlock/rec/divide/numer2[20]
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.097    54.169 r  compBlock/rec/multOperand[5]_i_116/O
                         net (fo=1, routed)           0.641    54.810    compBlock/rec/multOperand[5]_i_116_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    55.184 r  compBlock/rec/multOperand_reg[5]_i_65/CO[3]
                         net (fo=1, routed)           0.000    55.184    compBlock/rec/multOperand_reg[5]_i_65_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.273 r  compBlock/rec/multOperand_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    55.273    compBlock/rec/multOperand_reg[5]_i_31_n_0
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    55.362 r  compBlock/rec/multOperand_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.362    compBlock/rec/multOperand_reg[5]_i_11_n_0
    SLICE_X40Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    55.535 r  compBlock/rec/multOperand_reg[5]_i_5/CO[2]
                         net (fo=201, routed)         0.545    56.080    compBlock/rec/res[1]
    SLICE_X41Y67         LUT5 (Prop_lut5_I1_O)        0.237    56.317 r  compBlock/rec/multOperand[1]_i_141/O
                         net (fo=5, routed)           0.420    56.737    compBlock/rec/divide/numer1[19]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.097    56.834 r  compBlock/rec/multOperand[1]_i_83/O
                         net (fo=1, routed)           0.545    57.380    compBlock/rec/multOperand[1]_i_83_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    57.766 r  compBlock/rec/multOperand_reg[1]_i_39/CO[3]
                         net (fo=1, routed)           0.000    57.766    compBlock/rec/multOperand_reg[1]_i_39_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.858 r  compBlock/rec/multOperand_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    57.858    compBlock/rec/multOperand_reg[1]_i_17_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.950 r  compBlock/rec/multOperand_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    57.950    compBlock/rec/multOperand_reg[1]_i_5_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    58.124 r  compBlock/rec/multOperand_reg[1]_i_2/CO[2]
                         net (fo=88, routed)          0.692    58.816    compBlock/rec/res[0]
    SLICE_X37Y61         LUT5 (Prop_lut5_I1_O)        0.223    59.039 r  compBlock/rec/multOperand[0]_i_155/O
                         net (fo=2, routed)           0.205    59.244    compBlock/rec/divide/numer0__0[6]
    SLICE_X37Y62         LUT6 (Prop_lut6_I0_O)        0.097    59.341 r  compBlock/rec/multOperand[0]_i_129/O
                         net (fo=1, routed)           0.594    59.935    compBlock/rec/multOperand[0]_i_129_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    60.220 r  compBlock/rec/multOperand_reg[0]_i_99/CO[3]
                         net (fo=1, routed)           0.000    60.220    compBlock/rec/multOperand_reg[0]_i_99_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.309 r  compBlock/rec/multOperand_reg[0]_i_66/CO[3]
                         net (fo=1, routed)           0.000    60.309    compBlock/rec/multOperand_reg[0]_i_66_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.398 r  compBlock/rec/multOperand_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.398    compBlock/rec/multOperand_reg[0]_i_30_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.487 r  compBlock/rec/multOperand_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000    60.487    compBlock/rec/multOperand_reg[0]_i_12_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.576 r  compBlock/rec/multOperand_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    60.576    compBlock/rec/multOperand_reg[0]_i_3_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.665 r  compBlock/rec/multOperand_reg[0]_i_2/CO[3]
                         net (fo=23, routed)          0.899    61.565    compBlock/rec/div_man[0]
    SLICE_X35Y69         LUT6 (Prop_lut6_I2_O)        0.097    61.662 r  compBlock/rec/multOperand[14]_i_6/O
                         net (fo=1, routed)           0.221    61.883    compBlock/rec/multOperand[14]_i_6_n_0
    SLICE_X34Y69         LUT5 (Prop_lut5_I1_O)        0.097    61.980 r  compBlock/rec/multOperand[14]_i_3/O
                         net (fo=1, routed)           0.223    62.203    compBlock/rec/multOperand[14]_i_3_n_0
    SLICE_X32Y68         LUT6 (Prop_lut6_I1_O)        0.097    62.300 r  compBlock/rec/multOperand[14]_i_2/O
                         net (fo=1, routed)           0.294    62.594    compBlock/rec/recResult[14]
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.107    62.701 r  compBlock/rec/multOperand[14]_i_1/O
                         net (fo=1, routed)           0.000    62.701    compBlock/rec_n_32
    SLICE_X33Y68         FDRE                                         r  compBlock/multOperand_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=4737, unset)         0.669    10.669    compBlock/clk
    SLICE_X33Y68         FDRE                                         r  compBlock/multOperand_reg[14]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X33Y68         FDRE (Setup_fdre_C_D)        0.064    10.697    compBlock/multOperand_reg[14]
  -------------------------------------------------------------------
                         required time                         10.697    
                         arrival time                         -62.701    
  -------------------------------------------------------------------
                         slack                                -52.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg1_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compBlock/currentBlock0/inst1/ram_reg_0/DIBDI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.472%)  route 0.100ns (41.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4737, unset)         0.411     0.411    compBlock/clk
    SLICE_X33Y26         FDRE                                         r  compBlock/curWriteData0Reg1_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     0.552 r  compBlock/curWriteData0Reg1_reg[50]/Q
                         net (fo=1, routed)           0.100     0.652    compBlock/currentBlock0/inst1/ram_reg_3_2[50]
    RAMB36_X2Y5          RAMB36E1                                     r  compBlock/currentBlock0/inst1/ram_reg_0/DIBDI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4737, unset)         0.432     0.432    compBlock/currentBlock0/inst1/clk
    RAMB36_X2Y5          RAMB36E1                                     r  compBlock/currentBlock0/inst1/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.000     0.432    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[18])
                                                      0.155     0.587    compBlock/currentBlock0/inst1/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X2Y5   compBlock/currentBlock0/inst1/ram_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X34Y42  compBlock/topBlock/inst2/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         5.000       3.950      SLICE_X34Y42  compBlock/topBlock/inst2/ram_reg_0_7_0_5/RAMA/CLK



