// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_11001;
reg   [9:0] exp_table1_address0;
reg    exp_table1_ce0;
wire   [16:0] exp_table1_q0;
reg   [9:0] exp_table1_address1;
reg    exp_table1_ce1;
wire   [16:0] exp_table1_q1;
reg   [9:0] exp_table1_address2;
reg    exp_table1_ce2;
wire   [16:0] exp_table1_q2;
reg   [9:0] exp_table1_address3;
reg    exp_table1_ce3;
wire   [16:0] exp_table1_q3;
wire   [9:0] invert_table2_address0;
reg    invert_table2_ce0;
wire   [17:0] invert_table2_q0;
reg  signed [15:0] data_7_V_read_1_reg_1806;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg  signed [15:0] data_6_V_read_1_reg_1811;
reg  signed [15:0] data_5_V_read_1_reg_1816;
reg  signed [15:0] data_4_V_read_1_reg_1821;
reg  signed [15:0] data_3_V_read_1_reg_1826;
reg  signed [15:0] data_2_V_read_1_reg_1831;
reg  signed [15:0] data_1_V_read_1_reg_1836;
reg  signed [15:0] data_0_V_read_1_reg_1841;
wire   [15:0] agg_result_i_i_i_i_fu_362_p3;
reg   [15:0] agg_result_i_i_i_i_reg_1916;
wire   [15:0] agg_result_i_i21_i_i_fu_404_p3;
reg   [15:0] agg_result_i_i21_i_i_reg_1922;
reg   [0:0] tmp_37_reg_1928;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] tmp_38_reg_1935;
reg   [0:0] tmp_39_reg_1942;
reg   [0:0] tmp_40_reg_1949;
reg   [0:0] tmp_41_reg_1956;
reg   [0:0] tmp_42_reg_1963;
reg   [0:0] tmp_43_reg_1970;
reg   [0:0] tmp_44_reg_1977;
reg   [0:0] tmp_45_reg_1984;
reg   [0:0] tmp_46_reg_1991;
reg   [0:0] tmp_47_reg_1998;
reg   [0:0] tmp_48_reg_2005;
reg   [0:0] tmp_49_reg_2012;
reg   [0:0] tmp_50_reg_2019;
reg   [0:0] tmp_51_reg_2026;
reg   [0:0] tmp_52_reg_2033;
reg   [0:0] tmp_53_reg_2040;
reg   [0:0] tmp_54_reg_2047;
reg   [0:0] tmp_55_reg_2054;
reg   [0:0] tmp_56_reg_2061;
reg   [9:0] tmp_reg_2068;
reg   [9:0] tmp_4_16_reg_2074;
reg   [9:0] tmp_10_reg_2080;
reg   [9:0] tmp_13_reg_2086;
reg   [9:0] tmp_16_reg_2092;
reg   [9:0] tmp_19_reg_2098;
reg   [9:0] tmp_22_reg_2104;
reg   [9:0] tmp_25_reg_2110;
reg   [9:0] tmp_28_reg_2116;
reg   [9:0] tmp_31_reg_2122;
wire   [9:0] y_V_4_fu_1168_p3;
reg   [9:0] y_V_4_reg_2148;
wire   [9:0] y_V_5_fu_1190_p3;
reg   [9:0] y_V_5_reg_2153;
wire   [9:0] y_V_6_fu_1212_p3;
reg   [9:0] y_V_6_reg_2158;
wire   [9:0] y_V_7_fu_1234_p3;
reg   [9:0] y_V_7_reg_2163;
wire   [9:0] y_V_8_fu_1256_p3;
reg   [9:0] y_V_8_reg_2168;
wire   [9:0] y_V_9_fu_1278_p3;
reg   [9:0] y_V_9_reg_2173;
reg   [16:0] exp_res_0_V_1_reg_2178;
reg   [16:0] exp_res_0_V_1_reg_2178_pp0_iter2_reg;
reg   [16:0] exp_res_0_V_1_reg_2178_pp0_iter3_reg;
reg   [16:0] exp_res_1_V_1_reg_2184;
reg   [16:0] exp_res_1_V_1_reg_2184_pp0_iter2_reg;
reg   [16:0] exp_res_1_V_1_reg_2184_pp0_iter3_reg;
reg   [16:0] exp_res_2_V_1_reg_2190;
reg   [16:0] exp_res_2_V_1_reg_2190_pp0_iter2_reg;
reg   [16:0] exp_res_2_V_1_reg_2190_pp0_iter3_reg;
reg   [16:0] exp_res_3_V_1_reg_2196;
reg   [16:0] exp_res_3_V_1_reg_2196_pp0_iter2_reg;
reg   [16:0] exp_res_3_V_1_reg_2196_pp0_iter3_reg;
reg   [16:0] exp_res_4_V_1_reg_2222;
reg   [16:0] exp_res_4_V_1_reg_2222_pp0_iter2_reg;
reg   [16:0] exp_res_4_V_1_reg_2222_pp0_iter3_reg;
reg   [16:0] exp_res_5_V_1_reg_2228;
reg   [16:0] exp_res_5_V_1_reg_2228_pp0_iter2_reg;
reg   [16:0] exp_res_5_V_1_reg_2228_pp0_iter3_reg;
reg   [16:0] exp_res_6_V_1_reg_2234;
reg   [16:0] exp_res_6_V_1_reg_2234_pp0_iter2_reg;
reg   [16:0] exp_res_6_V_1_reg_2234_pp0_iter3_reg;
reg   [16:0] exp_res_7_V_1_reg_2240;
reg   [16:0] exp_res_7_V_1_reg_2240_pp0_iter2_reg;
reg   [16:0] exp_res_7_V_1_reg_2240_pp0_iter3_reg;
reg   [16:0] exp_res_8_V_1_reg_2256;
reg   [16:0] exp_res_8_V_1_reg_2256_pp0_iter2_reg;
reg   [16:0] exp_res_8_V_1_reg_2256_pp0_iter3_reg;
reg   [16:0] exp_res_9_V_1_reg_2262;
reg   [16:0] exp_res_9_V_1_reg_2262_pp0_iter2_reg;
reg   [16:0] exp_res_9_V_1_reg_2262_pp0_iter3_reg;
reg   [0:0] isneg_1_reg_2268;
reg   [0:0] newsignbit_2_reg_2275;
reg   [9:0] tmp_34_reg_2282;
reg   [17:0] inv_exp_sum_V_reg_2293;
wire  signed [25:0] OP2_V_cast_fu_1567_p1;
reg  signed [25:0] OP2_V_cast_reg_2298;
reg   [15:0] res_0_V_write_assign_reg_2308;
reg   [15:0] res_1_V_write_assign_reg_2313;
reg   [15:0] res_2_V_write_assign_reg_2318;
reg   [15:0] res_3_V_write_assign_reg_2323;
reg   [15:0] res_4_V_write_assign_reg_2328;
reg   [15:0] res_5_V_write_assign_reg_2333;
reg   [15:0] res_6_V_write_assign_reg_2338;
reg   [15:0] res_7_V_write_assign_reg_2343;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage0_subdone;
reg   [15:0] ap_port_reg_data_8_V_read;
reg   [15:0] ap_port_reg_data_9_V_read;
wire   [17:0] grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296_ap_return;
reg    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296_ap_ce;
wire   [17:0] grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312_ap_return;
reg    grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312_ap_ce;
reg   [16:0] exp_res_0_V_fu_86;
reg   [16:0] exp_res_1_V_fu_90;
reg   [16:0] exp_res_2_V_fu_94;
reg   [16:0] exp_res_3_V_fu_98;
reg   [16:0] exp_res_4_V_fu_102;
reg   [16:0] exp_res_5_V_fu_106;
reg   [16:0] exp_res_6_V_fu_110;
reg   [16:0] exp_res_7_V_fu_114;
reg   [16:0] exp_res_8_V_fu_118;
reg   [16:0] exp_res_9_V_fu_122;
wire   [63:0] tmp_1_15_fu_1068_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_11_1_fu_1095_p1;
wire   [63:0] tmp_11_2_fu_1122_p1;
wire   [63:0] tmp_11_3_fu_1149_p1;
wire   [63:0] tmp_11_4_fu_1286_p1;
wire   [63:0] tmp_11_5_fu_1290_p1;
wire   [63:0] tmp_11_6_fu_1294_p1;
wire   [63:0] tmp_11_7_fu_1298_p1;
wire   [63:0] tmp_11_8_fu_1302_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_11_9_fu_1306_p1;
wire   [63:0] tmp_6_21_fu_1562_p1;
wire  signed [15:0] tmp_i_i_i_i_i_fu_328_p0;
wire  signed [15:0] tmp_i_i_i_i_i_fu_328_p1;
wire   [0:0] tmp_i_i_i_i_i_fu_328_p2;
wire  signed [15:0] agg_result_i_i_i_i_i_fu_334_p1;
wire  signed [15:0] agg_result_i_i_i_i_i_fu_334_p2;
wire  signed [15:0] tmp_i_i18_i_i_i_fu_342_p0;
wire  signed [15:0] tmp_i_i18_i_i_i_fu_342_p1;
wire   [0:0] tmp_i_i18_i_i_i_fu_342_p2;
wire  signed [15:0] agg_result_i_i19_i_i_i_fu_348_p1;
wire  signed [15:0] agg_result_i_i19_i_i_i_fu_348_p2;
wire   [15:0] agg_result_i_i_i_i_i_fu_334_p3;
wire   [15:0] agg_result_i_i19_i_i_i_fu_348_p3;
wire   [0:0] tmp_i20_i_i_i_fu_356_p2;
wire  signed [15:0] tmp_i_i_i14_i_i_fu_370_p0;
wire  signed [15:0] tmp_i_i_i14_i_i_fu_370_p1;
wire   [0:0] tmp_i_i_i14_i_i_fu_370_p2;
wire  signed [15:0] agg_result_i_i_i15_i_i_fu_376_p1;
wire  signed [15:0] agg_result_i_i_i15_i_i_fu_376_p2;
wire  signed [15:0] tmp_i_i18_i18_i_i_fu_384_p0;
wire  signed [15:0] tmp_i_i18_i18_i_i_fu_384_p1;
wire   [0:0] tmp_i_i18_i18_i_i_fu_384_p2;
wire  signed [15:0] agg_result_i_i19_i19_i_i_fu_390_p1;
wire  signed [15:0] agg_result_i_i19_i19_i_i_fu_390_p2;
wire   [15:0] agg_result_i_i_i15_i_i_fu_376_p3;
wire   [15:0] agg_result_i_i19_i19_i_i_fu_390_p3;
wire   [0:0] tmp_i20_i20_i_i_fu_398_p2;
wire   [0:0] tmp_i_i_i_fu_412_p2;
wire  signed [15:0] tmp_i_i13_i_fu_422_p0;
wire  signed [15:0] tmp_i_i13_i_fu_422_p1;
wire   [0:0] tmp_i_i13_i_fu_422_p2;
wire  signed [15:0] agg_result_i_i14_i_fu_428_p1;
wire  signed [15:0] agg_result_i_i14_i_fu_428_p2;
wire   [15:0] agg_result_i_i_i_fu_416_p3;
wire   [15:0] agg_result_i_i14_i_fu_428_p3;
wire   [0:0] tmp_i15_i_fu_436_p2;
wire   [15:0] x_max_V_fu_442_p3;
wire  signed [16:0] tmp_2_fu_450_p1;
wire  signed [16:0] tmp_3_fu_453_p1;
wire   [16:0] p_Val2_2_fu_457_p2;
wire  signed [16:0] tmp_2_1_fu_479_p1;
wire   [16:0] p_Val2_2_1_fu_482_p2;
wire  signed [16:0] tmp_2_2_fu_504_p1;
wire   [16:0] p_Val2_2_2_fu_507_p2;
wire  signed [16:0] tmp_2_3_fu_529_p1;
wire   [16:0] p_Val2_2_3_fu_532_p2;
wire  signed [16:0] tmp_2_4_fu_554_p1;
wire   [16:0] p_Val2_2_4_fu_557_p2;
wire  signed [16:0] tmp_2_5_fu_579_p1;
wire   [16:0] p_Val2_2_5_fu_582_p2;
wire  signed [16:0] tmp_2_6_fu_604_p1;
wire   [16:0] p_Val2_2_6_fu_607_p2;
wire  signed [16:0] tmp_2_7_fu_629_p1;
wire   [16:0] p_Val2_2_7_fu_632_p2;
wire  signed [15:0] tmp_2_8_fu_654_p0;
wire  signed [16:0] tmp_2_8_fu_654_p1;
wire   [16:0] p_Val2_2_8_fu_658_p2;
wire  signed [15:0] tmp_2_9_fu_680_p0;
wire  signed [16:0] tmp_2_9_fu_680_p1;
wire   [16:0] p_Val2_2_9_fu_684_p2;
wire   [0:0] tmp_s_fu_806_p2;
wire   [0:0] p_Result_0_not_fu_820_p2;
wire   [0:0] tmp_1_fu_830_p2;
wire   [0:0] p_Result_18_not_fu_844_p2;
wire   [0:0] tmp_2_11_fu_854_p2;
wire   [0:0] p_Result_2_not_fu_868_p2;
wire   [0:0] tmp_3_12_fu_878_p2;
wire   [0:0] p_Result_3_not_fu_892_p2;
wire   [0:0] tmp_4_fu_902_p2;
wire   [0:0] p_Result_4_not_fu_916_p2;
wire   [0:0] tmp_5_fu_926_p2;
wire   [0:0] p_Result_5_not_fu_940_p2;
wire   [0:0] tmp_6_fu_950_p2;
wire   [0:0] p_Result_6_not_fu_964_p2;
wire   [0:0] tmp_7_fu_974_p2;
wire   [0:0] p_Result_7_not_fu_988_p2;
wire   [0:0] tmp_8_fu_998_p2;
wire   [0:0] p_Result_8_not_fu_1012_p2;
wire   [0:0] tmp_9_fu_1022_p2;
wire   [0:0] p_Result_9_not_fu_1036_p2;
wire   [0:0] brmerge_i_i_fu_816_p2;
wire   [0:0] underflow_fu_811_p2;
wire   [0:0] brmerge_fu_825_p2;
wire   [9:0] tmp_5_13_fu_1046_p3;
wire   [9:0] tmp_8_14_fu_1053_p3;
wire   [9:0] y_V_fu_1060_p3;
wire   [0:0] brmerge_i_i_1_fu_840_p2;
wire   [0:0] underflow_1_fu_835_p2;
wire   [0:0] brmerge1_fu_849_p2;
wire   [9:0] tmp_7_17_fu_1073_p3;
wire   [9:0] tmp_9_18_fu_1080_p3;
wire   [9:0] y_V_1_fu_1087_p3;
wire   [0:0] brmerge_i_i_2_fu_864_p2;
wire   [0:0] underflow_2_fu_859_p2;
wire   [0:0] brmerge2_fu_873_p2;
wire   [9:0] tmp_11_fu_1100_p3;
wire   [9:0] tmp_12_fu_1107_p3;
wire   [9:0] y_V_2_fu_1114_p3;
wire   [0:0] brmerge_i_i_3_fu_888_p2;
wire   [0:0] underflow_3_fu_883_p2;
wire   [0:0] brmerge3_fu_897_p2;
wire   [9:0] tmp_14_fu_1127_p3;
wire   [9:0] tmp_15_fu_1134_p3;
wire   [9:0] y_V_3_fu_1141_p3;
wire   [0:0] brmerge_i_i_4_fu_912_p2;
wire   [0:0] underflow_4_fu_907_p2;
wire   [0:0] brmerge4_fu_921_p2;
wire   [9:0] tmp_17_fu_1154_p3;
wire   [9:0] tmp_18_fu_1161_p3;
wire   [0:0] brmerge_i_i_5_fu_936_p2;
wire   [0:0] underflow_5_fu_931_p2;
wire   [0:0] brmerge5_fu_945_p2;
wire   [9:0] tmp_20_fu_1176_p3;
wire   [9:0] tmp_21_fu_1183_p3;
wire   [0:0] brmerge_i_i_6_fu_960_p2;
wire   [0:0] underflow_6_fu_955_p2;
wire   [0:0] brmerge6_fu_969_p2;
wire   [9:0] tmp_23_fu_1198_p3;
wire   [9:0] tmp_24_fu_1205_p3;
wire   [0:0] brmerge_i_i_7_fu_984_p2;
wire   [0:0] underflow_7_fu_979_p2;
wire   [0:0] brmerge7_fu_993_p2;
wire   [9:0] tmp_26_fu_1220_p3;
wire   [9:0] tmp_27_fu_1227_p3;
wire   [0:0] brmerge_i_i_8_fu_1008_p2;
wire   [0:0] underflow_8_fu_1003_p2;
wire   [0:0] brmerge8_fu_1017_p2;
wire   [9:0] tmp_29_fu_1242_p3;
wire   [9:0] tmp_30_fu_1249_p3;
wire   [0:0] brmerge_i_i_9_fu_1032_p2;
wire   [0:0] underflow_9_fu_1027_p2;
wire   [0:0] brmerge9_fu_1041_p2;
wire   [9:0] tmp_32_fu_1264_p3;
wire   [9:0] tmp_33_fu_1271_p3;
wire  signed [17:0] tmp_i_i_i1_fu_1352_p0;
wire  signed [17:0] tmp_i_i_i_19_fu_1356_p0;
wire  signed [18:0] tmp_i_i_i1_fu_1352_p1;
wire  signed [18:0] tmp_i_i_i_19_fu_1356_p1;
wire   [18:0] p_Val2_24_fu_1360_p2;
wire  signed [17:0] p_Val2_25_fu_1374_p0;
wire  signed [17:0] p_Val2_25_fu_1374_p1;
wire   [17:0] p_Val2_25_fu_1374_p2;
wire   [0:0] newsignbit_fu_1380_p3;
wire   [0:0] isneg_fu_1366_p3;
wire   [0:0] tmp_61_i_i_i_fu_1388_p2;
wire   [0:0] p_Result_not_i_i_i_fu_1406_p2;
wire   [0:0] brmerge_i_i_i_i_i_fu_1400_p2;
wire   [0:0] underflow_10_fu_1394_p2;
wire   [0:0] brmerge_i_i_i_fu_1412_p2;
wire   [17:0] p_Val2_22_mux_i_i_i_fu_1418_p3;
wire   [17:0] p_Val2_i_i_i_fu_1426_p3;
wire   [17:0] p_Val2_3_fu_1442_p1;
wire   [17:0] p_Val2_4_fu_1445_p1;
wire   [17:0] p_Val2_7_fu_1448_p2;
wire   [0:0] newsignbit_1_fu_1454_p3;
wire  signed [17:0] p_Val2_26_fu_1434_p3;
wire  signed [17:0] p_Val2_27_fu_1462_p3;
wire  signed [18:0] tmp_i_i_fu_1470_p1;
wire  signed [18:0] tmp_i_i_20_fu_1474_p1;
wire   [18:0] p_Val2_28_fu_1478_p2;
wire   [17:0] p_Val2_29_fu_1492_p2;
wire   [0:0] tmp_61_i_i_fu_1516_p2;
wire   [0:0] p_Result_not_i_i_fu_1530_p2;
wire   [0:0] brmerge_i_i_i2_i_fu_1526_p2;
wire   [0:0] underflow_11_fu_1521_p2;
wire   [0:0] brmerge_i_i1_fu_1535_p2;
wire   [9:0] tmp_35_fu_1540_p3;
wire   [9:0] tmp_36_fu_1547_p3;
wire   [9:0] y_V_10_fu_1554_p3;
wire  signed [25:0] p_Val2_5_fu_1742_p2;
wire  signed [25:0] p_Val2_5_1_fu_1749_p2;
wire  signed [25:0] p_Val2_5_2_fu_1756_p2;
wire  signed [25:0] p_Val2_5_3_fu_1763_p2;
wire  signed [25:0] p_Val2_5_4_fu_1770_p2;
wire  signed [25:0] p_Val2_5_5_fu_1776_p2;
wire  signed [25:0] p_Val2_5_6_fu_1782_p2;
wire  signed [25:0] p_Val2_5_7_fu_1788_p2;
wire  signed [25:0] p_Val2_5_8_fu_1794_p2;
wire  signed [25:0] p_Val2_5_9_fu_1800_p2;
wire   [16:0] p_Val2_5_fu_1742_p0;
wire  signed [17:0] p_Val2_5_fu_1742_p1;
wire   [16:0] p_Val2_5_1_fu_1749_p0;
wire  signed [17:0] p_Val2_5_1_fu_1749_p1;
wire   [16:0] p_Val2_5_2_fu_1756_p0;
wire  signed [17:0] p_Val2_5_2_fu_1756_p1;
wire   [16:0] p_Val2_5_3_fu_1763_p0;
wire  signed [17:0] p_Val2_5_3_fu_1763_p1;
wire   [16:0] p_Val2_5_4_fu_1770_p0;
wire  signed [17:0] p_Val2_5_4_fu_1770_p1;
wire   [16:0] p_Val2_5_5_fu_1776_p0;
wire  signed [17:0] p_Val2_5_5_fu_1776_p1;
wire   [16:0] p_Val2_5_6_fu_1782_p0;
wire  signed [17:0] p_Val2_5_6_fu_1782_p1;
wire   [16:0] p_Val2_5_7_fu_1788_p0;
wire  signed [17:0] p_Val2_5_7_fu_1788_p1;
wire   [16:0] p_Val2_5_8_fu_1794_p0;
wire  signed [17:0] p_Val2_5_8_fu_1794_p1;
wire   [16:0] p_Val2_5_9_fu_1800_p0;
wire  signed [17:0] p_Val2_5_9_fu_1800_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to4;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire   [25:0] p_Val2_5_1_fu_1749_p00;
wire   [25:0] p_Val2_5_2_fu_1756_p00;
wire   [25:0] p_Val2_5_3_fu_1763_p00;
wire   [25:0] p_Val2_5_4_fu_1770_p00;
wire   [25:0] p_Val2_5_5_fu_1776_p00;
wire   [25:0] p_Val2_5_6_fu_1782_p00;
wire   [25:0] p_Val2_5_7_fu_1788_p00;
wire   [25:0] p_Val2_5_8_fu_1794_p00;
wire   [25:0] p_Val2_5_9_fu_1800_p00;
wire   [25:0] p_Val2_5_fu_1742_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_exp_table1 #(
    .DataWidth( 17 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
exp_table1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table1_address0),
    .ce0(exp_table1_ce0),
    .q0(exp_table1_q0),
    .address1(exp_table1_address1),
    .ce1(exp_table1_ce1),
    .q1(exp_table1_q1),
    .address2(exp_table1_address2),
    .ce2(exp_table1_ce2),
    .q2(exp_table1_q2),
    .address3(exp_table1_address3),
    .ce3(exp_table1_ce3),
    .q3(exp_table1_q3)
);

softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_invert_table2 #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
invert_table2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table2_address0),
    .ce0(invert_table2_ce0),
    .q0(invert_table2_q0)
);

reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V(exp_res_0_V_fu_86),
    .x_1_V(exp_res_1_V_fu_90),
    .x_2_V(exp_res_2_V_fu_94),
    .x_3_V(exp_res_3_V_fu_98),
    .x_4_V(exp_res_4_V_fu_102),
    .x_5_V(exp_res_5_V_fu_106),
    .x_6_V(exp_res_6_V_fu_110),
    .x_7_V(exp_res_7_V_fu_114),
    .x_8_V(exp_res_8_V_fu_118),
    .x_9_V(exp_res_9_V_fu_122),
    .x_V_offset(5'd0),
    .ap_return(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296_ap_return),
    .ap_ce(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296_ap_ce)
);

reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_0_V(exp_res_0_V_fu_86),
    .x_1_V(exp_res_1_V_fu_90),
    .x_2_V(exp_res_2_V_fu_94),
    .x_3_V(exp_res_3_V_fu_98),
    .x_4_V(exp_res_4_V_fu_102),
    .x_5_V(exp_res_5_V_fu_106),
    .x_6_V(exp_res_6_V_fu_110),
    .x_7_V(exp_res_7_V_fu_114),
    .x_8_V(exp_res_8_V_fu_118),
    .x_9_V(exp_res_9_V_fu_122),
    .x_V_offset(5'd4),
    .ap_return(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312_ap_return),
    .ap_ce(grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312_ap_ce)
);

myproject_mul_mul_17ns_18s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17ns_18s_26_1_1_U399(
    .din0(p_Val2_5_fu_1742_p0),
    .din1(p_Val2_5_fu_1742_p1),
    .dout(p_Val2_5_fu_1742_p2)
);

myproject_mul_mul_17ns_18s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17ns_18s_26_1_1_U400(
    .din0(p_Val2_5_1_fu_1749_p0),
    .din1(p_Val2_5_1_fu_1749_p1),
    .dout(p_Val2_5_1_fu_1749_p2)
);

myproject_mul_mul_17ns_18s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17ns_18s_26_1_1_U401(
    .din0(p_Val2_5_2_fu_1756_p0),
    .din1(p_Val2_5_2_fu_1756_p1),
    .dout(p_Val2_5_2_fu_1756_p2)
);

myproject_mul_mul_17ns_18s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17ns_18s_26_1_1_U402(
    .din0(p_Val2_5_3_fu_1763_p0),
    .din1(p_Val2_5_3_fu_1763_p1),
    .dout(p_Val2_5_3_fu_1763_p2)
);

myproject_mul_mul_17ns_18s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17ns_18s_26_1_1_U403(
    .din0(p_Val2_5_4_fu_1770_p0),
    .din1(p_Val2_5_4_fu_1770_p1),
    .dout(p_Val2_5_4_fu_1770_p2)
);

myproject_mul_mul_17ns_18s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17ns_18s_26_1_1_U404(
    .din0(p_Val2_5_5_fu_1776_p0),
    .din1(p_Val2_5_5_fu_1776_p1),
    .dout(p_Val2_5_5_fu_1776_p2)
);

myproject_mul_mul_17ns_18s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17ns_18s_26_1_1_U405(
    .din0(p_Val2_5_6_fu_1782_p0),
    .din1(p_Val2_5_6_fu_1782_p1),
    .dout(p_Val2_5_6_fu_1782_p2)
);

myproject_mul_mul_17ns_18s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17ns_18s_26_1_1_U406(
    .din0(p_Val2_5_7_fu_1788_p0),
    .din1(p_Val2_5_7_fu_1788_p1),
    .dout(p_Val2_5_7_fu_1788_p2)
);

myproject_mul_mul_17ns_18s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17ns_18s_26_1_1_U407(
    .din0(p_Val2_5_8_fu_1794_p0),
    .din1(p_Val2_5_8_fu_1794_p1),
    .dout(p_Val2_5_8_fu_1794_p2)
);

myproject_mul_mul_17ns_18s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
myproject_mul_mul_17ns_18s_26_1_1_U408(
    .din0(p_Val2_5_9_fu_1800_p0),
    .din1(p_Val2_5_9_fu_1800_p1),
    .dout(p_Val2_5_9_fu_1800_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        OP2_V_cast_reg_2298 <= OP2_V_cast_fu_1567_p1;
        exp_res_4_V_1_reg_2222_pp0_iter2_reg <= exp_res_4_V_1_reg_2222;
        exp_res_4_V_1_reg_2222_pp0_iter3_reg <= exp_res_4_V_1_reg_2222_pp0_iter2_reg;
        exp_res_5_V_1_reg_2228_pp0_iter2_reg <= exp_res_5_V_1_reg_2228;
        exp_res_5_V_1_reg_2228_pp0_iter3_reg <= exp_res_5_V_1_reg_2228_pp0_iter2_reg;
        exp_res_6_V_1_reg_2234_pp0_iter2_reg <= exp_res_6_V_1_reg_2234;
        exp_res_6_V_1_reg_2234_pp0_iter3_reg <= exp_res_6_V_1_reg_2234_pp0_iter2_reg;
        exp_res_7_V_1_reg_2240_pp0_iter2_reg <= exp_res_7_V_1_reg_2240;
        exp_res_7_V_1_reg_2240_pp0_iter3_reg <= exp_res_7_V_1_reg_2240_pp0_iter2_reg;
        isneg_1_reg_2268 <= p_Val2_28_fu_1478_p2[32'd18];
        newsignbit_2_reg_2275 <= p_Val2_29_fu_1492_p2[32'd17];
        res_0_V_write_assign_reg_2308 <= {{p_Val2_5_fu_1742_p2[25:10]}};
        res_1_V_write_assign_reg_2313 <= {{p_Val2_5_1_fu_1749_p2[25:10]}};
        res_2_V_write_assign_reg_2318 <= {{p_Val2_5_2_fu_1756_p2[25:10]}};
        res_3_V_write_assign_reg_2323 <= {{p_Val2_5_3_fu_1763_p2[25:10]}};
        tmp_10_reg_2080 <= {{p_Val2_2_2_fu_507_p2[15:6]}};
        tmp_13_reg_2086 <= {{p_Val2_2_3_fu_532_p2[15:6]}};
        tmp_16_reg_2092 <= {{p_Val2_2_4_fu_557_p2[15:6]}};
        tmp_19_reg_2098 <= {{p_Val2_2_5_fu_582_p2[15:6]}};
        tmp_22_reg_2104 <= {{p_Val2_2_6_fu_607_p2[15:6]}};
        tmp_25_reg_2110 <= {{p_Val2_2_7_fu_632_p2[15:6]}};
        tmp_28_reg_2116 <= {{p_Val2_2_8_fu_658_p2[15:6]}};
        tmp_31_reg_2122 <= {{p_Val2_2_9_fu_684_p2[15:6]}};
        tmp_34_reg_2282 <= {{p_Val2_29_fu_1492_p2[17:8]}};
        tmp_37_reg_1928 <= p_Val2_2_fu_457_p2[32'd16];
        tmp_38_reg_1935 <= p_Val2_2_fu_457_p2[32'd15];
        tmp_39_reg_1942 <= p_Val2_2_1_fu_482_p2[32'd16];
        tmp_40_reg_1949 <= p_Val2_2_1_fu_482_p2[32'd15];
        tmp_41_reg_1956 <= p_Val2_2_2_fu_507_p2[32'd16];
        tmp_42_reg_1963 <= p_Val2_2_2_fu_507_p2[32'd15];
        tmp_43_reg_1970 <= p_Val2_2_3_fu_532_p2[32'd16];
        tmp_44_reg_1977 <= p_Val2_2_3_fu_532_p2[32'd15];
        tmp_45_reg_1984 <= p_Val2_2_4_fu_557_p2[32'd16];
        tmp_46_reg_1991 <= p_Val2_2_4_fu_557_p2[32'd15];
        tmp_47_reg_1998 <= p_Val2_2_5_fu_582_p2[32'd16];
        tmp_48_reg_2005 <= p_Val2_2_5_fu_582_p2[32'd15];
        tmp_49_reg_2012 <= p_Val2_2_6_fu_607_p2[32'd16];
        tmp_4_16_reg_2074 <= {{p_Val2_2_1_fu_482_p2[15:6]}};
        tmp_50_reg_2019 <= p_Val2_2_6_fu_607_p2[32'd15];
        tmp_51_reg_2026 <= p_Val2_2_7_fu_632_p2[32'd16];
        tmp_52_reg_2033 <= p_Val2_2_7_fu_632_p2[32'd15];
        tmp_53_reg_2040 <= p_Val2_2_8_fu_658_p2[32'd16];
        tmp_54_reg_2047 <= p_Val2_2_8_fu_658_p2[32'd15];
        tmp_55_reg_2054 <= p_Val2_2_9_fu_684_p2[32'd16];
        tmp_56_reg_2061 <= p_Val2_2_9_fu_684_p2[32'd15];
        tmp_reg_2068 <= {{p_Val2_2_fu_457_p2[15:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        agg_result_i_i21_i_i_reg_1922 <= agg_result_i_i21_i_i_fu_404_p3;
        agg_result_i_i_i_i_reg_1916 <= agg_result_i_i_i_i_fu_362_p3;
        data_0_V_read_1_reg_1841 <= data_0_V_read;
        data_1_V_read_1_reg_1836 <= data_1_V_read;
        data_2_V_read_1_reg_1831 <= data_2_V_read;
        data_3_V_read_1_reg_1826 <= data_3_V_read;
        data_4_V_read_1_reg_1821 <= data_4_V_read;
        data_5_V_read_1_reg_1816 <= data_5_V_read;
        data_6_V_read_1_reg_1811 <= data_6_V_read;
        data_7_V_read_1_reg_1806 <= data_7_V_read;
        exp_res_0_V_1_reg_2178_pp0_iter2_reg <= exp_res_0_V_1_reg_2178;
        exp_res_0_V_1_reg_2178_pp0_iter3_reg <= exp_res_0_V_1_reg_2178_pp0_iter2_reg;
        exp_res_1_V_1_reg_2184_pp0_iter2_reg <= exp_res_1_V_1_reg_2184;
        exp_res_1_V_1_reg_2184_pp0_iter3_reg <= exp_res_1_V_1_reg_2184_pp0_iter2_reg;
        exp_res_2_V_1_reg_2190_pp0_iter2_reg <= exp_res_2_V_1_reg_2190;
        exp_res_2_V_1_reg_2190_pp0_iter3_reg <= exp_res_2_V_1_reg_2190_pp0_iter2_reg;
        exp_res_3_V_1_reg_2196_pp0_iter2_reg <= exp_res_3_V_1_reg_2196;
        exp_res_3_V_1_reg_2196_pp0_iter3_reg <= exp_res_3_V_1_reg_2196_pp0_iter2_reg;
        inv_exp_sum_V_reg_2293 <= invert_table2_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_port_reg_data_8_V_read <= data_8_V_read;
        ap_port_reg_data_9_V_read <= data_9_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exp_res_0_V_1_reg_2178 <= exp_table1_q0;
        exp_res_1_V_1_reg_2184 <= exp_table1_q1;
        exp_res_2_V_1_reg_2190 <= exp_table1_q2;
        exp_res_3_V_1_reg_2196 <= exp_table1_q3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        exp_res_0_V_fu_86 <= exp_res_0_V_1_reg_2178;
        exp_res_1_V_fu_90 <= exp_res_1_V_1_reg_2184;
        exp_res_2_V_fu_94 <= exp_res_2_V_1_reg_2190;
        exp_res_3_V_fu_98 <= exp_res_3_V_1_reg_2196;
        exp_res_4_V_fu_102 <= exp_res_4_V_1_reg_2222;
        exp_res_5_V_fu_106 <= exp_res_5_V_1_reg_2228;
        exp_res_6_V_fu_110 <= exp_res_6_V_1_reg_2234;
        exp_res_7_V_fu_114 <= exp_res_7_V_1_reg_2240;
        exp_res_8_V_1_reg_2256 <= exp_table1_q0;
        exp_res_8_V_fu_118 <= exp_table1_q0;
        exp_res_9_V_1_reg_2262 <= exp_table1_q1;
        exp_res_9_V_fu_122 <= exp_table1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        exp_res_4_V_1_reg_2222 <= exp_table1_q0;
        exp_res_5_V_1_reg_2228 <= exp_table1_q1;
        exp_res_6_V_1_reg_2234 <= exp_table1_q2;
        exp_res_7_V_1_reg_2240 <= exp_table1_q3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        exp_res_8_V_1_reg_2256_pp0_iter2_reg <= exp_res_8_V_1_reg_2256;
        exp_res_8_V_1_reg_2256_pp0_iter3_reg <= exp_res_8_V_1_reg_2256_pp0_iter2_reg;
        exp_res_9_V_1_reg_2262_pp0_iter2_reg <= exp_res_9_V_1_reg_2262;
        exp_res_9_V_1_reg_2262_pp0_iter3_reg <= exp_res_9_V_1_reg_2262_pp0_iter2_reg;
        res_4_V_write_assign_reg_2328 <= {{p_Val2_5_4_fu_1770_p2[25:10]}};
        res_5_V_write_assign_reg_2333 <= {{p_Val2_5_5_fu_1776_p2[25:10]}};
        res_6_V_write_assign_reg_2338 <= {{p_Val2_5_6_fu_1782_p2[25:10]}};
        res_7_V_write_assign_reg_2343 <= {{p_Val2_5_7_fu_1788_p2[25:10]}};
        y_V_4_reg_2148 <= y_V_4_fu_1168_p3;
        y_V_5_reg_2153 <= y_V_5_fu_1190_p3;
        y_V_6_reg_2158 <= y_V_6_fu_1212_p3;
        y_V_7_reg_2163 <= y_V_7_fu_1234_p3;
        y_V_8_reg_2168 <= y_V_8_fu_1256_p3;
        y_V_9_reg_2173 <= y_V_9_fu_1278_p3;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_table1_address0 = tmp_11_8_fu_1302_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_address0 = tmp_11_4_fu_1286_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        exp_table1_address0 = tmp_1_15_fu_1068_p1;
    end else begin
        exp_table1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        exp_table1_address1 = tmp_11_9_fu_1306_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_address1 = tmp_11_5_fu_1290_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        exp_table1_address1 = tmp_11_1_fu_1095_p1;
    end else begin
        exp_table1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_address2 = tmp_11_6_fu_1294_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        exp_table1_address2 = tmp_11_2_fu_1122_p1;
    end else begin
        exp_table1_address2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table1_address3 = tmp_11_7_fu_1298_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        exp_table1_address3 = tmp_11_3_fu_1149_p1;
    end else begin
        exp_table1_address3 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        exp_table1_ce0 = 1'b1;
    end else begin
        exp_table1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        exp_table1_ce1 = 1'b1;
    end else begin
        exp_table1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table1_ce2 = 1'b1;
    end else begin
        exp_table1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        exp_table1_ce3 = 1'b1;
    end else begin
        exp_table1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312_ap_ce = 1'b1;
    end else begin
        grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        invert_table2_ce0 = 1'b1;
    end else begin
        invert_table2_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_cast_fu_1567_p1 = $signed(inv_exp_sum_V_reg_2293);

assign agg_result_i_i14_i_fu_428_p1 = ap_port_reg_data_9_V_read;

assign agg_result_i_i14_i_fu_428_p2 = ap_port_reg_data_8_V_read;

assign agg_result_i_i14_i_fu_428_p3 = ((tmp_i_i13_i_fu_422_p2[0:0] === 1'b1) ? agg_result_i_i14_i_fu_428_p1 : agg_result_i_i14_i_fu_428_p2);

assign agg_result_i_i19_i19_i_i_fu_390_p1 = data_7_V_read;

assign agg_result_i_i19_i19_i_i_fu_390_p2 = data_6_V_read;

assign agg_result_i_i19_i19_i_i_fu_390_p3 = ((tmp_i_i18_i18_i_i_fu_384_p2[0:0] === 1'b1) ? agg_result_i_i19_i19_i_i_fu_390_p1 : agg_result_i_i19_i19_i_i_fu_390_p2);

assign agg_result_i_i19_i_i_i_fu_348_p1 = data_3_V_read;

assign agg_result_i_i19_i_i_i_fu_348_p2 = data_2_V_read;

assign agg_result_i_i19_i_i_i_fu_348_p3 = ((tmp_i_i18_i_i_i_fu_342_p2[0:0] === 1'b1) ? agg_result_i_i19_i_i_i_fu_348_p1 : agg_result_i_i19_i_i_i_fu_348_p2);

assign agg_result_i_i21_i_i_fu_404_p3 = ((tmp_i20_i20_i_i_fu_398_p2[0:0] === 1'b1) ? agg_result_i_i19_i19_i_i_fu_390_p3 : agg_result_i_i_i15_i_i_fu_376_p3);

assign agg_result_i_i_i15_i_i_fu_376_p1 = data_5_V_read;

assign agg_result_i_i_i15_i_i_fu_376_p2 = data_4_V_read;

assign agg_result_i_i_i15_i_i_fu_376_p3 = ((tmp_i_i_i14_i_i_fu_370_p2[0:0] === 1'b1) ? agg_result_i_i_i15_i_i_fu_376_p1 : agg_result_i_i_i15_i_i_fu_376_p2);

assign agg_result_i_i_i_fu_416_p3 = ((tmp_i_i_i_fu_412_p2[0:0] === 1'b1) ? agg_result_i_i21_i_i_reg_1922 : agg_result_i_i_i_i_reg_1916);

assign agg_result_i_i_i_i_fu_362_p3 = ((tmp_i20_i_i_i_fu_356_p2[0:0] === 1'b1) ? agg_result_i_i19_i_i_i_fu_348_p3 : agg_result_i_i_i_i_i_fu_334_p3);

assign agg_result_i_i_i_i_i_fu_334_p1 = data_1_V_read;

assign agg_result_i_i_i_i_i_fu_334_p2 = data_0_V_read;

assign agg_result_i_i_i_i_i_fu_334_p3 = ((tmp_i_i_i_i_i_fu_328_p2[0:0] === 1'b1) ? agg_result_i_i_i_i_i_fu_334_p1 : agg_result_i_i_i_i_i_fu_334_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = res_0_V_write_assign_reg_2308;

assign ap_return_1 = res_1_V_write_assign_reg_2313;

assign ap_return_2 = res_2_V_write_assign_reg_2318;

assign ap_return_3 = res_3_V_write_assign_reg_2323;

assign ap_return_4 = res_4_V_write_assign_reg_2328;

assign ap_return_5 = res_5_V_write_assign_reg_2333;

assign ap_return_6 = res_6_V_write_assign_reg_2338;

assign ap_return_7 = res_7_V_write_assign_reg_2343;

assign ap_return_8 = {{p_Val2_5_8_fu_1794_p2[25:10]}};

assign ap_return_9 = {{p_Val2_5_9_fu_1800_p2[25:10]}};

assign brmerge1_fu_849_p2 = (tmp_40_reg_1949 | p_Result_18_not_fu_844_p2);

assign brmerge2_fu_873_p2 = (tmp_42_reg_1963 | p_Result_2_not_fu_868_p2);

assign brmerge3_fu_897_p2 = (tmp_44_reg_1977 | p_Result_3_not_fu_892_p2);

assign brmerge4_fu_921_p2 = (tmp_46_reg_1991 | p_Result_4_not_fu_916_p2);

assign brmerge5_fu_945_p2 = (tmp_48_reg_2005 | p_Result_5_not_fu_940_p2);

assign brmerge6_fu_969_p2 = (tmp_50_reg_2019 | p_Result_6_not_fu_964_p2);

assign brmerge7_fu_993_p2 = (tmp_52_reg_2033 | p_Result_7_not_fu_988_p2);

assign brmerge8_fu_1017_p2 = (tmp_54_reg_2047 | p_Result_8_not_fu_1012_p2);

assign brmerge9_fu_1041_p2 = (tmp_56_reg_2061 | p_Result_9_not_fu_1036_p2);

assign brmerge_fu_825_p2 = (tmp_38_reg_1935 | p_Result_0_not_fu_820_p2);

assign brmerge_i_i1_fu_1535_p2 = (p_Result_not_i_i_fu_1530_p2 | newsignbit_2_reg_2275);

assign brmerge_i_i_1_fu_840_p2 = (tmp_40_reg_1949 ^ tmp_39_reg_1942);

assign brmerge_i_i_2_fu_864_p2 = (tmp_42_reg_1963 ^ tmp_41_reg_1956);

assign brmerge_i_i_3_fu_888_p2 = (tmp_44_reg_1977 ^ tmp_43_reg_1970);

assign brmerge_i_i_4_fu_912_p2 = (tmp_46_reg_1991 ^ tmp_45_reg_1984);

assign brmerge_i_i_5_fu_936_p2 = (tmp_48_reg_2005 ^ tmp_47_reg_1998);

assign brmerge_i_i_6_fu_960_p2 = (tmp_50_reg_2019 ^ tmp_49_reg_2012);

assign brmerge_i_i_7_fu_984_p2 = (tmp_52_reg_2033 ^ tmp_51_reg_2026);

assign brmerge_i_i_8_fu_1008_p2 = (tmp_54_reg_2047 ^ tmp_53_reg_2040);

assign brmerge_i_i_9_fu_1032_p2 = (tmp_56_reg_2061 ^ tmp_55_reg_2054);

assign brmerge_i_i_fu_816_p2 = (tmp_38_reg_1935 ^ tmp_37_reg_1928);

assign brmerge_i_i_i2_i_fu_1526_p2 = (newsignbit_2_reg_2275 ^ isneg_1_reg_2268);

assign brmerge_i_i_i_fu_1412_p2 = (p_Result_not_i_i_i_fu_1406_p2 | newsignbit_fu_1380_p3);

assign brmerge_i_i_i_i_i_fu_1400_p2 = (newsignbit_fu_1380_p3 ^ isneg_fu_1366_p3);

assign invert_table2_address0 = tmp_6_21_fu_1562_p1;

assign isneg_fu_1366_p3 = p_Val2_24_fu_1360_p2[32'd18];

assign newsignbit_1_fu_1454_p3 = p_Val2_7_fu_1448_p2[32'd17];

assign newsignbit_fu_1380_p3 = p_Val2_25_fu_1374_p2[32'd17];

assign p_Result_0_not_fu_820_p2 = (tmp_37_reg_1928 ^ 1'd1);

assign p_Result_18_not_fu_844_p2 = (tmp_39_reg_1942 ^ 1'd1);

assign p_Result_2_not_fu_868_p2 = (tmp_41_reg_1956 ^ 1'd1);

assign p_Result_3_not_fu_892_p2 = (tmp_43_reg_1970 ^ 1'd1);

assign p_Result_4_not_fu_916_p2 = (tmp_45_reg_1984 ^ 1'd1);

assign p_Result_5_not_fu_940_p2 = (tmp_47_reg_1998 ^ 1'd1);

assign p_Result_6_not_fu_964_p2 = (tmp_49_reg_2012 ^ 1'd1);

assign p_Result_7_not_fu_988_p2 = (tmp_51_reg_2026 ^ 1'd1);

assign p_Result_8_not_fu_1012_p2 = (tmp_53_reg_2040 ^ 1'd1);

assign p_Result_9_not_fu_1036_p2 = (tmp_55_reg_2054 ^ 1'd1);

assign p_Result_not_i_i_fu_1530_p2 = (isneg_1_reg_2268 ^ 1'd1);

assign p_Result_not_i_i_i_fu_1406_p2 = (isneg_fu_1366_p3 ^ 1'd1);

assign p_Val2_22_mux_i_i_i_fu_1418_p3 = ((brmerge_i_i_i_i_i_fu_1400_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_25_fu_1374_p2);

assign p_Val2_24_fu_1360_p2 = ($signed(tmp_i_i_i1_fu_1352_p1) + $signed(tmp_i_i_i_19_fu_1356_p1));

assign p_Val2_25_fu_1374_p0 = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312_ap_return;

assign p_Val2_25_fu_1374_p1 = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296_ap_return;

assign p_Val2_25_fu_1374_p2 = ($signed(p_Val2_25_fu_1374_p0) + $signed(p_Val2_25_fu_1374_p1));

assign p_Val2_26_fu_1434_p3 = ((brmerge_i_i_i_fu_1412_p2[0:0] === 1'b1) ? p_Val2_22_mux_i_i_i_fu_1418_p3 : p_Val2_i_i_i_fu_1426_p3);

assign p_Val2_27_fu_1462_p3 = ((newsignbit_1_fu_1454_p3[0:0] === 1'b1) ? 18'd131071 : p_Val2_7_fu_1448_p2);

assign p_Val2_28_fu_1478_p2 = ($signed(tmp_i_i_fu_1470_p1) + $signed(tmp_i_i_20_fu_1474_p1));

assign p_Val2_29_fu_1492_p2 = ($signed(p_Val2_27_fu_1462_p3) + $signed(p_Val2_26_fu_1434_p3));

assign p_Val2_2_1_fu_482_p2 = ($signed(tmp_2_1_fu_479_p1) - $signed(tmp_3_fu_453_p1));

assign p_Val2_2_2_fu_507_p2 = ($signed(tmp_2_2_fu_504_p1) - $signed(tmp_3_fu_453_p1));

assign p_Val2_2_3_fu_532_p2 = ($signed(tmp_2_3_fu_529_p1) - $signed(tmp_3_fu_453_p1));

assign p_Val2_2_4_fu_557_p2 = ($signed(tmp_2_4_fu_554_p1) - $signed(tmp_3_fu_453_p1));

assign p_Val2_2_5_fu_582_p2 = ($signed(tmp_2_5_fu_579_p1) - $signed(tmp_3_fu_453_p1));

assign p_Val2_2_6_fu_607_p2 = ($signed(tmp_2_6_fu_604_p1) - $signed(tmp_3_fu_453_p1));

assign p_Val2_2_7_fu_632_p2 = ($signed(tmp_2_7_fu_629_p1) - $signed(tmp_3_fu_453_p1));

assign p_Val2_2_8_fu_658_p2 = ($signed(tmp_2_8_fu_654_p1) - $signed(tmp_3_fu_453_p1));

assign p_Val2_2_9_fu_684_p2 = ($signed(tmp_2_9_fu_680_p1) - $signed(tmp_3_fu_453_p1));

assign p_Val2_2_fu_457_p2 = ($signed(tmp_2_fu_450_p1) - $signed(tmp_3_fu_453_p1));

assign p_Val2_3_fu_1442_p1 = exp_res_8_V_1_reg_2256;

assign p_Val2_4_fu_1445_p1 = exp_res_9_V_1_reg_2262;

assign p_Val2_5_1_fu_1749_p0 = p_Val2_5_1_fu_1749_p00;

assign p_Val2_5_1_fu_1749_p00 = exp_res_1_V_1_reg_2184_pp0_iter3_reg;

assign p_Val2_5_1_fu_1749_p1 = OP2_V_cast_fu_1567_p1;

assign p_Val2_5_2_fu_1756_p0 = p_Val2_5_2_fu_1756_p00;

assign p_Val2_5_2_fu_1756_p00 = exp_res_2_V_1_reg_2190_pp0_iter3_reg;

assign p_Val2_5_2_fu_1756_p1 = OP2_V_cast_fu_1567_p1;

assign p_Val2_5_3_fu_1763_p0 = p_Val2_5_3_fu_1763_p00;

assign p_Val2_5_3_fu_1763_p00 = exp_res_3_V_1_reg_2196_pp0_iter3_reg;

assign p_Val2_5_3_fu_1763_p1 = OP2_V_cast_fu_1567_p1;

assign p_Val2_5_4_fu_1770_p0 = p_Val2_5_4_fu_1770_p00;

assign p_Val2_5_4_fu_1770_p00 = exp_res_4_V_1_reg_2222_pp0_iter3_reg;

assign p_Val2_5_4_fu_1770_p1 = OP2_V_cast_reg_2298;

assign p_Val2_5_5_fu_1776_p0 = p_Val2_5_5_fu_1776_p00;

assign p_Val2_5_5_fu_1776_p00 = exp_res_5_V_1_reg_2228_pp0_iter3_reg;

assign p_Val2_5_5_fu_1776_p1 = OP2_V_cast_reg_2298;

assign p_Val2_5_6_fu_1782_p0 = p_Val2_5_6_fu_1782_p00;

assign p_Val2_5_6_fu_1782_p00 = exp_res_6_V_1_reg_2234_pp0_iter3_reg;

assign p_Val2_5_6_fu_1782_p1 = OP2_V_cast_reg_2298;

assign p_Val2_5_7_fu_1788_p0 = p_Val2_5_7_fu_1788_p00;

assign p_Val2_5_7_fu_1788_p00 = exp_res_7_V_1_reg_2240_pp0_iter3_reg;

assign p_Val2_5_7_fu_1788_p1 = OP2_V_cast_reg_2298;

assign p_Val2_5_8_fu_1794_p0 = p_Val2_5_8_fu_1794_p00;

assign p_Val2_5_8_fu_1794_p00 = exp_res_8_V_1_reg_2256_pp0_iter3_reg;

assign p_Val2_5_8_fu_1794_p1 = OP2_V_cast_reg_2298;

assign p_Val2_5_9_fu_1800_p0 = p_Val2_5_9_fu_1800_p00;

assign p_Val2_5_9_fu_1800_p00 = exp_res_9_V_1_reg_2262_pp0_iter3_reg;

assign p_Val2_5_9_fu_1800_p1 = OP2_V_cast_reg_2298;

assign p_Val2_5_fu_1742_p0 = p_Val2_5_fu_1742_p00;

assign p_Val2_5_fu_1742_p00 = exp_res_0_V_1_reg_2178_pp0_iter3_reg;

assign p_Val2_5_fu_1742_p1 = OP2_V_cast_fu_1567_p1;

assign p_Val2_7_fu_1448_p2 = (p_Val2_3_fu_1442_p1 + p_Val2_4_fu_1445_p1);

assign p_Val2_i_i_i_fu_1426_p3 = ((underflow_10_fu_1394_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_25_fu_1374_p2);

assign tmp_11_1_fu_1095_p1 = y_V_1_fu_1087_p3;

assign tmp_11_2_fu_1122_p1 = y_V_2_fu_1114_p3;

assign tmp_11_3_fu_1149_p1 = y_V_3_fu_1141_p3;

assign tmp_11_4_fu_1286_p1 = y_V_4_reg_2148;

assign tmp_11_5_fu_1290_p1 = y_V_5_reg_2153;

assign tmp_11_6_fu_1294_p1 = y_V_6_reg_2158;

assign tmp_11_7_fu_1298_p1 = y_V_7_reg_2163;

assign tmp_11_8_fu_1302_p1 = y_V_8_reg_2168;

assign tmp_11_9_fu_1306_p1 = y_V_9_reg_2173;

assign tmp_11_fu_1100_p3 = ((brmerge_i_i_2_fu_864_p2[0:0] === 1'b1) ? 10'd511 : tmp_10_reg_2080);

assign tmp_12_fu_1107_p3 = ((underflow_2_fu_859_p2[0:0] === 1'b1) ? 10'd512 : tmp_10_reg_2080);

assign tmp_14_fu_1127_p3 = ((brmerge_i_i_3_fu_888_p2[0:0] === 1'b1) ? 10'd511 : tmp_13_reg_2086);

assign tmp_15_fu_1134_p3 = ((underflow_3_fu_883_p2[0:0] === 1'b1) ? 10'd512 : tmp_13_reg_2086);

assign tmp_17_fu_1154_p3 = ((brmerge_i_i_4_fu_912_p2[0:0] === 1'b1) ? 10'd511 : tmp_16_reg_2092);

assign tmp_18_fu_1161_p3 = ((underflow_4_fu_907_p2[0:0] === 1'b1) ? 10'd512 : tmp_16_reg_2092);

assign tmp_1_15_fu_1068_p1 = y_V_fu_1060_p3;

assign tmp_1_fu_830_p2 = (tmp_40_reg_1949 ^ 1'd1);

assign tmp_20_fu_1176_p3 = ((brmerge_i_i_5_fu_936_p2[0:0] === 1'b1) ? 10'd511 : tmp_19_reg_2098);

assign tmp_21_fu_1183_p3 = ((underflow_5_fu_931_p2[0:0] === 1'b1) ? 10'd512 : tmp_19_reg_2098);

assign tmp_23_fu_1198_p3 = ((brmerge_i_i_6_fu_960_p2[0:0] === 1'b1) ? 10'd511 : tmp_22_reg_2104);

assign tmp_24_fu_1205_p3 = ((underflow_6_fu_955_p2[0:0] === 1'b1) ? 10'd512 : tmp_22_reg_2104);

assign tmp_26_fu_1220_p3 = ((brmerge_i_i_7_fu_984_p2[0:0] === 1'b1) ? 10'd511 : tmp_25_reg_2110);

assign tmp_27_fu_1227_p3 = ((underflow_7_fu_979_p2[0:0] === 1'b1) ? 10'd512 : tmp_25_reg_2110);

assign tmp_29_fu_1242_p3 = ((brmerge_i_i_8_fu_1008_p2[0:0] === 1'b1) ? 10'd511 : tmp_28_reg_2116);

assign tmp_2_11_fu_854_p2 = (tmp_42_reg_1963 ^ 1'd1);

assign tmp_2_1_fu_479_p1 = data_1_V_read_1_reg_1836;

assign tmp_2_2_fu_504_p1 = data_2_V_read_1_reg_1831;

assign tmp_2_3_fu_529_p1 = data_3_V_read_1_reg_1826;

assign tmp_2_4_fu_554_p1 = data_4_V_read_1_reg_1821;

assign tmp_2_5_fu_579_p1 = data_5_V_read_1_reg_1816;

assign tmp_2_6_fu_604_p1 = data_6_V_read_1_reg_1811;

assign tmp_2_7_fu_629_p1 = data_7_V_read_1_reg_1806;

assign tmp_2_8_fu_654_p0 = ap_port_reg_data_8_V_read;

assign tmp_2_8_fu_654_p1 = tmp_2_8_fu_654_p0;

assign tmp_2_9_fu_680_p0 = ap_port_reg_data_9_V_read;

assign tmp_2_9_fu_680_p1 = tmp_2_9_fu_680_p0;

assign tmp_2_fu_450_p1 = data_0_V_read_1_reg_1841;

assign tmp_30_fu_1249_p3 = ((underflow_8_fu_1003_p2[0:0] === 1'b1) ? 10'd512 : tmp_28_reg_2116);

assign tmp_32_fu_1264_p3 = ((brmerge_i_i_9_fu_1032_p2[0:0] === 1'b1) ? 10'd511 : tmp_31_reg_2122);

assign tmp_33_fu_1271_p3 = ((underflow_9_fu_1027_p2[0:0] === 1'b1) ? 10'd512 : tmp_31_reg_2122);

assign tmp_35_fu_1540_p3 = ((brmerge_i_i_i2_i_fu_1526_p2[0:0] === 1'b1) ? 10'd511 : tmp_34_reg_2282);

assign tmp_36_fu_1547_p3 = ((underflow_11_fu_1521_p2[0:0] === 1'b1) ? 10'd512 : tmp_34_reg_2282);

assign tmp_3_12_fu_878_p2 = (tmp_44_reg_1977 ^ 1'd1);

assign tmp_3_fu_453_p1 = $signed(x_max_V_fu_442_p3);

assign tmp_4_fu_902_p2 = (tmp_46_reg_1991 ^ 1'd1);

assign tmp_5_13_fu_1046_p3 = ((brmerge_i_i_fu_816_p2[0:0] === 1'b1) ? 10'd511 : tmp_reg_2068);

assign tmp_5_fu_926_p2 = (tmp_48_reg_2005 ^ 1'd1);

assign tmp_61_i_i_fu_1516_p2 = (newsignbit_2_reg_2275 ^ 1'd1);

assign tmp_61_i_i_i_fu_1388_p2 = (newsignbit_fu_1380_p3 ^ 1'd1);

assign tmp_6_21_fu_1562_p1 = y_V_10_fu_1554_p3;

assign tmp_6_fu_950_p2 = (tmp_50_reg_2019 ^ 1'd1);

assign tmp_7_17_fu_1073_p3 = ((brmerge_i_i_1_fu_840_p2[0:0] === 1'b1) ? 10'd511 : tmp_4_16_reg_2074);

assign tmp_7_fu_974_p2 = (tmp_52_reg_2033 ^ 1'd1);

assign tmp_8_14_fu_1053_p3 = ((underflow_fu_811_p2[0:0] === 1'b1) ? 10'd512 : tmp_reg_2068);

assign tmp_8_fu_998_p2 = (tmp_54_reg_2047 ^ 1'd1);

assign tmp_9_18_fu_1080_p3 = ((underflow_1_fu_835_p2[0:0] === 1'b1) ? 10'd512 : tmp_4_16_reg_2074);

assign tmp_9_fu_1022_p2 = (tmp_56_reg_2061 ^ 1'd1);

assign tmp_i15_i_fu_436_p2 = (($signed(agg_result_i_i_i_fu_416_p3) < $signed(agg_result_i_i14_i_fu_428_p3)) ? 1'b1 : 1'b0);

assign tmp_i20_i20_i_i_fu_398_p2 = (($signed(agg_result_i_i_i15_i_i_fu_376_p3) < $signed(agg_result_i_i19_i19_i_i_fu_390_p3)) ? 1'b1 : 1'b0);

assign tmp_i20_i_i_i_fu_356_p2 = (($signed(agg_result_i_i_i_i_i_fu_334_p3) < $signed(agg_result_i_i19_i_i_i_fu_348_p3)) ? 1'b1 : 1'b0);

assign tmp_i_i13_i_fu_422_p0 = ap_port_reg_data_8_V_read;

assign tmp_i_i13_i_fu_422_p1 = ap_port_reg_data_9_V_read;

assign tmp_i_i13_i_fu_422_p2 = (($signed(tmp_i_i13_i_fu_422_p0) < $signed(tmp_i_i13_i_fu_422_p1)) ? 1'b1 : 1'b0);

assign tmp_i_i18_i18_i_i_fu_384_p0 = data_6_V_read;

assign tmp_i_i18_i18_i_i_fu_384_p1 = data_7_V_read;

assign tmp_i_i18_i18_i_i_fu_384_p2 = (($signed(tmp_i_i18_i18_i_i_fu_384_p0) < $signed(tmp_i_i18_i18_i_i_fu_384_p1)) ? 1'b1 : 1'b0);

assign tmp_i_i18_i_i_i_fu_342_p0 = data_2_V_read;

assign tmp_i_i18_i_i_i_fu_342_p1 = data_3_V_read;

assign tmp_i_i18_i_i_i_fu_342_p2 = (($signed(tmp_i_i18_i_i_i_fu_342_p0) < $signed(tmp_i_i18_i_i_i_fu_342_p1)) ? 1'b1 : 1'b0);

assign tmp_i_i_20_fu_1474_p1 = p_Val2_27_fu_1462_p3;

assign tmp_i_i_fu_1470_p1 = p_Val2_26_fu_1434_p3;

assign tmp_i_i_i14_i_i_fu_370_p0 = data_4_V_read;

assign tmp_i_i_i14_i_i_fu_370_p1 = data_5_V_read;

assign tmp_i_i_i14_i_i_fu_370_p2 = (($signed(tmp_i_i_i14_i_i_fu_370_p0) < $signed(tmp_i_i_i14_i_i_fu_370_p1)) ? 1'b1 : 1'b0);

assign tmp_i_i_i1_fu_1352_p0 = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_296_ap_return;

assign tmp_i_i_i1_fu_1352_p1 = tmp_i_i_i1_fu_1352_p0;

assign tmp_i_i_i_19_fu_1356_p0 = grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_312_ap_return;

assign tmp_i_i_i_19_fu_1356_p1 = tmp_i_i_i_19_fu_1356_p0;

assign tmp_i_i_i_fu_412_p2 = (($signed(agg_result_i_i_i_i_reg_1916) < $signed(agg_result_i_i21_i_i_reg_1922)) ? 1'b1 : 1'b0);

assign tmp_i_i_i_i_i_fu_328_p0 = data_0_V_read;

assign tmp_i_i_i_i_i_fu_328_p1 = data_1_V_read;

assign tmp_i_i_i_i_i_fu_328_p2 = (($signed(tmp_i_i_i_i_i_fu_328_p0) < $signed(tmp_i_i_i_i_i_fu_328_p1)) ? 1'b1 : 1'b0);

assign tmp_s_fu_806_p2 = (tmp_38_reg_1935 ^ 1'd1);

assign underflow_10_fu_1394_p2 = (tmp_61_i_i_i_fu_1388_p2 & isneg_fu_1366_p3);

assign underflow_11_fu_1521_p2 = (tmp_61_i_i_fu_1516_p2 & isneg_1_reg_2268);

assign underflow_1_fu_835_p2 = (tmp_39_reg_1942 & tmp_1_fu_830_p2);

assign underflow_2_fu_859_p2 = (tmp_41_reg_1956 & tmp_2_11_fu_854_p2);

assign underflow_3_fu_883_p2 = (tmp_43_reg_1970 & tmp_3_12_fu_878_p2);

assign underflow_4_fu_907_p2 = (tmp_4_fu_902_p2 & tmp_45_reg_1984);

assign underflow_5_fu_931_p2 = (tmp_5_fu_926_p2 & tmp_47_reg_1998);

assign underflow_6_fu_955_p2 = (tmp_6_fu_950_p2 & tmp_49_reg_2012);

assign underflow_7_fu_979_p2 = (tmp_7_fu_974_p2 & tmp_51_reg_2026);

assign underflow_8_fu_1003_p2 = (tmp_8_fu_998_p2 & tmp_53_reg_2040);

assign underflow_9_fu_1027_p2 = (tmp_9_fu_1022_p2 & tmp_55_reg_2054);

assign underflow_fu_811_p2 = (tmp_s_fu_806_p2 & tmp_37_reg_1928);

assign x_max_V_fu_442_p3 = ((tmp_i15_i_fu_436_p2[0:0] === 1'b1) ? agg_result_i_i14_i_fu_428_p3 : agg_result_i_i_i_fu_416_p3);

assign y_V_10_fu_1554_p3 = ((brmerge_i_i1_fu_1535_p2[0:0] === 1'b1) ? tmp_35_fu_1540_p3 : tmp_36_fu_1547_p3);

assign y_V_1_fu_1087_p3 = ((brmerge1_fu_849_p2[0:0] === 1'b1) ? tmp_7_17_fu_1073_p3 : tmp_9_18_fu_1080_p3);

assign y_V_2_fu_1114_p3 = ((brmerge2_fu_873_p2[0:0] === 1'b1) ? tmp_11_fu_1100_p3 : tmp_12_fu_1107_p3);

assign y_V_3_fu_1141_p3 = ((brmerge3_fu_897_p2[0:0] === 1'b1) ? tmp_14_fu_1127_p3 : tmp_15_fu_1134_p3);

assign y_V_4_fu_1168_p3 = ((brmerge4_fu_921_p2[0:0] === 1'b1) ? tmp_17_fu_1154_p3 : tmp_18_fu_1161_p3);

assign y_V_5_fu_1190_p3 = ((brmerge5_fu_945_p2[0:0] === 1'b1) ? tmp_20_fu_1176_p3 : tmp_21_fu_1183_p3);

assign y_V_6_fu_1212_p3 = ((brmerge6_fu_969_p2[0:0] === 1'b1) ? tmp_23_fu_1198_p3 : tmp_24_fu_1205_p3);

assign y_V_7_fu_1234_p3 = ((brmerge7_fu_993_p2[0:0] === 1'b1) ? tmp_26_fu_1220_p3 : tmp_27_fu_1227_p3);

assign y_V_8_fu_1256_p3 = ((brmerge8_fu_1017_p2[0:0] === 1'b1) ? tmp_29_fu_1242_p3 : tmp_30_fu_1249_p3);

assign y_V_9_fu_1278_p3 = ((brmerge9_fu_1041_p2[0:0] === 1'b1) ? tmp_32_fu_1264_p3 : tmp_33_fu_1271_p3);

assign y_V_fu_1060_p3 = ((brmerge_fu_825_p2[0:0] === 1'b1) ? tmp_5_13_fu_1046_p3 : tmp_8_14_fu_1053_p3);

endmodule //softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s
