module testbench1b;
  reg A, B, Cin;
  wire S, Cout;

  lookahead_adder_1bit uut (.A(A), .B(B), .Cin(Cin), .S(S), .Cout(Cout));

  initial begin
    $monitor("Time = %0t | A = %b | B = %b | Cin = %b | Sum = %b | Cout = %b", 
             $time, A, B, Cin, S, Cout);

    A = 0; B = 0; Cin = 0; #10;
    A = 0; B = 0; Cin = 1; #10;
    A = 0; B = 1; Cin = 0; #10;
    A = 0; B = 1; Cin = 1; #10;
    A = 1; B = 0; Cin = 0; #10;
    A = 1; B = 0; Cin = 1; #10;
    A = 1; B = 1; Cin = 0; #10;
    A = 1; B = 1; Cin = 1; #10;

    $finish;
  end
endmodule

