<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v1\impl\gwsynthesis\tn_vdp.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v1\src\tn_vdp.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\src\tn_vdp\fpga\tn_vdp_v1\src\tn_vdp.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun 10 22:49:53 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>21294</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6826</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_100</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk </td>
<td>clk</td>
<td>clk_100_w </td>
</tr>
<tr>
<td>clk_50</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_100_w </td>
<td>clk_100</td>
<td>clk_50_w </td>
</tr>
<tr>
<td>clk_25</td>
<td>Generated</td>
<td>39.886</td>
<td>25.071
<td>0.000</td>
<td>19.943</td>
<td>clk_100_w </td>
<td>clk_100</td>
<td>clk_25_w </td>
</tr>
<tr>
<td>clk_125</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_w </td>
<td>clk_25</td>
<td>clk_125_w </td>
</tr>
<tr>
<td>clk_audio</td>
<td>Generated</td>
<td>22774.906</td>
<td>0.044
<td>0.000</td>
<td>11387.453</td>
<td>clk_25_w </td>
<td>clk_25</td>
<td>clk_audio_w </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.972</td>
<td>100.286
<td>0.000</td>
<td>4.986</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>19.943</td>
<td>50.143
<td>0.000</td>
<td>9.972</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>29.915</td>
<td>33.429
<td>0.000</td>
<td>14.957</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_100_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>139.601</td>
<td>7.163
<td>0.000</td>
<td>69.801</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_7_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.977</td>
<td>125.357
<td>0.000</td>
<td>3.989</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.954</td>
<td>62.679
<td>0.000</td>
<td>7.977</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.932</td>
<td>41.786
<td>0.000</td>
<td>11.966</td>
<td>clk_25_inst/CLKOUT</td>
<td>clk_25</td>
<td>clk_125_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>279.202</td>
<td>3.582
<td>0.000</td>
<td>139.601</td>
<td>clk_7_inst/CLKOUT</td>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>clk_3_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_50</td>
<td>50.143(MHz)</td>
<td>50.288(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_25</td>
<td>25.071(MHz)</td>
<td>40.989(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_audio</td>
<td>0.044(MHz)</td>
<td>241.509(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>3.582(MHz)</td>
<td>433.623(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_100!</h4>
<h4>No timing paths to get frequency of clk_125!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_7_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_100_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_7_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_125_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.058</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_28_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.842</td>
</tr>
<tr>
<td>2</td>
<td>0.058</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_24_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.842</td>
</tr>
<tr>
<td>3</td>
<td>0.058</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_10_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.842</td>
</tr>
<tr>
<td>4</td>
<td>0.058</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_8_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.842</td>
</tr>
<tr>
<td>5</td>
<td>0.059</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_27_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.840</td>
</tr>
<tr>
<td>6</td>
<td>0.213</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_17_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.687</td>
</tr>
<tr>
<td>7</td>
<td>0.218</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.682</td>
</tr>
<tr>
<td>8</td>
<td>0.548</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_12_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.351</td>
</tr>
<tr>
<td>9</td>
<td>0.553</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_30_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.347</td>
</tr>
<tr>
<td>10</td>
<td>0.702</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_26_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.198</td>
</tr>
<tr>
<td>11</td>
<td>0.705</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_20_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.195</td>
</tr>
<tr>
<td>12</td>
<td>0.707</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_6_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.193</td>
</tr>
<tr>
<td>13</td>
<td>0.863</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.036</td>
</tr>
<tr>
<td>14</td>
<td>0.873</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_2_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>19.027</td>
</tr>
<tr>
<td>15</td>
<td>1.003</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_1_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.540</td>
</tr>
<tr>
<td>16</td>
<td>1.190</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_22_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.710</td>
</tr>
<tr>
<td>17</td>
<td>1.194</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.705</td>
</tr>
<tr>
<td>18</td>
<td>1.379</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_15_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.521</td>
</tr>
<tr>
<td>19</td>
<td>1.379</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.521</td>
</tr>
<tr>
<td>20</td>
<td>1.406</td>
<td>f18a_core_inst/inst_cpu/reg49ecmt_0_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_0_s/WRE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.493</td>
</tr>
<tr>
<td>21</td>
<td>1.442</td>
<td>f18a_core_inst/inst_tiles/shift_r_1_s0/Q</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_0_s/ADB[10]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.458</td>
</tr>
<tr>
<td>22</td>
<td>1.479</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/byte_s0/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.064</td>
</tr>
<tr>
<td>23</td>
<td>1.527</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_4_1_s/DI[1]</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.373</td>
</tr>
<tr>
<td>24</td>
<td>1.588</td>
<td>f18a_core_inst/inst_cpu/reg49ecmt_0_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_17_0_s/WRE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.311</td>
</tr>
<tr>
<td>25</td>
<td>1.665</td>
<td>f18a_core_inst/inst_cpu/reg49ecmt_0_s0/Q</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_24_0_s/WRE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>19.943</td>
<td>0.000</td>
<td>18.234</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.286</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
<td>clk_audio:[R]</td>
<td>clk_audio:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clk_audio:[R]</td>
<td>clk_audio:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
<td>clk_audio:[R]</td>
<td>clk_audio:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>f18a_core_inst/inst_version/timer_r_8_s0/Q</td>
<td>f18a_core_inst/inst_version/timer_r_8_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0/Q</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0/Q</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>f18a_core_inst/inst_sprites/sprt_state_9_s0/Q</td>
<td>f18a_core_inst/inst_sprites/sprt_state_9_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>f18a_core_inst/inst_tiles/bml_cnt_en_r_s0/Q</td>
<td>f18a_core_inst/inst_tiles/bml_cnt_en_r_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_3_s0/Q</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_3_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0/Q</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>f18a_core_inst/inst_tiles/pixcnt_r_2_s0/Q</td>
<td>f18a_core_inst/inst_tiles/pixcnt_r_2_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0/Q</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>f18a_core_inst/inst_tiles/fifo_wr_cnt_r_0_s0/Q</td>
<td>f18a_core_inst/inst_tiles/fifo_wr_cnt_r_0_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>f18a_core_inst/inst_counters/y_count_8_s1/Q</td>
<td>f18a_core_inst/inst_counters/y_count_8_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/div_state_0_s5/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/div_state_0_s5/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0/Q</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>gromtick_2_s0/Q</td>
<td>gromtick_2_s0/D</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>audio_divider_0_s0/Q</td>
<td>audio_divider_0_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>gromtick_0_s0/Q</td>
<td>gromtick_0_s0/D</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>hdmi/cy_8_s0/Q</td>
<td>hdmi/cy_8_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0/Q</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0/D</td>
<td>clk_50:[R]</td>
<td>clk_50:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_core_inst/scanlines_r_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_core_inst/inst_cpu/csw_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_core_inst/inst_cpu/cnt_milli_r_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_core_inst/inst_cpu/cnt_sec_sr_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_core_inst/inst_cpu/reg15sreg_num_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_dst_lsb_r_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.644</td>
<td>9.894</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_50</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/rh_12_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_28_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>20.086</td>
<td>9.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C30</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_28_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_28_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C30</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_28_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 24.972%; route: 14.429, 72.718%; tC2Q: 0.458, 2.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_24_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>20.086</td>
<td>9.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_24_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_24_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C29</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_24_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 24.972%; route: 14.429, 72.718%; tC2Q: 0.458, 2.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_10_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>20.086</td>
<td>9.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_10_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_10_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C27</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_10_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 24.972%; route: 14.429, 72.718%; tC2Q: 0.458, 2.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_8_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>20.086</td>
<td>9.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_8_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_8_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_8_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 24.972%; route: 14.429, 72.718%; tC2Q: 0.458, 2.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_27_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>20.084</td>
<td>9.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_27_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_27_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_27_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 24.974%; route: 14.427, 72.716%; tC2Q: 0.458, 2.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.931</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_17_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>19.931</td>
<td>8.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C21</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_17_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C21</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_17_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C21</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_17_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 25.169%; route: 14.273, 72.502%; tC2Q: 0.458, 2.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>19.926</td>
<td>8.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C20</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C20</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C20</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_31_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 25.175%; route: 14.269, 72.496%; tC2Q: 0.458, 2.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_12_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>19.595</td>
<td>8.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C22</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_12_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C22</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_12_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C22</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_12_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 25.606%; route: 13.938, 72.026%; tC2Q: 0.458, 2.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_30_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>19.591</td>
<td>8.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_30_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C23</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_30_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C23</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_30_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 25.612%; route: 13.933, 72.019%; tC2Q: 0.458, 2.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_26_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>19.441</td>
<td>8.365</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C22</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_26_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C22</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_26_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C22</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_26_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 25.811%; route: 13.784, 71.802%; tC2Q: 0.458, 2.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_20_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>19.438</td>
<td>8.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_20_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_20_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_20_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 25.815%; route: 13.781, 71.797%; tC2Q: 0.458, 2.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.707</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_6_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>19.437</td>
<td>8.360</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_6_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C23</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_6_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C23</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_6_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 25.817%; route: 13.780, 71.795%; tC2Q: 0.458, 2.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>19.280</td>
<td>8.203</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_18_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 26.029%; route: 13.623, 71.563%; tC2Q: 0.458, 2.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.873</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_2_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>19.271</td>
<td>8.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C28</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_2_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_2_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C28</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_2_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 26.042%; route: 13.613, 71.549%; tC2Q: 0.458, 2.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R6C31[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.341</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>4.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>6.572</td>
<td>2.132</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C34[0][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2542_s1/I0</td>
</tr>
<tr>
<td>7.530</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2542_s1/COUT</td>
</tr>
<tr>
<td>7.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C34[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2541_s1/CIN</td>
</tr>
<tr>
<td>7.587</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2541_s1/COUT</td>
</tr>
<tr>
<td>7.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C34[1][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2540_s1/CIN</td>
</tr>
<tr>
<td>7.644</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2540_s1/COUT</td>
</tr>
<tr>
<td>7.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C34[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2539_s1/CIN</td>
</tr>
<tr>
<td>8.207</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C34[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2539_s1/SUM</td>
</tr>
<tr>
<td>9.017</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_10_s24/I3</td>
</tr>
<tr>
<td>10.049</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_10_s24/F</td>
</tr>
<tr>
<td>10.548</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_8_s25/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C35[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_8_s25/F</td>
</tr>
<tr>
<td>12.037</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s19/I3</td>
</tr>
<tr>
<td>12.859</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s19/F</td>
</tr>
<tr>
<td>13.686</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s33/I0</td>
</tr>
<tr>
<td>14.785</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s33/F</td>
</tr>
<tr>
<td>15.754</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s24/I3</td>
</tr>
<tr>
<td>16.380</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C36[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s24/F</td>
</tr>
<tr>
<td>17.685</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s20/I3</td>
</tr>
<tr>
<td>18.784</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_2_s20/F</td>
</tr>
<tr>
<td>18.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/alu_reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_1_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C32[0][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.473, 45.700%; route: 9.609, 51.828%; tC2Q: 0.458, 2.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_22_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>18.954</td>
<td>7.877</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_22_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_22_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_22_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 26.483%; route: 13.297, 71.067%; tC2Q: 0.458, 2.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>18.949</td>
<td>7.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_16_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 26.490%; route: 13.292, 71.060%; tC2Q: 0.458, 2.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_15_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>18.765</td>
<td>7.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_15_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_15_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_15_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 26.753%; route: 13.108, 70.772%; tC2Q: 0.458, 2.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>18.765</td>
<td>7.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_13_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 26.753%; route: 13.108, 70.772%; tC2Q: 0.458, 2.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg49ecmt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>f18a_core_inst/inst_cpu/reg49ecmt_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg49ecmt_0_s0/Q</td>
</tr>
<tr>
<td>2.982</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][B]</td>
<td>f18a_core_inst/inst_tiles/n110_s12/I1</td>
</tr>
<tr>
<td>4.043</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R17C19[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/n110_s12/F</td>
</tr>
<tr>
<td>4.468</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s3/I3</td>
</tr>
<tr>
<td>5.290</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s3/F</td>
</tr>
<tr>
<td>6.094</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s1/I1</td>
</tr>
<tr>
<td>7.126</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s1/F</td>
</tr>
<tr>
<td>8.112</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>f18a_core_inst/inst_tiles/addr1_4_s165/I0</td>
</tr>
<tr>
<td>9.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/addr1_4_s165/F</td>
</tr>
<tr>
<td>13.784</td>
<td>4.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][B]</td>
<td>f18a_core_inst/inst_tiles/addr2_4_s176/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C10[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/addr2_4_s176/F</td>
</tr>
<tr>
<td>16.731</td>
<td>2.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C4[3][A]</td>
<td>f18a_core_inst/inst_tiles/addr2_4_s189/I3</td>
</tr>
<tr>
<td>17.533</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C4[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/addr2_4_s189/F</td>
</tr>
<tr>
<td>18.737</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C4</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_0_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C4</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_27_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.638, 30.487%; route: 12.397, 67.035%; tC2Q: 0.458, 2.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_tiles/shift_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td>f18a_core_inst/inst_tiles/shift_r_1_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>87</td>
<td>R11C12[0][B]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/shift_r_1_s0/Q</td>
</tr>
<tr>
<td>4.158</td>
<td>3.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>f18a_core_inst/inst_tiles/state_x_10_s9/I0</td>
</tr>
<tr>
<td>4.784</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R4C12[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/state_x_10_s9/F</td>
</tr>
<tr>
<td>7.389</td>
<td>2.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td>f18a_core_inst/inst_vram/addr_mux_0_s7/I0</td>
</tr>
<tr>
<td>8.014</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C15[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_vram/addr_mux_0_s7/F</td>
</tr>
<tr>
<td>8.433</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C14[1][B]</td>
<td>f18a_core_inst/inst_vram/addr_mux_0_s4/I2</td>
</tr>
<tr>
<td>9.532</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R18C14[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_vram/addr_mux_0_s4/F</td>
</tr>
<tr>
<td>11.525</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>f18a_core_inst/inst_vram/addr_mux_3_s4/I1</td>
</tr>
<tr>
<td>12.151</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_vram/addr_mux_3_s4/F</td>
</tr>
<tr>
<td>13.774</td>
<td>1.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td>f18a_core_inst/inst_vram/addr_mux_3_s1/I3</td>
</tr>
<tr>
<td>14.800</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C17[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_vram/addr_mux_3_s1/F</td>
</tr>
<tr>
<td>15.219</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>f18a_core_inst/inst_vram/addr_mux_3_s0/I2</td>
</tr>
<tr>
<td>16.251</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R21C16[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_vram/addr_mux_3_s0/F</td>
</tr>
<tr>
<td>18.701</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.034, 27.273%; route: 12.965, 70.243%; tC2Q: 0.458, 2.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/byte_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/byte_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>84</td>
<td>R6C31[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/byte_s0/Q</td>
</tr>
<tr>
<td>3.341</td>
<td>2.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_da_15_s1/I0</td>
</tr>
<tr>
<td>4.440</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_da_15_s1/F</td>
</tr>
<tr>
<td>6.572</td>
<td>2.132</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C34[0][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2542_s1/I0</td>
</tr>
<tr>
<td>7.530</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[0][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2542_s1/COUT</td>
</tr>
<tr>
<td>7.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C34[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2541_s1/CIN</td>
</tr>
<tr>
<td>7.587</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2541_s1/COUT</td>
</tr>
<tr>
<td>7.587</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C34[1][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2540_s1/CIN</td>
</tr>
<tr>
<td>7.644</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C34[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2540_s1/COUT</td>
</tr>
<tr>
<td>7.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C34[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/n2539_s1/CIN</td>
</tr>
<tr>
<td>8.207</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C34[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/n2539_s1/SUM</td>
</tr>
<tr>
<td>9.017</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C35[3][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_10_s24/I3</td>
</tr>
<tr>
<td>10.049</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R9C35[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_10_s24/F</td>
</tr>
<tr>
<td>10.548</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_8_s25/I3</td>
</tr>
<tr>
<td>11.609</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C35[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_8_s25/F</td>
</tr>
<tr>
<td>12.037</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C35[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s19/I3</td>
</tr>
<tr>
<td>12.859</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C35[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_0_s19/F</td>
</tr>
<tr>
<td>13.686</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s26/I1</td>
</tr>
<tr>
<td>14.785</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s26/F</td>
</tr>
<tr>
<td>16.238</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s23/I0</td>
</tr>
<tr>
<td>17.270</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C32[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s23/F</td>
</tr>
<tr>
<td>17.276</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s20/I2</td>
</tr>
<tr>
<td>18.308</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C32[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/alu_out_1_s20/F</td>
</tr>
<tr>
<td>18.308</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/alu_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_0_s0/CLK</td>
</tr>
<tr>
<td>19.787</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C32[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/alu_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.812, 48.782%; route: 8.794, 48.681%; tC2Q: 0.458, 2.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_4_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>f18a_core_inst/inst_cpu/reg35bml_w_6_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg35bml_w_6_s0/Q</td>
</tr>
<tr>
<td>2.189</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/I1</td>
</tr>
<tr>
<td>3.221</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s5/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[3][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/I3</td>
</tr>
<tr>
<td>4.657</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C20[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/wmul9bit_0_s3/F</td>
</tr>
<tr>
<td>6.121</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s6/I0</td>
</tr>
<tr>
<td>7.220</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C17[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s6/F</td>
</tr>
<tr>
<td>8.047</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C19[1][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s2/I3</td>
</tr>
<tr>
<td>9.146</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C19[1][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s2/F</td>
</tr>
<tr>
<td>10.451</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C18[2][A]</td>
<td>f18a_core_inst/inst_tiles/din_2_s0/I2</td>
</tr>
<tr>
<td>11.077</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R21C18[2][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_2_s0/F</td>
</tr>
<tr>
<td>18.617</td>
<td>7.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_4_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_4_1_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf1_linebuf1_4_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.955, 26.969%; route: 12.960, 70.537%; tC2Q: 0.458, 2.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg49ecmt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_17_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>f18a_core_inst/inst_cpu/reg49ecmt_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg49ecmt_0_s0/Q</td>
</tr>
<tr>
<td>2.982</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][B]</td>
<td>f18a_core_inst/inst_tiles/n110_s12/I1</td>
</tr>
<tr>
<td>4.043</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R17C19[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/n110_s12/F</td>
</tr>
<tr>
<td>4.468</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s3/I3</td>
</tr>
<tr>
<td>5.290</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s3/F</td>
</tr>
<tr>
<td>6.094</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s1/I1</td>
</tr>
<tr>
<td>7.126</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s1/F</td>
</tr>
<tr>
<td>8.112</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>f18a_core_inst/inst_tiles/addr1_4_s165/I0</td>
</tr>
<tr>
<td>9.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/addr1_4_s165/F</td>
</tr>
<tr>
<td>14.273</td>
<td>5.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[0][A]</td>
<td>f18a_core_inst/inst_tiles/addr2_4_s175/I3</td>
</tr>
<tr>
<td>14.899</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C10[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/addr2_4_s175/F</td>
</tr>
<tr>
<td>16.550</td>
<td>1.650</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C4[3][A]</td>
<td>f18a_core_inst/inst_tiles/addr2_4_s182/I3</td>
</tr>
<tr>
<td>17.352</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C4[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/addr2_4_s182/F</td>
</tr>
<tr>
<td>18.555</td>
<td>1.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_17_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_17_0_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C4</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_17_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.442, 29.719%; route: 12.411, 67.778%; tC2Q: 0.458, 2.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/reg49ecmt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_24_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][A]</td>
<td>f18a_core_inst/inst_cpu/reg49ecmt_0_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>R22C25[2][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/reg49ecmt_0_s0/Q</td>
</tr>
<tr>
<td>2.982</td>
<td>2.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[3][B]</td>
<td>f18a_core_inst/inst_tiles/n110_s12/I1</td>
</tr>
<tr>
<td>4.043</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R17C19[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/n110_s12/F</td>
</tr>
<tr>
<td>4.468</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[3][A]</td>
<td>f18a_core_inst/inst_tiles/din_0_s3/I3</td>
</tr>
<tr>
<td>5.290</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C18[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s3/F</td>
</tr>
<tr>
<td>6.094</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>f18a_core_inst/inst_tiles/din_0_s1/I1</td>
</tr>
<tr>
<td>7.126</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/din_0_s1/F</td>
</tr>
<tr>
<td>8.112</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[3][B]</td>
<td>f18a_core_inst/inst_tiles/addr1_4_s165/I0</td>
</tr>
<tr>
<td>9.211</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R14C15[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/addr1_4_s165/F</td>
</tr>
<tr>
<td>13.784</td>
<td>4.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[3][B]</td>
<td>f18a_core_inst/inst_tiles/addr2_4_s176/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R6C10[3][B]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/addr2_4_s176/F</td>
</tr>
<tr>
<td>16.555</td>
<td>1.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C5[3][A]</td>
<td>f18a_core_inst/inst_tiles/addr2_4_s177/I3</td>
</tr>
<tr>
<td>17.357</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R15C5[3][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/addr2_4_s177/F</td>
</tr>
<tr>
<td>18.478</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C5</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_24_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>19.943</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.187</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C5</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_24_0_s/CLK</td>
</tr>
<tr>
<td>20.144</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C5</td>
<td>f18a_core_inst/inst_tiles/inst_linebuf/linebuf2_linebuf2_24_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>19.943</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.638, 30.920%; route: 12.138, 66.567%; tC2Q: 0.458, 2.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gwe_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gwe_reg_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C26[2][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/gwe_reg_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.232</td>
<td>0.047</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/gpuram_gpuram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.333, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>690</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>119</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/counter_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/n10_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_assembler/n10_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_assembler/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>690</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>hdmi/true_hdmi_output.packet_assembler/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R12C3[2][A]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>0.449</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>0.782</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C46[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/Q</td>
</tr>
<tr>
<td>0.785</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n22_s2/I0</td>
</tr>
<tr>
<td>1.157</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n22_s2/F</td>
</tr>
<tr>
<td>1.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R12C3[2][A]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>0.449</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
<tr>
<td>0.449</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R12C3[2][A]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>0.449</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.782</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C46[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>0.785</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/I0</td>
</tr>
<tr>
<td>1.157</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n15_s2/F</td>
</tr>
<tr>
<td>1.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R12C3[2][A]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>0.449</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.449</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>690</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>265</td>
<td>R21C41[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n889_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n889_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>690</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R12C3[2][A]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>0.449</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>0.782</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C41[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>0.785</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n750_s2/I0</td>
</tr>
<tr>
<td>1.157</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n750_s2/F</td>
</tr>
<tr>
<td>1.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R12C3[2][A]</td>
<td>clk_audio_w_s0/Q</td>
</tr>
<tr>
<td>0.449</td>
<td>0.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>0.449</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_version/timer_r_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_version/timer_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>f18a_core_inst/inst_version/timer_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C12[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_version/timer_r_8_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>f18a_core_inst/inst_version/timer_x_8_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_version/timer_x_8_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_version/timer_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>f18a_core_inst/inst_version/timer_r_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>f18a_core_inst/inst_version/timer_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C3[0][A]</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C3[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/shift_en_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C3[0][A]</td>
<td>f18a_core_inst/inst_sprites/n811_s6/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C3[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_sprites/n811_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C3[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/shift_en_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C3[0][A]</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C3[0][A]</td>
<td>f18a_core_inst/inst_sprites/shift_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/active_cnt_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>f18a_core_inst/inst_sprites/n519_s5/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_sprites/n519_s5/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/active_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C3[1][A]</td>
<td>f18a_core_inst/inst_sprites/active_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_sprites/sprt_state_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_sprites/sprt_state_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>f18a_core_inst/inst_sprites/sprt_state_9_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/sprt_state_9_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>f18a_core_inst/inst_sprites/n541_s7/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_sprites/n541_s7/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/sprt_state_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>f18a_core_inst/inst_sprites/sprt_state_9_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>f18a_core_inst/inst_sprites/sprt_state_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_tiles/bml_cnt_en_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/bml_cnt_en_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_cnt_en_r_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/bml_cnt_en_r_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_cnt_en_x_s7/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/bml_cnt_en_x_s7/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/bml_cnt_en_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_cnt_en_r_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C14[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_cnt_en_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/bml_xloc_r_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_x_3_s8/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/bml_xloc_x_3_s8/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/bml_xloc_r_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C14[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/bml_xloc_r_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_x_0_s8/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/bml_xloc_x_0_s8/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/bml_xloc_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C13[1][A]</td>
<td>f18a_core_inst/inst_tiles/bml_xloc_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_tiles/pixcnt_r_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/pixcnt_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>f18a_core_inst/inst_tiles/pixcnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/pixcnt_r_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>f18a_core_inst/inst_tiles/pixcnt_x_2_s6/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/pixcnt_x_2_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/pixcnt_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>f18a_core_inst/inst_tiles/pixcnt_r_2_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>f18a_core_inst/inst_tiles/pixcnt_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>f18a_core_inst/inst_tiles/n948_s0/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/n948_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>f18a_core_inst/inst_tiles/fifo_rd_cnt_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_tiles/fifo_wr_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_tiles/fifo_wr_cnt_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>f18a_core_inst/inst_tiles/fifo_wr_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/fifo_wr_cnt_r_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>f18a_core_inst/inst_tiles/n927_s0/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_tiles/n927_s0/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_tiles/fifo_wr_cnt_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>f18a_core_inst/inst_tiles/fifo_wr_cnt_r_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>f18a_core_inst/inst_tiles/fifo_wr_cnt_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_counters/y_count_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_counters/y_count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>690</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>f18a_core_inst/inst_counters/y_count_8_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_counters/y_count_8_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>f18a_core_inst/inst_counters/n180_s3/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_counters/n180_s3/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_counters/y_count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>690</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>f18a_core_inst/inst_counters/y_count_8_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C17[0][A]</td>
<td>f18a_core_inst/inst_counters/y_count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/div_state_0_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/div_state_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/div_state_0_s5/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>58</td>
<td>R4C27[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/inst_divide/div_state_0_s5/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n96_s3/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C27[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n96_s3/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C27[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/inst_divide/div_state_0_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/div_state_0_s5/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C27[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/div_state_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n156_s6/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_cpu/inst_gpu/inst_divide/n156_s6/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>gromtick_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>gromtick_2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C7[1][A]</td>
<td style=" font-weight:bold;">gromtick_2_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>n114_s0/I2</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" background: #97FFFF;">n114_s0/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td style=" font-weight:bold;">gromtick_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>gromtick_2_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[1][A]</td>
<td>gromtick_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_divider_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_divider_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>690</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>audio_divider_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">audio_divider_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>n141_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td style=" background: #97FFFF;">n141_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td style=" font-weight:bold;">audio_divider_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>690</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>audio_divider_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C2[0][A]</td>
<td>audio_divider_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>gromtick_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gromtick_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_3_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>gromtick_0_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C7[0][A]</td>
<td style=" font-weight:bold;">gromtick_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>n116_s2/I0</td>
</tr>
<tr>
<td>1.436</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" background: #97FFFF;">n116_s2/F</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" font-weight:bold;">gromtick_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_3_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.545</td>
<td>0.545</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>BOTTOMSIDE[1]</td>
<td>clk_3_inst/CLKOUT</td>
</tr>
<tr>
<td>0.728</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>gromtick_0_s0/CLK</td>
</tr>
<tr>
<td>0.728</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>gromtick_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>690</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C43[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s4/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n50_s4/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>690</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/cy_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/cy_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>690</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>hdmi/cy_8_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C45[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_8_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>hdmi/n342_s1/I1</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td style=" background: #97FFFF;">hdmi/n342_s1/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td style=" font-weight:bold;">hdmi/cy_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>690</td>
<td>RIGHTSIDE[0]</td>
<td>clk_25_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>hdmi/cy_8_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>hdmi/cy_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C3[1][A]</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R27C3[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/x_expand_3_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C3[1][A]</td>
<td>f18a_core_inst/inst_sprites/n809_s6/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C3[1][A]</td>
<td style=" background: #97FFFF;">f18a_core_inst/inst_sprites/n809_s6/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C3[1][A]</td>
<td style=" font-weight:bold;">f18a_core_inst/inst_sprites/x_expand_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1670</td>
<td>RIGHTSIDE[1]</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C3[1][A]</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C3[1][A]</td>
<td>f18a_core_inst/inst_sprites/x_expand_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_core_inst/scanlines_r_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_core_inst/scanlines_r_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_core_inst/scanlines_r_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_core_inst/inst_vram/inst_ram/mem_r_mem_r_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_core_inst/inst_cpu/csw_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_core_inst/inst_cpu/csw_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_core_inst/inst_cpu/csw_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_core_inst/inst_cpu/cnt_milli_r_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_core_inst/inst_cpu/cnt_milli_r_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_core_inst/inst_cpu/cnt_milli_r_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_core_inst/inst_cpu/cnt_sec_sr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_core_inst/inst_cpu/cnt_sec_sr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_core_inst/inst_cpu/cnt_sec_sr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_core_inst/inst_cpu/reg15sreg_num_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_core_inst/inst_cpu/reg15sreg_num_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_core_inst/inst_cpu/reg15sreg_num_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_dst_lsb_r_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_dst_lsb_r_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/dma_dst_lsb_r_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.894</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/rh_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>9.972</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>10.234</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/rh_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50</td>
</tr>
<tr>
<td>19.943</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_50_inst/CLKOUT</td>
</tr>
<tr>
<td>20.128</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>f18a_core_inst/inst_cpu/inst_gpu/inst_divide/rh_12_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1670</td>
<td>clk_50_w</td>
<td>0.058</td>
<td>0.262</td>
</tr>
<tr>
<td>690</td>
<td>clk_25_w</td>
<td>15.489</td>
<td>0.661</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.092</td>
<td>4.306</td>
</tr>
<tr>
<td>211</td>
<td>reset_n_r</td>
<td>10.383</td>
<td>3.121</td>
</tr>
<tr>
<td>163</td>
<td>n957_5</td>
<td>13.909</td>
<td>1.830</td>
</tr>
<tr>
<td>131</td>
<td>addr1[0]</td>
<td>8.342</td>
<td>2.864</td>
</tr>
<tr>
<td>128</td>
<td>addr1[5]</td>
<td>13.638</td>
<td>2.779</td>
</tr>
<tr>
<td>128</td>
<td>addr1[6]</td>
<td>10.369</td>
<td>6.129</td>
</tr>
<tr>
<td>128</td>
<td>addr1[7]</td>
<td>9.614</td>
<td>6.803</td>
</tr>
<tr>
<td>128</td>
<td>addr1[8]</td>
<td>11.932</td>
<td>4.494</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C43</td>
<td>93.06%</td>
</tr>
<tr>
<td>R18C16</td>
<td>93.06%</td>
</tr>
<tr>
<td>R17C41</td>
<td>93.06%</td>
</tr>
<tr>
<td>R22C13</td>
<td>91.67%</td>
</tr>
<tr>
<td>R26C41</td>
<td>91.67%</td>
</tr>
<tr>
<td>R11C30</td>
<td>90.28%</td>
</tr>
<tr>
<td>R4C31</td>
<td>90.28%</td>
</tr>
<tr>
<td>R15C33</td>
<td>90.28%</td>
</tr>
<tr>
<td>R26C43</td>
<td>90.28%</td>
</tr>
<tr>
<td>R6C31</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_100 -source [get_ports {clk}] -master_clock clk -divide_by 7 -multiply_by 26 -add [get_nets {clk_100_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_50 -source [get_nets {clk_100_w}] -master_clock clk_100 -divide_by 2 -multiply_by 1 -add [get_nets {clk_50_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_25 -source [get_nets {clk_100_w}] -master_clock clk_100 -divide_by 4 -multiply_by 1 -add [get_nets {clk_25_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_125 -source [get_nets {clk_25_w}] -master_clock clk_25 -divide_by 1 -multiply_by 5 -add [get_nets {clk_125_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_audio -source [get_nets {clk_25_w}] -master_clock clk_25 -divide_by 571 -multiply_by 1 -add [get_nets {clk_audio_w}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_50}] -group [get_clocks {clk_25}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_25}] -group [get_clocks {clk_audio}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
