Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  8 11:36:47 2024
| Host         : DESKTOP-KG0EP3A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Module_control_sets_placed.rpt
| Design       : Top_Module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            1 |
|      5 |            1 |
|      8 |            1 |
|     12 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |               4 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------+----------------------------+------------------+----------------+
|    Clock Signal   |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------+------------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG    | U8/set20                     | U10/set3                   |                1 |              1 |
|  clk_IBUF_BUFG    | U9/set30                     | U10/set3                   |                1 |              1 |
|  clk_IBUF_BUFG    | U0/clear                     |                            |                1 |              1 |
|  clk_IBUF_BUFG    | U0/stable0_out               |                            |                1 |              1 |
|  clk_IBUF_BUFG    | U1/new_press_i_1__0_n_0      |                            |                1 |              1 |
|  clk_IBUF_BUFG    | U1/stable0_out               |                            |                1 |              1 |
|  U4/clk_out_reg_0 |                              |                            |                2 |              2 |
|  clk_IBUF_BUFG    |                              |                            |                3 |              5 |
|  clk_IBUF_BUFG    | U10/current_count[7]_i_1_n_0 | reset_IBUF                 |                2 |              8 |
|  clk_IBUF_BUFG    | U0/count[0]_i_1_n_0          | U0/clear                   |                3 |             12 |
|  clk_IBUF_BUFG    | U1/count[0]_i_1__0_n_0       | U1/new_press_i_1__0_n_0    |                3 |             12 |
|  clk_IBUF_BUFG    |                              | U4/period_count[0]_i_1_n_0 |                6 |             21 |
+-------------------+------------------------------+----------------------------+------------------+----------------+


