Analysis & Synthesis report for DE0
Thu May 07 14:57:54 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Div8
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Div7
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 27. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 07 14:57:54 2015        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; DE0                                          ;
; Top-level Entity Name              ; DE0                                          ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 3,724                                        ;
;     Total combinational functions  ; 3,724                                        ;
;     Dedicated logic registers      ; 109                                          ;
; Total registers                    ; 109                                          ;
; Total pins                         ; 252                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP3C16F484C6       ;                    ;
; Top-level entity name                                        ; DE0                ; DE0                ;
; Family name                                                  ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+
; DE0.vhd                          ; yes             ; User VHDL File               ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/DE0.vhd                    ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf                                         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/abs_divider.inc                                        ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/sign_div_unsign.inc                                    ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc                                          ;
; db/lpm_divide_bbm.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/lpm_divide_bbm.tdf      ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/sign_div_unsign_9nh.tdf ;
; db/alt_u_div_t8f.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_t8f.tdf       ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/add_sub_unc.tdf         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/add_sub_vnc.tdf         ;
; db/lpm_divide_nhm.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/lpm_divide_nhm.tdf      ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/sign_div_unsign_olh.tdf ;
; db/alt_u_div_r5f.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_r5f.tdf       ;
; db/lpm_divide_qhm.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/lpm_divide_qhm.tdf      ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/sign_div_unsign_rlh.tdf ;
; db/alt_u_div_16f.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_16f.tdf       ;
; db/lpm_divide_4jm.tdf            ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/lpm_divide_4jm.tdf      ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/sign_div_unsign_5nh.tdf ;
; db/alt_u_div_l8f.tdf             ; yes             ; Auto-Generated Megafunction  ; F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 6/db/alt_u_div_l8f.tdf       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 3,724          ;
;                                             ;                ;
; Total combinational functions               ; 3724           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1018           ;
;     -- 3 input functions                    ; 999            ;
;     -- <=2 input functions                  ; 1707           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2582           ;
;     -- arithmetic mode                      ; 1142           ;
;                                             ;                ;
; Total registers                             ; 109            ;
;     -- Dedicated logic registers            ; 109            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 252            ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 62             ;
; Total fan-out                               ; 10775          ;
; Average fan-out                             ; 2.45           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                      ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; |DE0                                   ; 3724 (472)        ; 109 (109)    ; 0           ; 0            ; 0       ; 0         ; 252  ; 0            ; |DE0                                                                                                 ; work         ;
;    |lpm_divide:Div0|                   ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div0                                                                                 ; work         ;
;       |lpm_divide_4jm:auto_generated|  ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div0|lpm_divide_4jm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_5nh:divider| ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider                       ; work         ;
;             |alt_u_div_l8f:divider|    ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div0|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider ; work         ;
;    |lpm_divide:Div1|                   ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div1                                                                                 ; work         ;
;       |lpm_divide_qhm:auto_generated|  ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div1|lpm_divide_qhm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_rlh:divider| ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div1|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;             |alt_u_div_16f:divider|    ; 157 (157)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div1|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_16f:divider ; work         ;
;    |lpm_divide:Div2|                   ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div2                                                                                 ; work         ;
;       |lpm_divide_nhm:auto_generated|  ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div2|lpm_divide_nhm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_olh:divider| ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div2|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;             |alt_u_div_r5f:divider|    ; 134 (134)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div2|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_r5f:divider ; work         ;
;    |lpm_divide:Div3|                   ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div3                                                                                 ; work         ;
;       |lpm_divide_4jm:auto_generated|  ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div3|lpm_divide_4jm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_5nh:divider| ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div3|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider                       ; work         ;
;             |alt_u_div_l8f:divider|    ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div3|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider ; work         ;
;    |lpm_divide:Div4|                   ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div4                                                                                 ; work         ;
;       |lpm_divide_qhm:auto_generated|  ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div4|lpm_divide_qhm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_rlh:divider| ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div4|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;             |alt_u_div_16f:divider|    ; 157 (157)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div4|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_16f:divider ; work         ;
;    |lpm_divide:Div5|                   ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div5                                                                                 ; work         ;
;       |lpm_divide_nhm:auto_generated|  ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div5|lpm_divide_nhm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_olh:divider| ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div5|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;             |alt_u_div_r5f:divider|    ; 134 (134)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div5|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_r5f:divider ; work         ;
;    |lpm_divide:Div6|                   ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div6                                                                                 ; work         ;
;       |lpm_divide_4jm:auto_generated|  ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div6|lpm_divide_4jm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_5nh:divider| ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div6|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider                       ; work         ;
;             |alt_u_div_l8f:divider|    ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div6|lpm_divide_4jm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_l8f:divider ; work         ;
;    |lpm_divide:Div7|                   ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div7                                                                                 ; work         ;
;       |lpm_divide_qhm:auto_generated|  ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div7|lpm_divide_qhm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_rlh:divider| ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div7|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider                       ; work         ;
;             |alt_u_div_16f:divider|    ; 157 (157)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div7|lpm_divide_qhm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_16f:divider ; work         ;
;    |lpm_divide:Div8|                   ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div8                                                                                 ; work         ;
;       |lpm_divide_nhm:auto_generated|  ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div8|lpm_divide_nhm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_olh:divider| ; 134 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div8|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;             |alt_u_div_r5f:divider|    ; 134 (134)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Div8|lpm_divide_nhm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_r5f:divider ; work         ;
;    |lpm_divide:Mod0|                   ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod0                                                                                 ; work         ;
;       |lpm_divide_bbm:auto_generated|  ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod0|lpm_divide_bbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_9nh:divider| ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod0|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;             |alt_u_div_t8f:divider|    ; 159 (159)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod0|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;    |lpm_divide:Mod1|                   ; 239 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod1                                                                                 ; work         ;
;       |lpm_divide_bbm:auto_generated|  ; 239 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod1|lpm_divide_bbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_9nh:divider| ; 239 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;             |alt_u_div_t8f:divider|    ; 239 (239)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;    |lpm_divide:Mod2|                   ; 275 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod2                                                                                 ; work         ;
;       |lpm_divide_bbm:auto_generated|  ; 275 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod2|lpm_divide_bbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_9nh:divider| ; 275 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod2|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;             |alt_u_div_t8f:divider|    ; 275 (275)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod2|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;    |lpm_divide:Mod3|                   ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod3                                                                                 ; work         ;
;       |lpm_divide_bbm:auto_generated|  ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod3|lpm_divide_bbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_9nh:divider| ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;             |alt_u_div_t8f:divider|    ; 159 (159)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;    |lpm_divide:Mod4|                   ; 230 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod4                                                                                 ; work         ;
;       |lpm_divide_bbm:auto_generated|  ; 230 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod4|lpm_divide_bbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_9nh:divider| ; 230 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod4|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;             |alt_u_div_t8f:divider|    ; 230 (230)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod4|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;    |lpm_divide:Mod5|                   ; 275 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod5                                                                                 ; work         ;
;       |lpm_divide_bbm:auto_generated|  ; 275 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod5|lpm_divide_bbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_9nh:divider| ; 275 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod5|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;             |alt_u_div_t8f:divider|    ; 275 (275)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod5|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;    |lpm_divide:Mod6|                   ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod6                                                                                 ; work         ;
;       |lpm_divide_bbm:auto_generated|  ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod6|lpm_divide_bbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_9nh:divider| ; 159 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod6|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;             |alt_u_div_t8f:divider|    ; 159 (159)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod6|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;    |lpm_divide:Mod7|                   ; 239 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod7                                                                                 ; work         ;
;       |lpm_divide_bbm:auto_generated|  ; 239 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod7|lpm_divide_bbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_9nh:divider| ; 239 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod7|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;             |alt_u_div_t8f:divider|    ; 239 (239)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod7|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
;    |lpm_divide:Mod8|                   ; 275 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod8                                                                                 ; work         ;
;       |lpm_divide_bbm:auto_generated|  ; 275 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod8|lpm_divide_bbm:auto_generated                                                   ; work         ;
;          |sign_div_unsign_9nh:divider| ; 275 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod8|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider                       ; work         ;
;             |alt_u_div_t8f:divider|    ; 275 (275)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0|lpm_divide:Mod8|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider ; work         ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+---------------------------------------+----------------------+
; Register name                         ; Reason for Removal   ;
+---------------------------------------+----------------------+
; \process_1:count[0]                   ; Merged with count[0] ;
; \process_1:count[1]                   ; Merged with count[1] ;
; \process_1:count[2]                   ; Merged with count[2] ;
; \process_1:count[3]                   ; Merged with count[3] ;
; Total Number of Removed Registers = 4 ;                      ;
+---------------------------------------+----------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 109   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 42    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 44    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |DE0|HEX3_D[3]~12          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |DE0|HEX3_D~67             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div8 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_nhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_qhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_qhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div7 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_qhm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 14             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_bbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_4jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 07 14:57:39 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0 -c DE0
Info: Found 2 design units, including 1 entities, in source file DE0.vhd
    Info: Found design unit 1: DE0-structure
    Info: Found entity 1: DE0
Info: Elaborating entity "DE0" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE0.vhd(12): used implicit default value for signal "LEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at DE0.vhd(124): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(126): signal "CLK_s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(139): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(141): signal "BUTTON" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(152): signal "BUTTON" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(159): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(161): signal "BUTTON" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(165): signal "BUTTON" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(172): signal "SW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(175): signal "BUTTON" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(179): signal "countNow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(190): signal "BUTTON" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at DE0.vhd(121): inferring latch(es) for signal or variable "display", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at DE0.vhd(205): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(210): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(215): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(220): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(225): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(230): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(235): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(240): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(245): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(260): signal "counter_ms" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(273): signal "counter_ms" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(286): signal "counter_ms" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(299): signal "counter_ms" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(315): signal "counter_p" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(328): signal "counter_p" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(341): signal "counter_p" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(354): signal "counter_p" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(371): signal "counter_ms2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(384): signal "counter_ms2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(397): signal "counter_ms2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE0.vhd(410): signal "counter_ms2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at DE0.vhd(198): inferring latch(es) for signal or variable "HEX2_DP", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DE0.vhd(198): inferring latch(es) for signal or variable "HEX3_D", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DE0.vhd(198): inferring latch(es) for signal or variable "HEX2_D", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DE0.vhd(198): inferring latch(es) for signal or variable "HEX1_D", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DE0.vhd(198): inferring latch(es) for signal or variable "HEX0_D", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "HEX0_D[6]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX0_D[5]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX0_D[4]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX0_D[3]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX0_D[2]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX0_D[1]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX0_D[0]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX1_D[6]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX1_D[5]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX1_D[4]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX1_D[3]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX1_D[2]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX1_D[1]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX1_D[0]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX2_D[6]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX2_D[5]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX2_D[4]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX2_D[3]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX2_D[2]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX2_D[1]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX2_D[0]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX3_D[6]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX3_D[5]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX3_D[4]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX3_D[3]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX3_D[2]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX3_D[1]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX3_D[0]" at DE0.vhd(198)
Info (10041): Inferred latch for "HEX2_DP" at DE0.vhd(198)
Info (10041): Inferred latch for "display[0]" at DE0.vhd(121)
Info (10041): Inferred latch for "display[1]" at DE0.vhd(121)
Warning: LATCH primitive "HEX3_D[2]$latch" is permanently enabled
Warning: LATCH primitive "HEX3_D[3]$latch" is permanently enabled
Warning: LATCH primitive "HEX3_D[4]$latch" is permanently enabled
Warning: LATCH primitive "HEX3_D[5]$latch" is permanently enabled
Warning: LATCH primitive "HEX3_D[6]$latch" is permanently enabled
Warning: LATCH primitive "HEX2_D[0]$latch" is permanently enabled
Warning: LATCH primitive "HEX2_D[1]$latch" is permanently enabled
Warning: LATCH primitive "HEX2_D[2]$latch" is permanently enabled
Warning: LATCH primitive "HEX2_D[3]$latch" is permanently enabled
Warning: LATCH primitive "HEX2_D[4]$latch" is permanently enabled
Warning: LATCH primitive "HEX2_D[5]$latch" is permanently enabled
Warning: LATCH primitive "HEX2_D[6]$latch" is permanently enabled
Warning: LATCH primitive "HEX1_D[0]$latch" is permanently enabled
Warning: LATCH primitive "HEX1_D[1]$latch" is permanently enabled
Warning: LATCH primitive "HEX1_D[2]$latch" is permanently enabled
Warning: LATCH primitive "HEX1_D[3]$latch" is permanently enabled
Warning: LATCH primitive "HEX1_D[4]$latch" is permanently enabled
Warning: LATCH primitive "HEX1_D[5]$latch" is permanently enabled
Warning: LATCH primitive "HEX1_D[6]$latch" is permanently enabled
Warning: LATCH primitive "HEX0_D[0]$latch" is permanently enabled
Warning: LATCH primitive "HEX0_D[1]$latch" is permanently enabled
Warning: LATCH primitive "HEX0_D[2]$latch" is permanently enabled
Warning: LATCH primitive "HEX0_D[3]$latch" is permanently enabled
Warning: LATCH primitive "HEX0_D[4]$latch" is permanently enabled
Warning: LATCH primitive "HEX0_D[5]$latch" is permanently enabled
Warning: LATCH primitive "HEX0_D[6]$latch" is permanently enabled
Warning: LATCH primitive "HEX3_D[0]$latch" is permanently enabled
Warning: LATCH primitive "HEX3_D[1]$latch" is permanently enabled
Info: Inferred 18 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div8"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod7"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div7"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6"
Info: Elaborated megafunction instantiation "lpm_divide:Mod2"
Info: Instantiated megafunction "lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf
    Info: Found entity 1: lpm_divide_bbm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info: Found entity 1: sign_div_unsign_9nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf
    Info: Found entity 1: alt_u_div_t8f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info: Found entity 1: add_sub_unc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info: Found entity 1: add_sub_vnc
Info: Elaborated megafunction instantiation "lpm_divide:Div2"
Info: Instantiated megafunction "lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf
    Info: Found entity 1: lpm_divide_nhm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info: Found entity 1: sign_div_unsign_olh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf
    Info: Found entity 1: alt_u_div_r5f
Info: Elaborated megafunction instantiation "lpm_divide:Div4"
Info: Instantiated megafunction "lpm_divide:Div4" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_qhm.tdf
    Info: Found entity 1: lpm_divide_qhm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info: Found entity 1: sign_div_unsign_rlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_16f.tdf
    Info: Found entity 1: alt_u_div_16f
Info: Elaborated megafunction instantiation "lpm_divide:Div0"
Info: Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf
    Info: Found entity 1: lpm_divide_4jm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf
    Info: Found entity 1: alt_u_div_l8f
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "HEX0_D[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX0_D[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX0_D[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX0_D[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX0_D[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX0_D[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX0_D[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX1_D[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX1_D[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX1_D[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX1_D[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX1_D[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX1_D[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX1_D[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX2_D[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX2_D[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX2_D[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX2_D[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX2_D[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX2_D[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX2_D[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX3_D[6]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX3_D[5]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX3_D[4]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX3_D[3]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX3_D[2]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX3_D[1]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX3_D[0]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "HEX2_DP" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "GPIO0_D[31]" has no driver
    Warning: Bidir "GPIO0_D[30]" has no driver
    Warning: Bidir "GPIO0_D[29]" has no driver
    Warning: Bidir "GPIO0_D[28]" has no driver
    Warning: Bidir "GPIO0_D[27]" has no driver
    Warning: Bidir "GPIO0_D[26]" has no driver
    Warning: Bidir "GPIO0_D[25]" has no driver
    Warning: Bidir "GPIO0_D[24]" has no driver
    Warning: Bidir "GPIO0_D[23]" has no driver
    Warning: Bidir "GPIO0_D[22]" has no driver
    Warning: Bidir "GPIO0_D[21]" has no driver
    Warning: Bidir "GPIO0_D[20]" has no driver
    Warning: Bidir "GPIO0_D[19]" has no driver
    Warning: Bidir "GPIO0_D[18]" has no driver
    Warning: Bidir "GPIO0_D[17]" has no driver
    Warning: Bidir "GPIO0_D[16]" has no driver
    Warning: Bidir "GPIO0_D[15]" has no driver
    Warning: Bidir "GPIO0_D[14]" has no driver
    Warning: Bidir "GPIO0_D[13]" has no driver
    Warning: Bidir "GPIO0_D[12]" has no driver
    Warning: Bidir "GPIO0_D[11]" has no driver
    Warning: Bidir "GPIO0_D[10]" has no driver
    Warning: Bidir "GPIO0_D[9]" has no driver
    Warning: Bidir "GPIO0_D[8]" has no driver
    Warning: Bidir "GPIO0_D[7]" has no driver
    Warning: Bidir "GPIO0_D[6]" has no driver
    Warning: Bidir "GPIO0_D[5]" has no driver
    Warning: Bidir "GPIO0_D[4]" has no driver
    Warning: Bidir "GPIO0_D[3]" has no driver
    Warning: Bidir "GPIO0_D[2]" has no driver
    Warning: Bidir "GPIO0_D[1]" has no driver
    Warning: Bidir "GPIO0_D[0]" has no driver
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "HEX0_D[6]~synth"
    Warning: Node "HEX0_D[5]~synth"
    Warning: Node "HEX0_D[4]~synth"
    Warning: Node "HEX0_D[3]~synth"
    Warning: Node "HEX0_D[2]~synth"
    Warning: Node "HEX0_D[1]~synth"
    Warning: Node "HEX0_D[0]~synth"
    Warning: Node "HEX1_D[6]~synth"
    Warning: Node "HEX1_D[5]~synth"
    Warning: Node "HEX1_D[4]~synth"
    Warning: Node "HEX1_D[3]~synth"
    Warning: Node "HEX1_D[2]~synth"
    Warning: Node "HEX1_D[1]~synth"
    Warning: Node "HEX1_D[0]~synth"
    Warning: Node "HEX2_D[6]~synth"
    Warning: Node "HEX2_D[5]~synth"
    Warning: Node "HEX2_D[4]~synth"
    Warning: Node "HEX2_D[3]~synth"
    Warning: Node "HEX2_D[2]~synth"
    Warning: Node "HEX2_D[1]~synth"
    Warning: Node "HEX2_D[0]~synth"
    Warning: Node "HEX3_D[6]~synth"
    Warning: Node "HEX3_D[5]~synth"
    Warning: Node "HEX3_D[4]~synth"
    Warning: Node "HEX3_D[3]~synth"
    Warning: Node "HEX3_D[2]~synth"
    Warning: Node "HEX3_D[1]~synth"
    Warning: Node "HEX3_D[0]~synth"
    Warning: Node "HEX2_DP~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDG[9]" is stuck at GND
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_13_result_int[0]~0"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_12_result_int[0]~26"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_6_result_int[0]~14"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_7_result_int[0]~16"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_8_result_int[0]~18"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_12_result_int[0]~26"
    Info (17048): Logic cell "lpm_divide:Mod7|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_13_result_int[0]~28"
    Info (17048): Logic cell "lpm_divide:Mod4|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_13_result_int[0]~28"
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_13_result_int[0]~0"
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "lpm_divide:Mod3|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_12_result_int[0]~26"
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_13_result_int[0]~0"
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "lpm_divide:Mod0|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_12_result_int[0]~26"
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_13_result_int[0]~0"
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_9_result_int[0]~20"
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_10_result_int[0]~22"
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_11_result_int[0]~24"
    Info (17048): Logic cell "lpm_divide:Mod6|lpm_divide_bbm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_t8f:divider|add_sub_12_result_int[0]~26"
Warning: Ignored assignments for entity "DE0_Default" -- entity does not exist in design
    Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top is ignored
    Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored
    Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top is ignored
    Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top is ignored
    Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored
    Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored
    Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top is ignored
Warning: Design contains 176 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "BUTTON[0]"
    Warning (15610): No output dependent on input pin "FL_BYTE_N"
    Warning (15610): No output dependent on input pin "FL_CE_N"
    Warning (15610): No output dependent on input pin "FL_OE_N"
    Warning (15610): No output dependent on input pin "FL_RST_N"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "FL_WE_N"
    Warning (15610): No output dependent on input pin "FL_WP_N"
    Warning (15610): No output dependent on input pin "FL_DQ15_AM1"
    Warning (15610): No output dependent on input pin "PS2_KBCLK"
    Warning (15610): No output dependent on input pin "PS2_KBDAT"
    Warning (15610): No output dependent on input pin "PS2_MSCLK"
    Warning (15610): No output dependent on input pin "PS2_MSDAT"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "UART_TXD"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_CTS"
    Warning (15610): No output dependent on input pin "SD_CLK"
    Warning (15610): No output dependent on input pin "SD_CMD"
    Warning (15610): No output dependent on input pin "SD_DAT0"
    Warning (15610): No output dependent on input pin "SD_DAT3"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "LCD_RW"
    Warning (15610): No output dependent on input pin "LCD_RS"
    Warning (15610): No output dependent on input pin "LCD_EN"
    Warning (15610): No output dependent on input pin "LCD_BLON"
    Warning (15610): No output dependent on input pin "VGA_HS"
    Warning (15610): No output dependent on input pin "VGA_VS"
    Warning (15610): No output dependent on input pin "HEX0_DP"
    Warning (15610): No output dependent on input pin "HEX1_DP"
    Warning (15610): No output dependent on input pin "HEX3_DP"
    Warning (15610): No output dependent on input pin "DRAM_CAS_N"
    Warning (15610): No output dependent on input pin "DRAM_CS_N"
    Warning (15610): No output dependent on input pin "DRAM_CLK"
    Warning (15610): No output dependent on input pin "DRAM_CKE"
    Warning (15610): No output dependent on input pin "DRAM_BA_0"
    Warning (15610): No output dependent on input pin "DRAM_BA_1"
    Warning (15610): No output dependent on input pin "DRAM_LDQM"
    Warning (15610): No output dependent on input pin "DRAM_UDQM"
    Warning (15610): No output dependent on input pin "DRAM_RAS_N"
    Warning (15610): No output dependent on input pin "DRAM_WE_N"
    Warning (15610): No output dependent on input pin "CLOCK_50_2"
    Warning (15610): No output dependent on input pin "FL_ADDR[21]"
    Warning (15610): No output dependent on input pin "FL_ADDR[20]"
    Warning (15610): No output dependent on input pin "FL_ADDR[19]"
    Warning (15610): No output dependent on input pin "FL_ADDR[18]"
    Warning (15610): No output dependent on input pin "FL_ADDR[17]"
    Warning (15610): No output dependent on input pin "FL_ADDR[16]"
    Warning (15610): No output dependent on input pin "FL_ADDR[15]"
    Warning (15610): No output dependent on input pin "FL_ADDR[14]"
    Warning (15610): No output dependent on input pin "FL_ADDR[13]"
    Warning (15610): No output dependent on input pin "FL_ADDR[12]"
    Warning (15610): No output dependent on input pin "FL_ADDR[11]"
    Warning (15610): No output dependent on input pin "FL_ADDR[10]"
    Warning (15610): No output dependent on input pin "FL_ADDR[9]"
    Warning (15610): No output dependent on input pin "FL_ADDR[8]"
    Warning (15610): No output dependent on input pin "FL_ADDR[7]"
    Warning (15610): No output dependent on input pin "FL_ADDR[6]"
    Warning (15610): No output dependent on input pin "FL_ADDR[5]"
    Warning (15610): No output dependent on input pin "FL_ADDR[4]"
    Warning (15610): No output dependent on input pin "FL_ADDR[3]"
    Warning (15610): No output dependent on input pin "FL_ADDR[2]"
    Warning (15610): No output dependent on input pin "FL_ADDR[1]"
    Warning (15610): No output dependent on input pin "FL_ADDR[0]"
    Warning (15610): No output dependent on input pin "FL_DQ[14]"
    Warning (15610): No output dependent on input pin "FL_DQ[13]"
    Warning (15610): No output dependent on input pin "FL_DQ[12]"
    Warning (15610): No output dependent on input pin "FL_DQ[11]"
    Warning (15610): No output dependent on input pin "FL_DQ[10]"
    Warning (15610): No output dependent on input pin "FL_DQ[9]"
    Warning (15610): No output dependent on input pin "FL_DQ[8]"
    Warning (15610): No output dependent on input pin "FL_DQ[7]"
    Warning (15610): No output dependent on input pin "FL_DQ[6]"
    Warning (15610): No output dependent on input pin "FL_DQ[5]"
    Warning (15610): No output dependent on input pin "FL_DQ[4]"
    Warning (15610): No output dependent on input pin "FL_DQ[3]"
    Warning (15610): No output dependent on input pin "FL_DQ[2]"
    Warning (15610): No output dependent on input pin "FL_DQ[1]"
    Warning (15610): No output dependent on input pin "FL_DQ[0]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKOUT[1]"
    Warning (15610): No output dependent on input pin "GPIO0_CLKOUT[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKIN[0]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKOUT[1]"
    Warning (15610): No output dependent on input pin "GPIO1_CLKOUT[0]"
    Warning (15610): No output dependent on input pin "GPIO1_D[31]"
    Warning (15610): No output dependent on input pin "GPIO1_D[30]"
    Warning (15610): No output dependent on input pin "GPIO1_D[29]"
    Warning (15610): No output dependent on input pin "GPIO1_D[28]"
    Warning (15610): No output dependent on input pin "GPIO1_D[27]"
    Warning (15610): No output dependent on input pin "GPIO1_D[26]"
    Warning (15610): No output dependent on input pin "GPIO1_D[25]"
    Warning (15610): No output dependent on input pin "GPIO1_D[24]"
    Warning (15610): No output dependent on input pin "GPIO1_D[23]"
    Warning (15610): No output dependent on input pin "GPIO1_D[22]"
    Warning (15610): No output dependent on input pin "GPIO1_D[21]"
    Warning (15610): No output dependent on input pin "GPIO1_D[20]"
    Warning (15610): No output dependent on input pin "GPIO1_D[19]"
    Warning (15610): No output dependent on input pin "GPIO1_D[18]"
    Warning (15610): No output dependent on input pin "GPIO1_D[17]"
    Warning (15610): No output dependent on input pin "GPIO1_D[16]"
    Warning (15610): No output dependent on input pin "GPIO1_D[15]"
    Warning (15610): No output dependent on input pin "GPIO1_D[14]"
    Warning (15610): No output dependent on input pin "GPIO1_D[13]"
    Warning (15610): No output dependent on input pin "GPIO1_D[12]"
    Warning (15610): No output dependent on input pin "GPIO1_D[11]"
    Warning (15610): No output dependent on input pin "GPIO1_D[10]"
    Warning (15610): No output dependent on input pin "GPIO1_D[9]"
    Warning (15610): No output dependent on input pin "GPIO1_D[8]"
    Warning (15610): No output dependent on input pin "GPIO1_D[7]"
    Warning (15610): No output dependent on input pin "GPIO1_D[6]"
    Warning (15610): No output dependent on input pin "GPIO1_D[5]"
    Warning (15610): No output dependent on input pin "GPIO1_D[4]"
    Warning (15610): No output dependent on input pin "GPIO1_D[3]"
    Warning (15610): No output dependent on input pin "GPIO1_D[2]"
    Warning (15610): No output dependent on input pin "GPIO1_D[1]"
    Warning (15610): No output dependent on input pin "GPIO1_D[0]"
    Warning (15610): No output dependent on input pin "LCD_DATA[7]"
    Warning (15610): No output dependent on input pin "LCD_DATA[6]"
    Warning (15610): No output dependent on input pin "LCD_DATA[5]"
    Warning (15610): No output dependent on input pin "LCD_DATA[4]"
    Warning (15610): No output dependent on input pin "LCD_DATA[3]"
    Warning (15610): No output dependent on input pin "LCD_DATA[2]"
    Warning (15610): No output dependent on input pin "LCD_DATA[1]"
    Warning (15610): No output dependent on input pin "LCD_DATA[0]"
    Warning (15610): No output dependent on input pin "VGA_G[3]"
    Warning (15610): No output dependent on input pin "VGA_G[2]"
    Warning (15610): No output dependent on input pin "VGA_G[1]"
    Warning (15610): No output dependent on input pin "VGA_G[0]"
    Warning (15610): No output dependent on input pin "VGA_R[3]"
    Warning (15610): No output dependent on input pin "VGA_R[2]"
    Warning (15610): No output dependent on input pin "VGA_R[1]"
    Warning (15610): No output dependent on input pin "VGA_R[0]"
    Warning (15610): No output dependent on input pin "VGA_B[3]"
    Warning (15610): No output dependent on input pin "VGA_B[2]"
    Warning (15610): No output dependent on input pin "VGA_B[1]"
    Warning (15610): No output dependent on input pin "VGA_B[0]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[15]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[14]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[13]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[12]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[11]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[10]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[9]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[8]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[7]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[6]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[5]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[4]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[3]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[2]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[1]"
    Warning (15610): No output dependent on input pin "DRAM_DQ[0]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[12]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[11]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[10]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[9]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[8]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[7]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[6]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[5]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[4]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[3]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[2]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[1]"
    Warning (15610): No output dependent on input pin "DRAM_ADDR[0]"
Info: Implemented 3976 device resources after synthesis - the final resource count might be different
    Info: Implemented 181 input pins
    Info: Implemented 10 output pins
    Info: Implemented 61 bidirectional pins
    Info: Implemented 3724 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 357 warnings
    Info: Peak virtual memory: 245 megabytes
    Info: Processing ended: Thu May 07 14:57:54 2015
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:11


