Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 09:03:39 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_41_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 Delay22No11_instance/s4_reg_c/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay15No7_instance/Y_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.177ns (5.181%)  route 3.239ns (94.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 6.585 - 4.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.163ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.585ns
    Common Clock Delay      (CCD):    1.497ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.083ns (routing 0.828ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.750ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=14259, routed)       2.083     3.124    Delay22No11_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y238       FDCE                                         r  Delay22No11_instance/s4_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y238       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.203 r  Delay22No11_instance/s4_reg_c/Q
                         net (fo=109, routed)         3.191     6.394    Delay15No7_instance/s4_reg_c
    SLR Crossing[0->1]   
    SLICE_X135Y376       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     6.492 r  Delay15No7_instance/s4_reg_gate__4/O
                         net (fo=1, routed)           0.048     6.540    Delay15No7_instance/s4_reg_gate__4_n_0
    SLICE_X135Y376       FDCE                                         r  Delay15No7_instance/Y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=14259, routed)       1.838     6.585    Delay15No7_instance/clk_IBUF_BUFG
    SLICE_X135Y376       FDCE                                         r  Delay15No7_instance/Y_reg[26]/C
                         clock pessimism              0.372     6.957    
                         inter-SLR compensation      -0.163     6.794    
                         clock uncertainty           -0.035     6.759    
    SLICE_X135Y376       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.784    Delay15No7_instance/Y_reg[26]
  -------------------------------------------------------------------
                         required time                          6.784    
                         arrival time                          -6.540    
  -------------------------------------------------------------------
                         slack                                  0.243    




