
// Library name: 20nm
// Cell name: Dual_Supply_Word_Test
// View name: schematic
I2 (net035 0 vdd! VH) inv_4x_PWR
I10 (sH 0 vdd! VL) inv_4x_PWR
V2 (vcc! 0) vsource type=dc dc=VDDL
V1 (vdd! 0) vsource type=dc dc=VDDH
I34 (0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 B0P2 \
        B1P2 0 VDD\<1\> VDD\<0\>) _sub9
I33 (0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 B0P1 \
        B1P1 0 VDD\<1\> VDD\<0\>) _sub9
M13 (B1P2 0 vcc! vcc!) pfet w=100n l=24 nfin=1 nf=1 m=1
M12 (B0P2 0 vcc! vcc!) pfet w=100n l=24 nfin=1 nf=1 m=1
M8 (B1P1 0 vcc! vcc!) pfet w=100n l=24 nfin=1 nf=1 m=1
M7 (B0P1 0 vcc! vcc!) pfet w=100n l=24 nfin=1 nf=1 m=1
M0 (net017 VH vdd! vdd!) pfet w=800n l=24n nfin=nfin nf=1 m=1
M1 (net024 VL vcc! vcc!) pfet w=800n l=24n nfin=nfin nf=1 m=1
I5 (B0P2 B1P2 0 0 0 vcc! 0) _sub10
I4 (B0P1 B1P1 0 0 0 vcc! 0) _sub10
ISplit\<1\> (net031 VDD\<1\>) iprobe
ISplit\<0\> (net031 VDD\<0\>) iprobe
ILine (Vline net031) iprobe
IVDDL (net024 Vline) iprobe
IVDDH (net017 Vline) iprobe
C0 (Vline 0) capacitor c=C m=1
V0 (sH 0) vsource type=pulse dc=0 val0=VDDH val1=0 period=period \
        delay=startDelay rise=8p fall=8p width=pulseWidth
I1 (sH 0 vdd! net035) inv_1x_PWR
I11 (B1P1 B1P1 B1P2 B1P2 0 vcc! net052) nand4_1x_PWR
I48 (B0P1 B0P1 B0P2 B0P2 0 vcc! net053) nand4_1x_PWR
M11 (B1P2 net0115 net085 net81) nfet w=60n l=24 nfin=1 nf=1 m=1
M10 (B0P2 net084 net086 net81) nfet w=60n l=24 nfin=1 nf=1 m=1
M9 (net085 0 net81 net81) nfet w=60n l=24 nfin=1 nf=1 m=1
M6 (net086 0 net81 net81) nfet w=60n l=24 nfin=1 nf=1 m=1
M5 (B0P1 net068 net089 net58) nfet w=60n l=24 nfin=1 nf=1 m=1
M4 (B1P1 net087 net088 net58) nfet w=60n l=24 nfin=1 nf=1 m=1
M2 (net089 0 net58 net58) nfet w=60n l=24 nfin=1 nf=1 m=1
M3 (net088 0 net58 net58) nfet w=60n l=24 nfin=1 nf=1 m=1
