/home/student/Microchip/Libero_SoC_v2024.1/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/student/gateware_projects/gateware/work/libero/synthesis  -sap  /home/student/gateware_projects/gateware/work/libero/synthesis/DEFAULT_5FA9D321C0A50A8B39677C.sap  -otap  /home/student/gateware_projects/gateware/work/libero/synthesis/DEFAULT_5FA9D321C0A50A8B39677C.tap  -omap  /home/student/gateware_projects/gateware/work/libero/synthesis/DEFAULT_5FA9D321C0A50A8B39677C.map   -part MPFS025T  -package FCVG484  -grade STD    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/student/gateware_projects/gateware/work/libero/synthesis/synlog/report/DEFAULT_5FA9D321C0A50A8B39677C_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  DEFAULT_5FA9D321C0A50A8B39677C  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  /home/student/gateware_projects/gateware/work/libero/synthesis/scratchproject.prs  -multisrs  -ovm  /home/student/gateware_projects/gateware/work/libero/synthesis/DEFAULT_5FA9D321C0A50A8B39677C.vm   -freq 100.000   -tcl  /home/student/gateware_projects/gateware/work/libero/designer/DEFAULT_5FA9D321C0A50A8B39677C/synthesis.fdc  /home/student/gateware_projects/gateware/work/libero/synthesis/synwork/DEFAULT_5FA9D321C0A50A8B39677C_prem.srd  -devicelib  /home/student/Microchip/Libero_SoC_v2024.1/SynplifyPro/lib/generic/acg5.v  -ologparam  /home/student/gateware_projects/gateware/work/libero/synthesis/syntmp/DEFAULT_5FA9D321C0A50A8B39677C.plg  -osyn  /home/student/gateware_projects/gateware/work/libero/synthesis/DEFAULT_5FA9D321C0A50A8B39677C.srm  -prjdir  /home/student/gateware_projects/gateware/work/libero/synthesis/  -prjname  DEFAULT_5FA9D321C0A50A8B39677C_syn  -log  /home/student/gateware_projects/gateware/work/libero/synthesis/synlog/DEFAULT_5FA9D321C0A50A8B39677C_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:../../../../../../Microchip/Libero_SoC_v2024.1/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis -sap ../DEFAULT_5FA9D321C0A50A8B39677C.sap -otap ../DEFAULT_5FA9D321C0A50A8B39677C.tap -omap ../DEFAULT_5FA9D321C0A50A8B39677C.map -part MPFS025T -package FCVG484 -grade STD -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/DEFAULT_5FA9D321C0A50A8B39677C_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module DEFAULT_5FA9D321C0A50A8B39677C -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ../scratchproject.prs -multisrs -ovm ../DEFAULT_5FA9D321C0A50A8B39677C.vm -freq 100.000 -tcl ../../designer/DEFAULT_5FA9D321C0A50A8B39677C/synthesis.fdc ../synwork/DEFAULT_5FA9D321C0A50A8B39677C_prem.srd -devicelib ../../../../../../Microchip/Libero_SoC_v2024.1/SynplifyPro/lib/generic/acg5.v -ologparam DEFAULT_5FA9D321C0A50A8B39677C.plg -osyn ../DEFAULT_5FA9D321C0A50A8B39677C.srm -prjdir ../ -prjname DEFAULT_5FA9D321C0A50A8B39677C_syn -log ../synlog/DEFAULT_5FA9D321C0A50A8B39677C_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:57
file:../DEFAULT_5FA9D321C0A50A8B39677C.sap|io:o|time:1723317941|size:22700|exec:0|csum:
file:../DEFAULT_5FA9D321C0A50A8B39677C.tap|io:o|time:0|size:-1|exec:0|csum:
file:../DEFAULT_5FA9D321C0A50A8B39677C.map|io:o|time:1723317998|size:27|exec:0|csum:
file:../scratchproject.prs|io:o|time:1723317918|size:24339|exec:0|csum:
file:../DEFAULT_5FA9D321C0A50A8B39677C.vm|io:o|time:1723317995|size:4777907|exec:0|csum:
file:../../designer/DEFAULT_5FA9D321C0A50A8B39677C/synthesis.fdc|io:i|time:1723317916|size:3951|exec:0|csum:3604A651A6B2F19751A51125F5028F21
file:../synwork/DEFAULT_5FA9D321C0A50A8B39677C_prem.srd|io:i|time:1723317937|size:2190056|exec:0|csum:0CBEF9B171367D08E64CA08F1366B7F0
file:../../../../../../Microchip/Libero_SoC_v2024.1/SynplifyPro/lib/generic/acg5.v|io:i|time:1704385578|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:DEFAULT_5FA9D321C0A50A8B39677C.plg|io:o|time:1723317998|size:4016|exec:0|csum:
file:../DEFAULT_5FA9D321C0A50A8B39677C.srm|io:o|time:1723317998|size:37417|exec:0|csum:
file:../synlog/DEFAULT_5FA9D321C0A50A8B39677C_fpga_mapper.srr|io:o|time:1723317998|size:157502|exec:0|csum:
file:../../../../../../Microchip/Libero_SoC_v2024.1/SynplifyPro/linux_a_64/m_generic|io:i|time:1704386892|size:124798152|exec:1|csum:BAC174A83CC18513EE59CA04EC0993C0
file:../../../../../../Microchip/Libero_SoC_v2024.1/SynplifyPro/bin/m_generic|io:i|time:1704385796|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
