{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652979064143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652979064143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 00:51:04 2022 " "Processing started: Fri May 20 00:51:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652979064143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979064143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NSPLD -c NSPLD " "Command: quartus_map --read_settings_files=on --write_settings_files=off NSPLD -c NSPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979064144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652979064894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NSPLD.v(13) " "Verilog HDL information at NSPLD.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "../NSPLD.v" "" { Text "E:/Works/NSPLD/NSPLD.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1652979073855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/works/nspld/nspld.v 1 1 " "Found 1 design units, including 1 entities, in source file /works/nspld/nspld.v" { { "Info" "ISGN_ENTITY_NAME" "1 NSPLD " "Found entity 1: NSPLD" {  } { { "../NSPLD.v" "" { Text "E:/Works/NSPLD/NSPLD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979073856 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PU pu alta_sim.v(209) " "Verilog HDL Declaration information at alta_sim.v(209): object \"PU\" differs only in case from object \"pu\" in the same scope" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 209 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652979073860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initVal initval alta_sim.v(2672) " "Verilog HDL Declaration information at alta_sim.v(2672): object \"initVal\" differs only in case from object \"initval\" in the same scope" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2672 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652979073863 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alta_sim.v(3572) " "Verilog HDL warning at alta_sim.v(3572): extended using \"x\" or \"z\"" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 3572 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1652979073865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initVal initval alta_sim.v(3623) " "Verilog HDL Declaration information at alta_sim.v(3623): object \"initVal\" differs only in case from object \"initval\" in the same scope" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 3623 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1652979073865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d:/dev/supra/etc/arch/rodinia/alta_sim.v 51 51 " "Found 51 design units, including 51 entities, in source file d:/dev/supra/etc/arch/rodinia/alta_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 alta_slice " "Found entity 1: alta_slice" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "2 alta_clkenctrl_rst " "Found entity 2: alta_clkenctrl_rst" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "3 alta_clkenctrl " "Found entity 3: alta_clkenctrl" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "4 alta_asyncctrl " "Found entity 4: alta_asyncctrl" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "5 alta_syncctrl " "Found entity 5: alta_syncctrl" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "6 alta_io_gclk " "Found entity 6: alta_io_gclk" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "7 alta_gclksel " "Found entity 7: alta_gclksel" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "8 alta_gclkgen " "Found entity 8: alta_gclkgen" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "9 alta_gclkgen0 " "Found entity 9: alta_gclkgen0" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "10 alta_gclkgen2 " "Found entity 10: alta_gclkgen2" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "11 alta_io " "Found entity 11: alta_io" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "12 alta_rio " "Found entity 12: alta_rio" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "13 alta_srff " "Found entity 13: alta_srff" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "14 alta_dff " "Found entity 14: alta_dff" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "15 alta_ufm_gddd " "Found entity 15: alta_ufm_gddd" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "16 alta_dff_stall " "Found entity 16: alta_dff_stall" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "17 alta_srlat " "Found entity 17: alta_srlat" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "18 alta_dio " "Found entity 18: alta_dio" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "19 alta_ufms " "Found entity 19: alta_ufms" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "20 alta_ufms_sim " "Found entity 20: alta_ufms_sim" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "21 alta_pll " "Found entity 21: alta_pll" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 859 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "22 alta_pllx " "Found entity 22: alta_pllx" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 917 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "23 pll_clk_trim " "Found entity 23: pll_clk_trim" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 1942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "24 alta_pllv " "Found entity 24: alta_pllv" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 1956 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "25 alta_pllve " "Found entity 25: alta_pllve" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "26 alta_sram " "Found entity 26: alta_sram" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "27 alta_dpram16x4 " "Found entity 27: alta_dpram16x4" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "28 alta_spram16x4 " "Found entity 28: alta_spram16x4" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "29 alta_wram " "Found entity 29: alta_wram" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "30 alta_bram_pulse_generator " "Found entity 30: alta_bram_pulse_generator" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "31 alta_bram " "Found entity 31: alta_bram" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "32 alta_ram4k " "Found entity 32: alta_ram4k" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "33 alta_boot " "Found entity 33: alta_boot" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "34 alta_osc " "Found entity 34: alta_osc" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2756 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "35 alta_ufml " "Found entity 35: alta_ufml" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "36 alta_jtag " "Found entity 36: alta_jtag" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "37 alta_mult " "Found entity 37: alta_mult" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "38 alta_dff_en " "Found entity 38: alta_dff_en" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "39 alta_multm_add " "Found entity 39: alta_multm_add" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "40 alta_multm " "Found entity 40: alta_multm" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2916 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "41 alta_i2c " "Found entity 41: alta_i2c" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 3151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "42 alta_spi " "Found entity 42: alta_spi" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "43 alta_irda " "Found entity 43: alta_irda" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 3235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "44 alta_bram9k " "Found entity 44: alta_bram9k" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 3255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "45 alta_ram9k " "Found entity 45: alta_ram9k" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 3496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "46 alta_mcu " "Found entity 46: alta_mcu" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 3704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "47 alta_mcu_m3 " "Found entity 47: alta_mcu_m3" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 3833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "48 alta_remote " "Found entity 48: alta_remote" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 3996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "49 alta_saradc " "Found entity 49: alta_saradc" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 4007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "50 alta_gclksw " "Found entity 50: alta_gclksw" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 4022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""} { "Info" "ISGN_ENTITY_NAME" "51 alta_rv32 " "Found entity 51: alta_rv32" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 4039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652979073867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979073867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_reg alta_sim.v(165) " "Verilog HDL Implicit Net warning at alta_sim.v(165): created implicit net for \"ena_reg\"" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 165 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652979073869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_int alta_sim.v(189) " "Verilog HDL Implicit Net warning at alta_sim.v(189): created implicit net for \"ena_int\"" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652979073869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ena_reg alta_sim.v(190) " "Verilog HDL Implicit Net warning at alta_sim.v(190): created implicit net for \"ena_reg\"" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652979073869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outreg_h alta_sim.v(455) " "Verilog HDL Implicit Net warning at alta_sim.v(455): created implicit net for \"outreg_h\"" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 455 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652979073869 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outreg_l alta_sim.v(456) " "Verilog HDL Implicit Net warning at alta_sim.v(456): created implicit net for \"outreg_l\"" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 456 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652979073870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oe_reg_h alta_sim.v(464) " "Verilog HDL Implicit Net warning at alta_sim.v(464): created implicit net for \"oe_reg_h\"" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 464 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652979073870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "oe_reg_l alta_sim.v(465) " "Verilog HDL Implicit Net warning at alta_sim.v(465): created implicit net for \"oe_reg_l\"" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 465 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652979073870 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dffOut alta_sim.v(2889) " "Verilog HDL Implicit Net warning at alta_sim.v(2889): created implicit net for \"dffOut\"" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2889 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652979073870 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alta_bram_pulse_generator alta_sim.v(2382) " "Verilog HDL Parameter Declaration warning at alta_sim.v(2382): Parameter Declaration in module \"alta_bram_pulse_generator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" "" { Text "D:/Dev/Supra/etc/arch/rodinia/alta_sim.v" 2382 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1652979073878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NSPLD " "Elaborating entity \"NSPLD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652979073965 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NSPLD.v(27) " "Verilog HDL assignment warning at NSPLD.v(27): truncated value with size 32 to match size of target (2)" {  } { { "../NSPLD.v" "" { Text "E:/Works/NSPLD/NSPLD.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652979073967 "|NSPLD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NSPLD.v(31) " "Verilog HDL assignment warning at NSPLD.v(31): truncated value with size 32 to match size of target (2)" {  } { { "../NSPLD.v" "" { Text "E:/Works/NSPLD/NSPLD.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652979073967 "|NSPLD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NSPLD.v(35) " "Verilog HDL assignment warning at NSPLD.v(35): truncated value with size 32 to match size of target (2)" {  } { { "../NSPLD.v" "" { Text "E:/Works/NSPLD/NSPLD.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652979073967 "|NSPLD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 NSPLD.v(39) " "Verilog HDL assignment warning at NSPLD.v(39): truncated value with size 32 to match size of target (2)" {  } { { "../NSPLD.v" "" { Text "E:/Works/NSPLD/NSPLD.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1652979073967 "|NSPLD"}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "0 partition Top " "Limiting DSP block usage to 0 DSP block(s) for the partition Top" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979074365 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "0 Top " "Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979074382 ""}
{ "Info" "IBAL_PROCESSED_MAX_M4K_ASSIGNMENT" "0 Top " "Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top" {  } {  } 0 270017 "Limiting M4K/M9K RAM block usage to %1!d! M4K/M9K RAM block(s) for the %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979074383 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1652979074446 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652979074590 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979075083 ""}
{ "Info" "ISTA_SDC_FOUND" "NSPLD_derate.sdc " "Reading SDC File: 'NSPLD_derate.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1652979075462 ""}
{ "Warning" "WSTA_OPTIMISTIC_TIMING_DERATE_FACTOR" "-early 2.0 greater " "Using the -early option with a derate factor of 2.0, i.e., greater than 1.0, causes less conservative delays which might lead to optimistic results from timing analysis." {  } {  } 0 332190 "Using the %1!s! option with a derate factor of %2!s!, i.e., %3!s! than 1.0, causes less conservative delays which might lead to optimistic results from timing analysis." 0 0 "Analysis & Synthesis" 0 -1 1652979075464 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1652979075464 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979075466 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1652979075466 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1652979075466 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1652979075466 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652979075466 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652979075466 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CLK " "   1.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1652979075466 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979075466 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979075475 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 208 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 208 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1652979075512 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979075513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Works/NSPLD/AGM/quartus_logs/NSPLD.map.smsg " "Generated suppressed messages file E:/Works/NSPLD/AGM/quartus_logs/NSPLD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979075603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652979075698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652979075698 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652979075728 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652979075728 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652979075728 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652979075728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652979075746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 00:51:15 2022 " "Processing ended: Fri May 20 00:51:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652979075746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652979075746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652979075746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652979075746 ""}
