

================================================================
== Vivado HLS Report for 'owcpa_dec'
================================================================
* Date:           Tue Aug 25 18:33:33 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.122|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+----------+-------+----------+---------+
    |      Latency     |     Interval     | Pipeline|
    |  min  |    max   |  min  |    max   |   Type  |
    +-------+----------+-------+----------+---------+
    |  42883|  12160843|  42883|  12160843|   none  |
    +-------+----------+-------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 2  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 3  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 4  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 5  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 6  |  1230|  1230|         3|          -|          -|   410|    no    |
        |- Loop 7  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 8  |  1642|  1642|         2|          -|          -|   821|    no    |
        |- Loop 9  |  1642|  1642|         2|          -|          -|   821|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond_i)
	5  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond_i7)
	16  / (exitcond_i7)
15 --> 
	14  / true
16 --> 
	17  / (!exitcond_i1)
	18  / (exitcond_i1)
17 --> 
	16  / true
18 --> 
	19  / (!exitcond_i_i)
	20  / (exitcond_i_i)
19 --> 
	18  / true
20 --> 
	21  / (!exitcond)
	22  / (exitcond)
21 --> 
	20  / true
22 --> 
	23  / (!exitcond_i2)
	25  / (exitcond_i2)
23 --> 
	24  / true
24 --> 
	22  / true
25 --> 
	26  / true
26 --> 
	27  / (!exitcond_i3)
	28  / (exitcond_i3)
27 --> 
	26  / true
28 --> 
	29  / (!exitcond_i4)
	30  / (exitcond_i4)
29 --> 
	28  / true
30 --> 
	31  / true
31 --> 
	32  / (!exitcond_i5)
	33  / (exitcond_i5)
32 --> 
	31  / true
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x1_coeffs = alloca [821 x i16], align 2" [owcpa.c:137]   --->   Operation 34 'alloca' 'x1_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x2_coeffs = alloca [821 x i16], align 2" [owcpa.c:137]   --->   Operation 35 'alloca' 'x2_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x3_coeffs = alloca [821 x i16], align 2" [owcpa.c:137]   --->   Operation 36 'alloca' 'x3_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x4_coeffs = alloca [821 x i16], align 2" [owcpa.c:137]   --->   Operation 37 'alloca' 'x4_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_1 : Operation 38 [2/2] (0.00ns)   --->   "call fastcc void @poly_Rq_sum_zero_fro([821 x i16]* %x1_coeffs, [1230 x i8]* %ciphertext)" [owcpa.c:144]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 39 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [1590 x i8]* %secretkey, i10 0)" [owcpa.c:145]   --->   Operation 39 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 40 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_sum_zero_fro([821 x i16]* %x1_coeffs, [1230 x i8]* %ciphertext)" [owcpa.c:144]   --->   Operation 40 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [1590 x i8]* %secretkey, i10 0)" [owcpa.c:145]   --->   Operation 41 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (1.35ns)   --->   "br label %1" [poly.c:25->owcpa.c:146]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i_i = phi i10 [ 0, %0 ], [ %i_14, %2 ]"   --->   Operation 43 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.43ns)   --->   "%exitcond_i = icmp eq i10 %i_i, -203" [poly.c:25->owcpa.c:146]   --->   Operation 44 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.74ns)   --->   "%i_14 = add i10 %i_i, 1" [poly.c:25->owcpa.c:146]   --->   Operation 46 'add' 'i_14' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %poly_Z3_to_Zq.exit, label %2" [poly.c:25->owcpa.c:146]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_i = zext i10 %i_i to i64" [poly.c:26->owcpa.c:146]   --->   Operation 48 'zext' 'tmp_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i" [poly.c:26->owcpa.c:146]   --->   Operation 49 'getelementptr' 'liftm_coeffs_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (2.77ns)   --->   "%liftm_coeffs_load = load i16* %liftm_coeffs_addr, align 2" [poly.c:26->owcpa.c:146]   --->   Operation 50 'load' 'liftm_coeffs_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_3 : Operation 51 [2/2] (1.35ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x1_coeffs, [821 x i16]* %x2_coeffs) nounwind" [owcpa.c:148]   --->   Operation 51 'call' <Predicate = (exitcond_i)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 8.12>
ST_4 : Operation 52 [1/2] (2.77ns)   --->   "%liftm_coeffs_load = load i16* %liftm_coeffs_addr, align 2" [poly.c:26->owcpa.c:146]   --->   Operation 52 'load' 'liftm_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_46 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %liftm_coeffs_load, i32 1, i32 12)" [poly.c:26->owcpa.c:146]   --->   Operation 53 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.77ns)   --->   "%tmp_1_i_cast = sub i12 0, %tmp_46" [poly.c:26->owcpa.c:146]   --->   Operation 54 'sub' 'tmp_1_i_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i16 %liftm_coeffs_load to i12" [poly.c:26->owcpa.c:146]   --->   Operation 55 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.80ns)   --->   "%tmp_48 = or i12 %tmp_79, %tmp_1_i_cast" [poly.c:26->owcpa.c:146]   --->   Operation 56 'or' 'tmp_48' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_49 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %liftm_coeffs_load, i32 12, i32 15)" [poly.c:26->owcpa.c:146]   --->   Operation 57 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_3_i = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_49, i12 %tmp_48)" [poly.c:26->owcpa.c:146]   --->   Operation 58 'bitconcatenate' 'tmp_3_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.77ns)   --->   "store i16 %tmp_3_i, i16* %liftm_coeffs_addr, align 2" [poly.c:26->owcpa.c:146]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [poly.c:25->owcpa.c:146]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x1_coeffs, [821 x i16]* %x2_coeffs) nounwind" [owcpa.c:148]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (0.00ns)   --->   "call fastcc void @poly_Rq_to_S3([821 x i16]* %x2_coeffs, [821 x i16]* %x3_coeffs) nounwind" [owcpa.c:149]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_to_S3([821 x i16]* %x2_coeffs, [821 x i16]* %x3_coeffs) nounwind" [owcpa.c:149]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 1.35>
ST_8 : Operation 64 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x3_coeffs, [1590 x i8]* %secretkey, i10 164)" [owcpa.c:151]   --->   Operation 64 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 65 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_frombytes([821 x i16]* %x3_coeffs, [1590 x i8]* %secretkey, i10 164)" [owcpa.c:151]   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 66 [2/2] (0.00ns)   --->   "call fastcc void @poly_S3_mul([821 x i16]* %x4_coeffs, [821 x i16]* %x2_coeffs, [821 x i16]* %x3_coeffs) nounwind" [owcpa.c:152]   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_mul([821 x i16]* %x4_coeffs, [821 x i16]* %x2_coeffs, [821 x i16]* %x3_coeffs) nounwind" [owcpa.c:152]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 1.35>
ST_12 : Operation 68 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i9 164, [821 x i16]* %x4_coeffs)" [owcpa.c:153]   --->   Operation 68 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 1.35>
ST_13 : Operation 69 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i9 164, [821 x i16]* %x4_coeffs)" [owcpa.c:153]   --->   Operation 69 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 70 [1/1] (1.35ns)   --->   "br label %3" [owcpa.c:32->owcpa.c:161]   --->   Operation 70 'br' <Predicate = true> <Delay = 1.35>

State 14 <SV = 12> <Delay = 3.92>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%p1_i = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %p1, %4 ]"   --->   Operation 71 'phi' 'p1_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%i_i6 = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %i_15, %4 ]"   --->   Operation 72 'phi' 'i_i6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%m1_i = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %m1, %4 ]"   --->   Operation 73 'phi' 'm1_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (1.43ns)   --->   "%exitcond_i7 = icmp eq i10 %i_i6, -203" [owcpa.c:32->owcpa.c:161]   --->   Operation 74 'icmp' 'exitcond_i7' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 75 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (1.74ns)   --->   "%i_15 = add i10 %i_i6, 1" [owcpa.c:32->owcpa.c:161]   --->   Operation 76 'add' 'i_15' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %exitcond_i7, label %owcpa_check_m.exit, label %4" [owcpa.c:32->owcpa.c:161]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_117_i = zext i10 %i_i6 to i64" [owcpa.c:34->owcpa.c:161]   --->   Operation 78 'zext' 'tmp_117_i' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_117_i" [owcpa.c:34->owcpa.c:161]   --->   Operation 79 'getelementptr' 'r_coeffs_addr' <Predicate = (!exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 80 [2/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr, align 2" [owcpa.c:34->owcpa.c:161]   --->   Operation 80 'load' 'r_coeffs_load' <Predicate = (!exitcond_i7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%p1_i_cast = zext i10 %p1_i to i11" [owcpa.c:32->owcpa.c:161]   --->   Operation 81 'zext' 'p1_i_cast' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%m1_i_cast = zext i10 %m1_i to i11" [owcpa.c:32->owcpa.c:161]   --->   Operation 82 'zext' 'm1_i_cast' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_i8 = xor i10 %p1_i, %m1_i" [owcpa.c:38->owcpa.c:161]   --->   Operation 83 'xor' 'tmp_i8' <Predicate = (exitcond_i7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (1.74ns)   --->   "%tmp_11_i = add i11 %m1_i_cast, %p1_i_cast" [owcpa.c:32->owcpa.c:161]   --->   Operation 84 'add' 'tmp_11_i' <Predicate = (exitcond_i7)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 85 [1/1] (1.74ns)   --->   "%tmp_50 = add i10 %p1_i, %m1_i" [owcpa.c:34->owcpa.c:161]   --->   Operation 85 'add' 'tmp_50' <Predicate = (exitcond_i7)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_12_i = xor i11 %tmp_11_i, 510" [owcpa.c:32->owcpa.c:161]   --->   Operation 86 'xor' 'tmp_12_i' <Predicate = (exitcond_i7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_51 = xor i10 %tmp_50, 510" [owcpa.c:34->owcpa.c:161]   --->   Operation 87 'xor' 'tmp_51' <Predicate = (exitcond_i7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_52 = or i10 %tmp_51, %tmp_i8" [owcpa.c:34->owcpa.c:161]   --->   Operation 88 'or' 'tmp_52' <Predicate = (exitcond_i7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_12_i, i32 10)" [owcpa.c:32->owcpa.c:161]   --->   Operation 89 'bitselect' 'tmp_80' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_13_i = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_80, i10 %tmp_52)" [owcpa.c:32->owcpa.c:161]   --->   Operation 90 'bitconcatenate' 'tmp_13_i' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_13_i_cast = zext i11 %tmp_13_i to i16" [owcpa.c:32->owcpa.c:161]   --->   Operation 91 'zext' 'tmp_13_i_cast' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%tmp_15_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 0, i16 %tmp_13_i_cast) nounwind" [owcpa.c:32->owcpa.c:161]   --->   Operation 92 'bitconcatenate' 'tmp_15_i' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node tmp_115_i)   --->   "%t_cast = zext i32 %tmp_15_i to i33" [owcpa.c:39->owcpa.c:161]   --->   Operation 93 'zext' 't_cast' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (2.18ns) (out node of the LUT)   --->   "%tmp_115_i = sub i33 0, %t_cast" [owcpa.c:40->owcpa.c:161]   --->   Operation 94 'sub' 'tmp_115_i' <Predicate = (exitcond_i7)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_115_i, i32 32)" [owcpa.c:40->owcpa.c:161]   --->   Operation 95 'bitselect' 'tmp_81' <Predicate = (exitcond_i7)> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (1.35ns)   --->   "br label %5" [poly.c:91->owcpa.c:165]   --->   Operation 96 'br' <Predicate = (exitcond_i7)> <Delay = 1.35>

State 15 <SV = 13> <Delay = 4.52>
ST_15 : Operation 97 [1/2] (2.77ns)   --->   "%r_coeffs_load = load i16* %r_coeffs_addr, align 2" [owcpa.c:34->owcpa.c:161]   --->   Operation 97 'load' 'r_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i16 %r_coeffs_load to i1" [owcpa.c:34->owcpa.c:161]   --->   Operation 98 'trunc' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_118_i_cast = zext i1 %tmp_82 to i10" [owcpa.c:34->owcpa.c:161]   --->   Operation 99 'zext' 'tmp_118_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (1.74ns)   --->   "%p1 = add i10 %tmp_118_i_cast, %p1_i" [owcpa.c:34->owcpa.c:161]   --->   Operation 100 'add' 'p1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_coeffs_load, i32 1)" [owcpa.c:35->owcpa.c:161]   --->   Operation 101 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_120_i_cast = zext i1 %tmp_83 to i10" [owcpa.c:35->owcpa.c:161]   --->   Operation 102 'zext' 'tmp_120_i_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (1.74ns)   --->   "%m1 = add i10 %tmp_120_i_cast, %m1_i" [owcpa.c:35->owcpa.c:161]   --->   Operation 103 'add' 'm1' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "br label %3" [owcpa.c:32->owcpa.c:161]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 2.77>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%i_i1 = phi i10 [ 0, %owcpa_check_m.exit ], [ %i_16, %6 ]"   --->   Operation 105 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (1.43ns)   --->   "%exitcond_i1 = icmp eq i10 %i_i1, -203" [poly.c:91->owcpa.c:165]   --->   Operation 106 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 107 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (1.74ns)   --->   "%i_16 = add i10 %i_i1, 1" [poly.c:91->owcpa.c:165]   --->   Operation 108 'add' 'i_16' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %.preheader55.preheader, label %6" [poly.c:91->owcpa.c:165]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i10 %i_i1 to i64" [poly.c:92->owcpa.c:165]   --->   Operation 110 'zext' 'tmp_i1' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%r_coeffs_addr_13 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_i1" [poly.c:92->owcpa.c:165]   --->   Operation 111 'getelementptr' 'r_coeffs_addr_13' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_16 : Operation 112 [2/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_13, align 2" [poly.c:92->owcpa.c:165]   --->   Operation 112 'load' 'r_coeffs_load_8' <Predicate = (!exitcond_i1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_16 : Operation 113 [1/1] (1.35ns)   --->   "br label %.preheader55" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 113 'br' <Predicate = (exitcond_i1)> <Delay = 1.35>

State 17 <SV = 14> <Delay = 5.54>
ST_17 : Operation 114 [1/2] (2.77ns)   --->   "%r_coeffs_load_8 = load i16* %r_coeffs_addr_13, align 2" [poly.c:92->owcpa.c:165]   --->   Operation 114 'load' 'r_coeffs_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_1 = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i1" [poly.c:92->owcpa.c:165]   --->   Operation 115 'getelementptr' 'liftm_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (2.77ns)   --->   "store i16 %r_coeffs_load_8, i16* %liftm_coeffs_addr_1, align 2" [poly.c:92->owcpa.c:165]   --->   Operation 116 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "br label %5" [poly.c:91->owcpa.c:165]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 14> <Delay = 2.77>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%i_i_i = phi i10 [ %i_17, %7 ], [ 0, %.preheader55.preheader ]"   --->   Operation 118 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (1.43ns)   --->   "%exitcond_i_i = icmp eq i10 %i_i_i, -203" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 119 'icmp' 'exitcond_i_i' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 120 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (1.74ns)   --->   "%i_17 = add i10 %i_i_i, 1" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 121 'add' 'i_17' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %exitcond_i_i, label %poly_lift.exit.preheader, label %7" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_i_i = zext i10 %i_i_i to i64" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 123 'zext' 'tmp_i_i' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_2 = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i_i" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 124 'getelementptr' 'liftm_coeffs_addr_2' <Predicate = (!exitcond_i_i)> <Delay = 0.00>
ST_18 : Operation 125 [2/2] (2.77ns)   --->   "%liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 125 'load' 'liftm_coeffs_load_1' <Predicate = (!exitcond_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_18 : Operation 126 [1/1] (1.35ns)   --->   "br label %poly_lift.exit" [owcpa.c:166]   --->   Operation 126 'br' <Predicate = (exitcond_i_i)> <Delay = 1.35>

State 19 <SV = 15> <Delay = 8.12>
ST_19 : Operation 127 [1/2] (2.77ns)   --->   "%liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 127 'load' 'liftm_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_19 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_56 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %liftm_coeffs_load_1, i32 1, i32 12)" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 128 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 129 [1/1] (1.77ns)   --->   "%tmp_1_i_i_cast = sub i12 0, %tmp_56" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 129 'sub' 'tmp_1_i_i_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i16 %liftm_coeffs_load_1 to i12" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 130 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.80ns)   --->   "%tmp_58 = or i12 %tmp_84, %tmp_1_i_i_cast" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 131 'or' 'tmp_58' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_59 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %liftm_coeffs_load_1, i32 12, i32 15)" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 132 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3_i_i = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_59, i12 %tmp_58)" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 133 'bitconcatenate' 'tmp_3_i_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 134 [1/1] (2.77ns)   --->   "store i16 %tmp_3_i_i, i16* %liftm_coeffs_addr_2, align 2" [poly.c:26->poly.c:93->owcpa.c:165]   --->   Operation 134 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_19 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader55" [poly.c:25->poly.c:93->owcpa.c:165]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 15> <Delay = 2.77>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_18, %8 ], [ 0, %poly_lift.exit.preheader ]"   --->   Operation 136 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (1.43ns)   --->   "%exitcond = icmp eq i10 %i, -203" [owcpa.c:166]   --->   Operation 137 'icmp' 'exitcond' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)"   --->   Operation 138 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [1/1] (1.74ns)   --->   "%i_18 = add i10 %i, 1" [owcpa.c:166]   --->   Operation 139 'add' 'i_18' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %8" [owcpa.c:166]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [owcpa.c:167]   --->   Operation 141 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%b_coeffs_addr = getelementptr [821 x i16]* %x1_coeffs, i64 0, i64 %tmp_s" [owcpa.c:167]   --->   Operation 142 'getelementptr' 'b_coeffs_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 143 [2/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr, align 2" [owcpa.c:167]   --->   Operation 143 'load' 'b_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%liftm_coeffs_addr_3 = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_s" [owcpa.c:167]   --->   Operation 144 'getelementptr' 'liftm_coeffs_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_20 : Operation 145 [2/2] (2.77ns)   --->   "%liftm_coeffs_load_2 = load i16* %liftm_coeffs_addr_3, align 2" [owcpa.c:167]   --->   Operation 145 'load' 'liftm_coeffs_load_2' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_20 : Operation 146 [1/1] (1.35ns)   --->   "br label %.preheader" [packq.c:18->owcpa.c:170]   --->   Operation 146 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 21 <SV = 16> <Delay = 7.38>
ST_21 : Operation 147 [1/2] (2.77ns)   --->   "%b_coeffs_load = load i16* %b_coeffs_addr, align 2" [owcpa.c:167]   --->   Operation 147 'load' 'b_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_21 : Operation 148 [1/2] (2.77ns)   --->   "%liftm_coeffs_load_2 = load i16* %liftm_coeffs_addr_3, align 2" [owcpa.c:167]   --->   Operation 148 'load' 'liftm_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_21 : Operation 149 [1/1] (1.84ns)   --->   "%tmp_73 = sub i16 %b_coeffs_load, %liftm_coeffs_load_2" [owcpa.c:167]   --->   Operation 149 'sub' 'tmp_73' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i16 %tmp_73 to i12" [owcpa.c:167]   --->   Operation 150 'trunc' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i12 %tmp_85 to i16" [owcpa.c:167]   --->   Operation 151 'zext' 'tmp_80_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (2.77ns)   --->   "store i16 %tmp_80_cast, i16* %b_coeffs_addr, align 2" [owcpa.c:167]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "br label %poly_lift.exit" [owcpa.c:166]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 16> <Delay = 6.31>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%i_i2 = phi i9 [ %i_19, %9 ], [ 0, %.preheader.preheader ]"   --->   Operation 154 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%i_i2_cast6 = zext i9 %i_i2 to i12" [packq.c:18->owcpa.c:170]   --->   Operation 155 'zext' 'i_i2_cast6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (1.34ns)   --->   "%exitcond_i2 = icmp eq i9 %i_i2, -102" [packq.c:18->owcpa.c:170]   --->   Operation 156 'icmp' 'exitcond_i2' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 410, i64 410, i64 410)"   --->   Operation 157 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (1.73ns)   --->   "%i_19 = add i9 %i_i2, 1" [packq.c:18->owcpa.c:170]   --->   Operation 158 'add' 'i_19' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %poly_Sq_frombytes.1.exit, label %9" [packq.c:18->owcpa.c:170]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%p_shl_i = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i_i2, i2 0)" [packq.c:20->owcpa.c:170]   --->   Operation 160 'bitconcatenate' 'p_shl_i' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i11 %p_shl_i to i12" [packq.c:20->owcpa.c:170]   --->   Operation 161 'zext' 'p_shl_i_cast' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (1.76ns)   --->   "%tmp_i2 = sub i12 %p_shl_i_cast, %i_i2_cast6" [packq.c:20->owcpa.c:170]   --->   Operation 162 'sub' 'tmp_i2' <Predicate = (!exitcond_i2)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 163 [1/1] (1.77ns)   --->   "%sum_i = add i12 328, %tmp_i2" [packq.c:20->owcpa.c:170]   --->   Operation 163 'add' 'sum_i' <Predicate = (!exitcond_i2)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%sum_i_cast = sext i12 %sum_i to i64" [packq.c:20->owcpa.c:170]   --->   Operation 164 'sext' 'sum_i_cast' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%secretkey_addr = getelementptr [1590 x i8]* %secretkey, i64 0, i64 %sum_i_cast" [packq.c:20->owcpa.c:170]   --->   Operation 165 'getelementptr' 'secretkey_addr' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_22 : Operation 166 [2/2] (2.77ns)   --->   "%secretkey_load = load i8* %secretkey_addr, align 1" [packq.c:20->owcpa.c:170]   --->   Operation 166 'load' 'secretkey_load' <Predicate = (!exitcond_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_22 : Operation 167 [1/1] (1.77ns)   --->   "%sum2_i = add i12 329, %tmp_i2" [packq.c:20->owcpa.c:170]   --->   Operation 167 'add' 'sum2_i' <Predicate = (!exitcond_i2)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%sum2_i_cast = sext i12 %sum2_i to i64" [packq.c:20->owcpa.c:170]   --->   Operation 168 'sext' 'sum2_i_cast' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%secretkey_addr_1 = getelementptr [1590 x i8]* %secretkey, i64 0, i64 %sum2_i_cast" [packq.c:20->owcpa.c:170]   --->   Operation 169 'getelementptr' 'secretkey_addr_1' <Predicate = (!exitcond_i2)> <Delay = 0.00>
ST_22 : Operation 170 [2/2] (2.77ns)   --->   "%secretkey_load_1 = load i8* %secretkey_addr_1, align 1" [packq.c:20->owcpa.c:170]   --->   Operation 170 'load' 'secretkey_load_1' <Predicate = (!exitcond_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_22 : Operation 171 [2/2] (1.35ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x4_coeffs, [821 x i16]* %x1_coeffs, [821 x i16]* %x3_coeffs) nounwind" [poly.c:55->owcpa.c:171]   --->   Operation 171 'call' <Predicate = (exitcond_i2)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 17> <Delay = 5.54>
ST_23 : Operation 172 [1/2] (2.77ns)   --->   "%secretkey_load = load i8* %secretkey_addr, align 1" [packq.c:20->owcpa.c:170]   --->   Operation 172 'load' 'secretkey_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_23 : Operation 173 [1/2] (2.77ns)   --->   "%secretkey_load_1 = load i8* %secretkey_addr_1, align 1" [packq.c:20->owcpa.c:170]   --->   Operation 173 'load' 'secretkey_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i8 %secretkey_load_1 to i4" [packq.c:20->owcpa.c:170]   --->   Operation 174 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_2_i1 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %tmp_86, i8 %secretkey_load)" [packq.c:20->owcpa.c:170]   --->   Operation 175 'bitconcatenate' 'tmp_2_i1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_3_i1 = zext i12 %tmp_2_i1 to i16" [packq.c:20->owcpa.c:170]   --->   Operation 176 'zext' 'tmp_3_i1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_4_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %i_i2, i1 false)" [packq.c:20->owcpa.c:170]   --->   Operation 177 'bitconcatenate' 'tmp_4_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i10 %tmp_4_i to i64" [packq.c:20->owcpa.c:170]   --->   Operation 178 'zext' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%invh_coeffs_addr = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_5_i" [packq.c:20->owcpa.c:170]   --->   Operation 179 'getelementptr' 'invh_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (2.77ns)   --->   "store i16 %tmp_3_i1, i16* %invh_coeffs_addr, align 2" [packq.c:20->owcpa.c:170]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_9_i = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %secretkey_load_1, i32 4, i32 7)" [packq.c:21->owcpa.c:170]   --->   Operation 181 'partselect' 'tmp_9_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (1.77ns)   --->   "%sum4_i = add i12 330, %tmp_i2" [packq.c:21->owcpa.c:170]   --->   Operation 182 'add' 'sum4_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%sum4_i_cast = sext i12 %sum4_i to i64" [packq.c:21->owcpa.c:170]   --->   Operation 183 'sext' 'sum4_i_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%secretkey_addr_2 = getelementptr [1590 x i8]* %secretkey, i64 0, i64 %sum4_i_cast" [packq.c:21->owcpa.c:170]   --->   Operation 184 'getelementptr' 'secretkey_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [2/2] (2.77ns)   --->   "%secretkey_load_2 = load i8* %secretkey_addr_2, align 1" [packq.c:21->owcpa.c:170]   --->   Operation 185 'load' 'secretkey_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>

State 24 <SV = 18> <Delay = 5.54>
ST_24 : Operation 186 [1/2] (2.77ns)   --->   "%secretkey_load_2 = load i8* %secretkey_addr_2, align 1" [packq.c:21->owcpa.c:170]   --->   Operation 186 'load' 'secretkey_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_14_i1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %secretkey_load_2, i4 %tmp_9_i)" [packq.c:21->owcpa.c:170]   --->   Operation 187 'bitconcatenate' 'tmp_14_i1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_14_i1_cast = zext i12 %tmp_14_i1 to i16" [packq.c:21->owcpa.c:170]   --->   Operation 188 'zext' 'tmp_14_i1_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_15_i1 = or i10 %tmp_4_i, 1" [packq.c:21->owcpa.c:170]   --->   Operation 189 'or' 'tmp_15_i1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_16_i = zext i10 %tmp_15_i1 to i64" [packq.c:21->owcpa.c:170]   --->   Operation 190 'zext' 'tmp_16_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%invh_coeffs_addr_1 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_16_i" [packq.c:21->owcpa.c:170]   --->   Operation 191 'getelementptr' 'invh_coeffs_addr_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (2.77ns)   --->   "store i16 %tmp_14_i1_cast, i16* %invh_coeffs_addr_1, align 2" [packq.c:21->owcpa.c:170]   --->   Operation 192 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "br label %.preheader" [packq.c:18->owcpa.c:170]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 17> <Delay = 1.35>
ST_25 : Operation 194 [1/2] (0.00ns)   --->   "call fastcc void @poly_Rq_mul([821 x i16]* %x4_coeffs, [821 x i16]* %x1_coeffs, [821 x i16]* %x3_coeffs) nounwind" [poly.c:55->owcpa.c:171]   --->   Operation 194 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%r_coeffs_addr_14 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 820" [poly.c:57->owcpa.c:171]   --->   Operation 195 'getelementptr' 'r_coeffs_addr_14' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (1.35ns)   --->   "br label %10" [poly.c:56->owcpa.c:171]   --->   Operation 196 'br' <Predicate = true> <Delay = 1.35>

State 26 <SV = 18> <Delay = 2.77>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%i_i3 = phi i10 [ 0, %poly_Sq_frombytes.1.exit ], [ %i_20, %11 ]"   --->   Operation 197 'phi' 'i_i3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (1.43ns)   --->   "%exitcond_i3 = icmp eq i10 %i_i3, -203" [poly.c:56->owcpa.c:171]   --->   Operation 198 'icmp' 'exitcond_i3' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 199 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (1.74ns)   --->   "%i_20 = add i10 %i_i3, 1" [poly.c:56->owcpa.c:171]   --->   Operation 200 'add' 'i_20' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "br i1 %exitcond_i3, label %poly_Sq_mul.exit.preheader, label %11" [poly.c:56->owcpa.c:171]   --->   Operation 201 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i10 %i_i3 to i64" [poly.c:57->owcpa.c:171]   --->   Operation 202 'zext' 'tmp_i3' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%r_coeffs_addr_15 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_i3" [poly.c:57->owcpa.c:171]   --->   Operation 203 'getelementptr' 'r_coeffs_addr_15' <Predicate = (!exitcond_i3)> <Delay = 0.00>
ST_26 : Operation 204 [2/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_15, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 204 'load' 'r_coeffs_load_9' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_26 : Operation 205 [2/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_14, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 205 'load' 'r_coeffs_load_10' <Predicate = (!exitcond_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_26 : Operation 206 [1/1] (1.35ns)   --->   "br label %poly_Sq_mul.exit" [owcpa.c:12->owcpa.c:184]   --->   Operation 206 'br' <Predicate = (exitcond_i3)> <Delay = 1.35>

State 27 <SV = 19> <Delay = 7.38>
ST_27 : Operation 207 [1/2] (2.77ns)   --->   "%r_coeffs_load_9 = load i16* %r_coeffs_addr_15, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 207 'load' 'r_coeffs_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_27 : Operation 208 [1/2] (2.77ns)   --->   "%r_coeffs_load_10 = load i16* %r_coeffs_addr_14, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 208 'load' 'r_coeffs_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_27 : Operation 209 [1/1] (1.84ns)   --->   "%tmp_i2_44 = sub i16 %r_coeffs_load_9, %r_coeffs_load_10" [poly.c:57->owcpa.c:171]   --->   Operation 209 'sub' 'tmp_i2_44' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i16 %tmp_i2_44 to i12" [poly.c:57->owcpa.c:171]   --->   Operation 210 'trunc' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_4_i1_cast = zext i12 %tmp_87 to i16" [poly.c:57->owcpa.c:171]   --->   Operation 211 'zext' 'tmp_4_i1_cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 212 [1/1] (2.77ns)   --->   "store i16 %tmp_4_i1_cast, i16* %r_coeffs_addr_15, align 2" [poly.c:57->owcpa.c:171]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "br label %10" [poly.c:56->owcpa.c:171]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>

State 28 <SV = 19> <Delay = 2.77>
ST_28 : Operation 214 [1/1] (0.00ns)   --->   "%i_i4 = phi i10 [ %i_21, %12 ], [ 0, %poly_Sq_mul.exit.preheader ]"   --->   Operation 214 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 215 [1/1] (0.00ns)   --->   "%t_i = phi i64 [ %t_2, %12 ], [ 0, %poly_Sq_mul.exit.preheader ]"   --->   Operation 215 'phi' 't_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 216 [1/1] (1.43ns)   --->   "%exitcond_i4 = icmp eq i10 %i_i4, -203" [owcpa.c:12->owcpa.c:184]   --->   Operation 216 'icmp' 'exitcond_i4' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 217 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 217 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 218 [1/1] (1.74ns)   --->   "%i_21 = add i10 %i_i4, 1" [owcpa.c:12->owcpa.c:184]   --->   Operation 218 'add' 'i_21' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %exitcond_i4, label %owcpa_check_r.exit, label %12" [owcpa.c:12->owcpa.c:184]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_106_i = zext i10 %i_i4 to i64" [owcpa.c:14->owcpa.c:184]   --->   Operation 220 'zext' 'tmp_106_i' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (0.00ns)   --->   "%r_coeffs_addr_16 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_106_i" [owcpa.c:14->owcpa.c:184]   --->   Operation 221 'getelementptr' 'r_coeffs_addr_16' <Predicate = (!exitcond_i4)> <Delay = 0.00>
ST_28 : Operation 222 [2/2] (2.77ns)   --->   "%r_coeffs_load_12 = load i16* %r_coeffs_addr_16, align 2" [owcpa.c:14->owcpa.c:184]   --->   Operation 222 'load' 'r_coeffs_load_12' <Predicate = (!exitcond_i4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_28 : Operation 223 [2/2] (2.77ns)   --->   "%r_coeffs_load_11 = load i16* %r_coeffs_addr_14, align 2" [owcpa.c:18->owcpa.c:184]   --->   Operation 223 'load' 'r_coeffs_load_11' <Predicate = (exitcond_i4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>

State 29 <SV = 20> <Delay = 5.35>
ST_29 : Operation 224 [1/2] (2.77ns)   --->   "%r_coeffs_load_12 = load i16* %r_coeffs_addr_16, align 2" [owcpa.c:14->owcpa.c:184]   --->   Operation 224 'load' 'r_coeffs_load_12' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_90 = trunc i16 %r_coeffs_load_12 to i12" [owcpa.c:14->owcpa.c:184]   --->   Operation 225 'trunc' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_91 = trunc i16 %r_coeffs_load_12 to i3" [owcpa.c:14->owcpa.c:184]   --->   Operation 226 'trunc' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 227 [1/1] (1.77ns)   --->   "%tmp_108_i_cast = add i12 1, %tmp_90" [owcpa.c:15->owcpa.c:184]   --->   Operation 227 'add' 'tmp_108_i_cast' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 228 [1/1] (1.34ns)   --->   "%tmp_65 = add i3 1, %tmp_91" [owcpa.c:14->owcpa.c:184]   --->   Operation 228 'add' 'tmp_65' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 229 [1/1] (1.34ns)   --->   "%tmp_110_i = add i3 2, %tmp_91" [owcpa.c:16->owcpa.c:184]   --->   Operation 229 'add' 'tmp_110_i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_66 = or i3 %tmp_65, %tmp_110_i" [owcpa.c:14->owcpa.c:184]   --->   Operation 230 'or' 'tmp_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp_66, i32 2)" [owcpa.c:14->owcpa.c:184]   --->   Operation 231 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_68 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %tmp_108_i_cast, i32 3, i32 11)" [owcpa.c:15->owcpa.c:184]   --->   Operation 232 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp = call i12 @_ssdm_op_BitConcatenate.i12.i9.i1.i2(i9 %tmp_68, i1 %tmp_92, i2 0)" [owcpa.c:15->owcpa.c:184]   --->   Operation 233 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_93 = trunc i64 %t_i to i12" [owcpa.c:16->owcpa.c:184]   --->   Operation 234 'trunc' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 235 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_70 = or i12 %tmp_93, %tmp" [owcpa.c:16->owcpa.c:184]   --->   Operation 235 'or' 'tmp_70' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_71 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %t_i, i32 12, i32 63)" [owcpa.c:16->owcpa.c:184]   --->   Operation 236 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%t_2 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 %tmp_71, i12 %tmp_70)" [owcpa.c:16->owcpa.c:184]   --->   Operation 237 'bitconcatenate' 't_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 238 [1/1] (0.00ns)   --->   "br label %poly_Sq_mul.exit" [owcpa.c:12->owcpa.c:184]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>

State 30 <SV = 20> <Delay = 6.57>
ST_30 : Operation 239 [1/2] (2.77ns)   --->   "%r_coeffs_load_11 = load i16* %r_coeffs_addr_14, align 2" [owcpa.c:18->owcpa.c:184]   --->   Operation 239 'load' 'r_coeffs_load_11' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_30 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_46)   --->   "%tmp_88 = trunc i64 %t_i to i16" [owcpa.c:16->owcpa.c:184]   --->   Operation 240 'trunc' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_46)   --->   "%tmp_5_i1 = or i16 %r_coeffs_load_11, %tmp_88" [owcpa.c:18->owcpa.c:184]   --->   Operation 241 'or' 'tmp_5_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_46)   --->   "%tmp_6_i1 = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %t_i, i32 16, i32 63) nounwind" [owcpa.c:16->owcpa.c:184]   --->   Operation 242 'partselect' 'tmp_6_i1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node tmp_i3_46)   --->   "%t = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_6_i1, i16 %tmp_5_i1) nounwind" [owcpa.c:18->owcpa.c:184]   --->   Operation 243 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 244 [1/1] (2.99ns) (out node of the LUT)   --->   "%tmp_i3_46 = sub i64 0, %t" [owcpa.c:19->owcpa.c:184]   --->   Operation 244 'sub' 'tmp_i3_46' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_i3_46, i32 63)" [owcpa.c:184]   --->   Operation 245 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 246 [1/1] (0.80ns)   --->   "%fail = or i1 %tmp_89, %tmp_81" [owcpa.c:184]   --->   Operation 246 'or' 'fail' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 247 [1/1] (1.35ns)   --->   "br label %13" [poly.c:33->owcpa.c:186]   --->   Operation 247 'br' <Predicate = true> <Delay = 1.35>

State 31 <SV = 21> <Delay = 2.77>
ST_31 : Operation 248 [1/1] (0.00ns)   --->   "%i_i5 = phi i10 [ 0, %owcpa_check_r.exit ], [ %i_22, %14 ]"   --->   Operation 248 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 249 [1/1] (1.43ns)   --->   "%exitcond_i5 = icmp eq i10 %i_i5, -203" [poly.c:33->owcpa.c:186]   --->   Operation 249 'icmp' 'exitcond_i5' <Predicate = true> <Delay = 1.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 250 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind"   --->   Operation 250 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 251 [1/1] (1.74ns)   --->   "%i_22 = add i10 %i_i5, 1" [poly.c:33->owcpa.c:186]   --->   Operation 251 'add' 'i_22' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %exitcond_i5, label %poly_trinary_Zq_to_Z3.exit, label %14" [poly.c:33->owcpa.c:186]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_i5 = zext i10 %i_i5 to i64" [poly.c:34->owcpa.c:186]   --->   Operation 253 'zext' 'tmp_i5' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_31 : Operation 254 [1/1] (0.00ns)   --->   "%r_coeffs_addr_17 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_i5" [poly.c:34->owcpa.c:186]   --->   Operation 254 'getelementptr' 'r_coeffs_addr_17' <Predicate = (!exitcond_i5)> <Delay = 0.00>
ST_31 : Operation 255 [2/2] (2.77ns)   --->   "%r_coeffs_load_13 = load i16* %r_coeffs_addr_17, align 2" [poly.c:34->owcpa.c:186]   --->   Operation 255 'load' 'r_coeffs_load_13' <Predicate = (!exitcond_i5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_31 : Operation 256 [2/2] (1.35ns)   --->   "call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i9 0, [821 x i16]* %x4_coeffs)" [owcpa.c:187]   --->   Operation 256 'call' <Predicate = (exitcond_i5)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 22> <Delay = 6.34>
ST_32 : Operation 257 [1/2] (2.77ns)   --->   "%r_coeffs_load_13 = load i16* %r_coeffs_addr_17, align 2" [poly.c:34->owcpa.c:186]   --->   Operation 257 'load' 'r_coeffs_load_13' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_32 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_72 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %r_coeffs_load_13, i32 11, i32 12)" [poly.c:34->owcpa.c:186]   --->   Operation 258 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i16 %r_coeffs_load_13 to i2" [poly.c:34->owcpa.c:186]   --->   Operation 259 'trunc' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 260 [1/1] (0.80ns)   --->   "%tmp_7_i2_cast = xor i2 %tmp_94, %tmp_72" [poly.c:34->owcpa.c:186]   --->   Operation 260 'xor' 'tmp_7_i2_cast' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_8_i2_cast = zext i2 %tmp_7_i2_cast to i16" [poly.c:34->owcpa.c:186]   --->   Operation 261 'zext' 'tmp_8_i2_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 262 [1/1] (2.77ns)   --->   "store i16 %tmp_8_i2_cast, i16* %r_coeffs_addr_17, align 2" [poly.c:34->owcpa.c:186]   --->   Operation 262 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_32 : Operation 263 [1/1] (0.00ns)   --->   "br label %13" [poly.c:33->owcpa.c:186]   --->   Operation 263 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 22> <Delay = 0.00>
ST_33 : Operation 264 [1/2] (0.00ns)   --->   "call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i9 0, [821 x i16]* %x4_coeffs)" [owcpa.c:187]   --->   Operation 264 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 265 [1/1] (0.00ns)   --->   "ret i1 %fail" [owcpa.c:189]   --->   Operation 265 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('r.coeffs', owcpa.c:137) [5]  (0 ns)
	'call' operation (owcpa.c:145) to 'poly_S3_frombytes' [9]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:25->owcpa.c:146) [12]  (1.35 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:25->owcpa.c:146) [12]  (0 ns)
	'getelementptr' operation ('liftm_coeffs_addr', poly.c:26->owcpa.c:146) [19]  (0 ns)
	'load' operation ('liftm_coeffs_load', poly.c:26->owcpa.c:146) on array 'r.coeffs', owcpa.c:137 [20]  (2.77 ns)

 <State 4>: 8.12ns
The critical path consists of the following:
	'load' operation ('liftm_coeffs_load', poly.c:26->owcpa.c:146) on array 'r.coeffs', owcpa.c:137 [20]  (2.77 ns)
	'sub' operation ('tmp_1_i_cast', poly.c:26->owcpa.c:146) [22]  (1.78 ns)
	'or' operation ('tmp_48', poly.c:26->owcpa.c:146) [24]  (0.8 ns)
	'store' operation (poly.c:26->owcpa.c:146) of variable 'tmp_3_i', poly.c:26->owcpa.c:146 on array 'r.coeffs', owcpa.c:137 [27]  (2.77 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 1.35ns
The critical path consists of the following:
	'call' operation (owcpa.c:151) to 'poly_S3_frombytes' [32]  (1.35 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 1.35ns
The critical path consists of the following:
	'call' operation (owcpa.c:153) to 'poly_S3_tobytes' [34]  (1.35 ns)

 <State 13>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p1') with incoming values : ('p1', owcpa.c:34->owcpa.c:161) [37]  (1.35 ns)

 <State 14>: 3.93ns
The critical path consists of the following:
	'phi' operation ('p1') with incoming values : ('p1', owcpa.c:34->owcpa.c:161) [37]  (0 ns)
	'add' operation ('tmp_50', owcpa.c:34->owcpa.c:161) [60]  (1.75 ns)
	'xor' operation ('tmp_51', owcpa.c:34->owcpa.c:161) [62]  (0 ns)
	'or' operation ('tmp_52', owcpa.c:34->owcpa.c:161) [63]  (0 ns)
	'sub' operation ('tmp_115_i', owcpa.c:40->owcpa.c:161) [69]  (2.18 ns)

 <State 15>: 4.52ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load', owcpa.c:34->owcpa.c:161) on array 'r.coeffs', owcpa.c:137 [47]  (2.77 ns)
	'add' operation ('p1', owcpa.c:34->owcpa.c:161) [50]  (1.75 ns)

 <State 16>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:91->owcpa.c:165) [73]  (0 ns)
	'getelementptr' operation ('r_coeffs_addr_13', poly.c:92->owcpa.c:165) [80]  (0 ns)
	'load' operation ('r_coeffs_load_8', poly.c:92->owcpa.c:165) on array 'r.coeffs', owcpa.c:137 [81]  (2.77 ns)

 <State 17>: 5.54ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_8', poly.c:92->owcpa.c:165) on array 'r.coeffs', owcpa.c:137 [81]  (2.77 ns)
	'store' operation (poly.c:92->owcpa.c:165) of variable 'r_coeffs_load_8', poly.c:92->owcpa.c:165 on array 'r.coeffs', owcpa.c:137 [83]  (2.77 ns)

 <State 18>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:25->poly.c:93->owcpa.c:165) [88]  (0 ns)
	'getelementptr' operation ('liftm_coeffs_addr_2', poly.c:26->poly.c:93->owcpa.c:165) [95]  (0 ns)
	'load' operation ('liftm_coeffs_load_1', poly.c:26->poly.c:93->owcpa.c:165) on array 'r.coeffs', owcpa.c:137 [96]  (2.77 ns)

 <State 19>: 8.12ns
The critical path consists of the following:
	'load' operation ('liftm_coeffs_load_1', poly.c:26->poly.c:93->owcpa.c:165) on array 'r.coeffs', owcpa.c:137 [96]  (2.77 ns)
	'sub' operation ('tmp_1_i_i_cast', poly.c:26->poly.c:93->owcpa.c:165) [98]  (1.78 ns)
	'or' operation ('tmp_58', poly.c:26->poly.c:93->owcpa.c:165) [100]  (0.8 ns)
	'store' operation (poly.c:26->poly.c:93->owcpa.c:165) of variable 'tmp_3_i_i', poly.c:26->poly.c:93->owcpa.c:165 on array 'r.coeffs', owcpa.c:137 [103]  (2.77 ns)

 <State 20>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', owcpa.c:166) [108]  (0 ns)
	'getelementptr' operation ('b_coeffs_addr', owcpa.c:167) [115]  (0 ns)
	'load' operation ('b_coeffs_load', owcpa.c:167) on array 'x1.coeffs', owcpa.c:137 [116]  (2.77 ns)

 <State 21>: 7.38ns
The critical path consists of the following:
	'load' operation ('b_coeffs_load', owcpa.c:167) on array 'x1.coeffs', owcpa.c:137 [116]  (2.77 ns)
	'sub' operation ('tmp_73', owcpa.c:167) [119]  (1.84 ns)
	'store' operation (owcpa.c:167) of variable 'tmp_80_cast', owcpa.c:167 on array 'x1.coeffs', owcpa.c:137 [122]  (2.77 ns)

 <State 22>: 6.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packq.c:18->owcpa.c:170) [127]  (0 ns)
	'sub' operation ('tmp_i2', packq.c:20->owcpa.c:170) [136]  (1.76 ns)
	'add' operation ('sum_i', packq.c:20->owcpa.c:170) [137]  (1.78 ns)
	'getelementptr' operation ('secretkey_addr', packq.c:20->owcpa.c:170) [139]  (0 ns)
	'load' operation ('secretkey_load', packq.c:20->owcpa.c:170) on array 'secretkey' [140]  (2.77 ns)

 <State 23>: 5.54ns
The critical path consists of the following:
	'load' operation ('secretkey_load', packq.c:20->owcpa.c:170) on array 'secretkey' [140]  (2.77 ns)
	'store' operation (packq.c:20->owcpa.c:170) of variable 'tmp_3_i1', packq.c:20->owcpa.c:170 on array 'r.coeffs', owcpa.c:137 [151]  (2.77 ns)

 <State 24>: 5.54ns
The critical path consists of the following:
	'load' operation ('secretkey_load_2', packq.c:21->owcpa.c:170) on array 'secretkey' [156]  (2.77 ns)
	'store' operation (packq.c:21->owcpa.c:170) of variable 'tmp_14_i1_cast', packq.c:21->owcpa.c:170 on array 'r.coeffs', owcpa.c:137 [162]  (2.77 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:56->owcpa.c:171) [169]  (1.35 ns)

 <State 26>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:56->owcpa.c:171) [169]  (0 ns)
	'getelementptr' operation ('r_coeffs_addr_15', poly.c:57->owcpa.c:171) [176]  (0 ns)
	'load' operation ('r_coeffs_load_9', poly.c:57->owcpa.c:171) on array 'r.coeffs', owcpa.c:137 [177]  (2.77 ns)

 <State 27>: 7.38ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_9', poly.c:57->owcpa.c:171) on array 'r.coeffs', owcpa.c:137 [177]  (2.77 ns)
	'sub' operation ('tmp_i2_44', poly.c:57->owcpa.c:171) [179]  (1.84 ns)
	'store' operation (poly.c:57->owcpa.c:171) of variable 'tmp_4_i1_cast', poly.c:57->owcpa.c:171 on array 'r.coeffs', owcpa.c:137 [182]  (2.77 ns)

 <State 28>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', owcpa.c:12->owcpa.c:184) [187]  (0 ns)
	'getelementptr' operation ('r_coeffs_addr_16', owcpa.c:14->owcpa.c:184) [195]  (0 ns)
	'load' operation ('r_coeffs_load_12', owcpa.c:14->owcpa.c:184) on array 'r.coeffs', owcpa.c:137 [196]  (2.77 ns)

 <State 29>: 5.36ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_12', owcpa.c:14->owcpa.c:184) on array 'r.coeffs', owcpa.c:137 [196]  (2.77 ns)
	'add' operation ('tmp_108_i_cast', owcpa.c:15->owcpa.c:184) [199]  (1.78 ns)
	'or' operation ('tmp_70', owcpa.c:16->owcpa.c:184) [207]  (0.806 ns)

 <State 30>: 6.57ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_11', owcpa.c:18->owcpa.c:184) on array 'r.coeffs', owcpa.c:137 [212]  (2.77 ns)
	'or' operation ('tmp_5_i1', owcpa.c:18->owcpa.c:184) [214]  (0 ns)
	'sub' operation ('tmp_i3_46', owcpa.c:19->owcpa.c:184) [217]  (3 ns)
	'or' operation ('fail', owcpa.c:184) [219]  (0.8 ns)

 <State 31>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:33->owcpa.c:186) [222]  (0 ns)
	'getelementptr' operation ('r_coeffs_addr_17', poly.c:34->owcpa.c:186) [229]  (0 ns)
	'load' operation ('r_coeffs_load_13', poly.c:34->owcpa.c:186) on array 'r.coeffs', owcpa.c:137 [230]  (2.77 ns)

 <State 32>: 6.34ns
The critical path consists of the following:
	'load' operation ('r_coeffs_load_13', poly.c:34->owcpa.c:186) on array 'r.coeffs', owcpa.c:137 [230]  (2.77 ns)
	'xor' operation ('tmp_7_i2_cast', poly.c:34->owcpa.c:186) [233]  (0.8 ns)
	'store' operation (poly.c:34->owcpa.c:186) of variable 'tmp_8_i2_cast', poly.c:34->owcpa.c:186 on array 'r.coeffs', owcpa.c:137 [235]  (2.77 ns)

 <State 33>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
