module ROM (                    //Instruction Memory
    input [16:0] addr,
    //input clock,
    output  [31:0] Inst
    );
    wire [14:0] address;
    
    (* ram_style="block" *)
    reg [31:0] ROM[32767:0];

    initial
        begin
           // $readmemh("inst.mem", ROM);
            // Inst <= 32'd15;
            // ROM[0] <= 32'b00000000010100000000000010010011; //9600
            // ROM[1] <= 32'b00000000010100000000000100010011; //9604
            // ROM[2] <= 32'b00000000001000001000010001100011; //9608
            // ROM[3] <= 32'b00000000000100001000000010110011; //9612
            // ROM[4] <= 32'b00000000000100001000000010110011; //9616
            // ROM[5] <= 32'b00000000101000000000000100010011; //9620
            // ROM[6] <= 32'b00000000001000001000011001100011; //9624
            // ROM[7] <= 32'b00000000000100000000000010010011; //9628
            // ROM[8] <= 32'b00000000000100000000000100010011; //9632
            // ROM[9] <= 32'b00000000001000001000000010110011; //9636
            // ROM[10] <= 32'b00000000001000001000000010110011;//9640

// ROM[0] <= 32'b00000000000100000000000010010011;
// ROM[1] <= 32'b00000000000100001000000010010011;
// ROM[2] <= 32'b11111110000000000000111011100011;

// ROM[0] <= 32'b00000000000100000000000010010011;
// ROM[1] <= 32'b00000000000000000000010001100011;
// ROM[2] <= 32'b00000000111100000000000010010011;
// ROM[3] <= 32'b00000000000100001000000010010011;
// ROM[4] <= 32'b11111110000000001000111011100011;
// ROM[5] <= 32'b00000000001000001000000010010011;
// ROM[6] <= 32'b01000000000000001000000010110011;
// ROM[7] <= 32'b00000000000000001010000010110011;
// ROM[8] <= 32'b11111110000100001000011011100011;

ROM[0] <= 32'b00000000000000000010011100110111;
ROM[0] <= 32'b00000000110000000000000010010011;
ROM[1] <= 32'b00000000001000000000000100010011;
ROM[2] <= 32'b01000000001000001000000010110011;
ROM[3] <= 32'b00000000000100010010000110110011;
ROM[4] <= 32'b00000000001100001110000010110011;
ROM[5] <= 32'b00000000010000001111000010010011;
ROM[6] <= 32'b00000000000000100100001110110111;
ROM[7] <= 32'b00000000000000101000010000110111;
ROM[8] <= 32'b00000000000000100101010010110111;
ROM[9] <= 32'b00000000000000100110010100110111;
ROM[10] <= 32'b00000000000100111010000000100011;
ROM[11] <= 32'b00000000000000000000011100010011;
ROM[12] <= 32'b00000000000001110000010001100011;
ROM[13] <= 32'b00000000111100000000000010010011;
ROM[14] <= 32'b00000000001001000010000000100011;
ROM[15] <= 32'b00000000001101001010000000100011;
ROM[16] <= 32'b00000000000000000000011100010011;
ROM[17] <= 32'b00000000000001110000010001100011;
ROM[18] <= 32'b00000000111100000000000010010011;
ROM[19] <= 32'b00000000000000111010000100000011;
ROM[20] <= 32'b00000000000001000010000110000011;
ROM[21] <= 32'b00000000000001001010000010000011;
ROM[22] <= 32'b00000000000000000000000001100011;




        end
    assign address = addr[16:2];
    
    // always @(posedge clock)
    //     begin
    //         Inst <= ROM[address];
    //     end
    assign Inst = ROM[address];
        
endmodule

// addi x2,x0,2  x2=2 x1=0
// addi x1,x0,0  x2=2 x1=0
// add x1,x1,x2  x2=2 x1=2
// add x1,x1,x2  x2=2 x1=4
// add x1,x1,x1  x2=2 x1=8
// add x1,x1,x2  x2=2 x1=10
// add x1,x1,x2  x2=2 x1=12
// add x1,x1,x2  x2=2 x1=14


// addi x1,x0,1023
// sw x1,0(x0)
// sw x1,10(x0)
// sw x1,30(x0)
// sw x1,20(x0)
// sw x1,40(x0)
// sw x1,50(x0)	
						
						
// module ROM ( //Instruction Memory
//     input [15:0] address,
//     input clock,
//     input IRWrite,
//     output reg [31:0] IR
//     );
    
//     (* ram_style="block" *)
//     reg [31:0] ROM[16383:0];

//     initial
//         begin
//             $readmemb("os.mem", ROM, 0, 16383);
//             IR <= 32'd15;
//         end
    
//     always @(posedge clock)
//         begin
//             if( IRWrite )
//                 IR <= ROM[address];
//         end
        
// endmodule

						
						


						
						
