{
    "code": "module TopModule (\n    input logic [3:0] in_vector,\n    input logic clk,\n    input logic reset,\n    output logic [3:0] out_both,\n    output logic [3:0] out_any,\n    output logic [3:0] out_different\n);\n\n    always @(*) begin\n        out_both = in_vector & 4'b1111; // Both bits are set\n        out_any = in_vector | 4'b0000;  // Any bit is set\n        out_different = {in_vector[3], in_vector[2], in_vector[1], in_vector[0]} ^ \n                        {in_vector[0], in_vector[1], in_vector[2], in_vector[3]}; // Different bits\n    end\n\n    always @(posedge clk) begin\n        if (reset) begin\n            out_both <= 4'b0000;\n            out_any <= 4'b0000;\n            out_different <= 4'b0000;\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "C"
    },
    "iterations_used": 3
}