

================================================================
== Vivado HLS Report for 'Loop_1_proc406'
================================================================
* Date:           Tue Dec  7 00:24:55 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.00 ns | 1.564 ns |   0.25 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     4705|     4705| 9.410 us | 9.410 us |  4705|  4705|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4704|     4704|         6|          -|          -|   784|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     541|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      0|      100|      18|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|     104|    -|
|Register             |        -|      -|      311|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|      411|     663|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-----+----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +------------------------------------+---------------------------------+---------+-------+-----+----+-----+
    |myproject_axi_fpext_32ns_64_2_1_U1  |myproject_axi_fpext_32ns_64_2_1  |        0|      0|  100|  18|    0|
    +------------------------------------+---------------------------------+---------+-------+-----+----+-----+
    |Total                               |                                 |        0|      0|  100|  18|    0|
    +------------------------------------+---------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |add_ln581_fu_201_p2       |     +    |      0|  0|   19|           4|          12|
    |i_fu_130_p2               |     +    |      0|  0|   17|          10|           1|
    |sub_ln461_fu_230_p2       |     -    |      0|  0|   61|           1|          54|
    |sub_ln575_fu_189_p2       |     -    |      0|  0|   19|          11|          12|
    |sub_ln581_fu_207_p2       |     -    |      0|  0|   19|           3|          12|
    |and_ln581_fu_313_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln582_fu_298_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln585_1_fu_330_p2     |    and   |      0|  0|    2|           1|           1|
    |and_ln585_fu_324_p2       |    and   |      0|  0|    2|           1|           1|
    |and_ln603_fu_347_p2       |    and   |      0|  0|    2|           1|           1|
    |ap_block_state2           |    and   |      0|  0|    2|           1|           1|
    |ashr_ln586_fu_389_p2      |   ashr   |      0|  0|  162|          54|          54|
    |icmp_ln23_fu_124_p2       |   icmp   |      0|  0|   13|          10|           9|
    |icmp_ln571_fu_184_p2      |   icmp   |      0|  0|   29|          63|           1|
    |icmp_ln581_fu_195_p2      |   icmp   |      0|  0|   13|          12|           3|
    |icmp_ln582_fu_213_p2      |   icmp   |      0|  0|   13|          12|           3|
    |icmp_ln585_fu_252_p2      |   icmp   |      0|  0|   13|          12|           6|
    |icmp_ln603_fu_268_p2      |   icmp   |      0|  0|   13|           9|           1|
    |ap_block_state1           |    or    |      0|  0|    2|           1|           1|
    |or_ln28_fu_145_p2         |    or    |      0|  0|    2|           1|           1|
    |or_ln581_fu_336_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln582_fu_303_p2        |    or    |      0|  0|    2|           1|           1|
    |or_ln603_1_fu_367_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln603_2_fu_373_p2      |    or    |      0|  0|    2|           1|           1|
    |or_ln603_fu_353_p2        |    or    |      0|  0|    2|           1|           1|
    |select_ln570_fu_236_p3    |  select  |      0|  0|   54|           1|          54|
    |select_ln581_fu_243_p3    |  select  |      0|  0|   12|           1|          12|
    |select_ln588_fu_285_p3    |  select  |      0|  0|    2|           1|           2|
    |select_ln603_1_fu_359_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln603_2_fu_410_p3  |  select  |      0|  0|    8|           1|           8|
    |select_ln603_fu_403_p3    |  select  |      0|  0|    8|           1|           8|
    |tmp_data_0_V_fu_416_p3    |  select  |      0|  0|    8|           1|           8|
    |shl_ln604_fu_398_p2       |    shl   |      0|  0|   16|           8|           8|
    |xor_ln571_fu_293_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln581_fu_341_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln582_fu_307_p2       |    xor   |      0|  0|    2|           1|           2|
    |xor_ln585_fu_318_p2       |    xor   |      0|  0|    2|           1|           2|
    +--------------------------+----------+-------+---+-----+------------+------------+
    |Total                     |          |      0|  0|  541|         233|         297|
    +--------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  41|          8|    1|          8|
    |ap_done                    |   9|          2|    1|          2|
    |ap_return                  |   9|          2|    1|          2|
    |i_0_i_reg_110              |   9|          2|   10|         20|
    |in_local_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |in_r_TDATA_blk_n           |   9|          2|    1|          2|
    |is_last_0_i_out_0_reg_99   |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 104|         22|   17|         40|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln581_reg_475         |  12|   0|   12|          0|
    |and_ln603_reg_507         |   1|   0|    1|          0|
    |ap_CS_fsm                 |   7|   0|    7|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_return_preg            |   1|   0|    1|          0|
    |i_0_i_reg_110             |  10|   0|   10|          0|
    |i_reg_426                 |  10|   0|   10|          0|
    |icmp_ln571_reg_462        |   1|   0|    1|          0|
    |icmp_ln581_reg_468        |   1|   0|    1|          0|
    |icmp_ln582_reg_485        |   1|   0|    1|          0|
    |in_data_tmp_reg_431       |  32|   0|   32|          0|
    |is_last_0_i_out_0_reg_99  |   1|   0|    1|          0|
    |or_ln28_reg_437           |   1|   0|    1|          0|
    |or_ln603_2_reg_522        |   1|   0|    1|          0|
    |or_ln603_reg_512          |   1|   0|    1|          0|
    |p_Result_i_reg_452        |  11|   0|   11|          0|
    |select_ln570_reg_491      |  54|   0|   54|          0|
    |select_ln581_reg_496      |  12|   0|   12|          0|
    |select_ln603_1_reg_517    |   8|   0|    8|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |sub_ln581_reg_480         |  12|   0|   12|          0|
    |tmp_2011_reg_447          |   1|   0|    1|          0|
    |tmp_data_0_V_reg_527      |   8|   0|    8|          0|
    |trunc_ln557_reg_442       |  63|   0|   63|          0|
    |trunc_ln565_reg_457       |  52|   0|   52|          0|
    |trunc_ln583_reg_502       |   8|   0|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 311|   0|  311|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |    Loop_1_proc406   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |    Loop_1_proc406   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |    Loop_1_proc406   | return value |
|start_full_n                |  in |    1| ap_ctrl_hs |    Loop_1_proc406   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |    Loop_1_proc406   | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |    Loop_1_proc406   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |    Loop_1_proc406   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |    Loop_1_proc406   | return value |
|start_out                   | out |    1| ap_ctrl_hs |    Loop_1_proc406   | return value |
|start_write                 | out |    1| ap_ctrl_hs |    Loop_1_proc406   | return value |
|ap_return                   | out |    1| ap_ctrl_hs |    Loop_1_proc406   | return value |
|in_r_TLAST                  |  in |    1|    axis    |      in_last_V      |    pointer   |
|in_r_TVALID                 |  in |    1|    axis    |       in_data       |    pointer   |
|in_r_TREADY                 | out |    1|    axis    |       in_data       |    pointer   |
|in_r_TDATA                  |  in |   32|    axis    |       in_data       |    pointer   |
|in_local_V_data_0_V_din     | out |    8|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_0_V_full_n  |  in |    1|   ap_fifo  | in_local_V_data_0_V |    pointer   |
|in_local_V_data_0_V_write   | out |    1|   ap_fifo  | in_local_V_data_0_V |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_last_V, float* %in_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.60ns)   --->   "br label %0"   --->   Operation 10 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.54>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%is_last_0_i_out_0 = phi i1 [ false, %newFuncRoot ], [ %or_ln28, %_ifconv ]" [firmware/myproject_axi.cpp:28]   --->   Operation 11 'phi' 'is_last_0_i_out_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0_i = phi i10 [ 0, %newFuncRoot ], [ %i, %_ifconv ]"   --->   Operation 12 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.60ns)   --->   "%icmp_ln23 = icmp eq i10 %i_0_i, -240" [firmware/myproject_axi.cpp:23]   --->   Operation 13 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.72ns)   --->   "%i = add i10 %i_0_i, 1" [firmware/myproject_axi.cpp:23]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %myproject_axi_.exit.exitStub, label %_ifconv" [firmware/myproject_axi.cpp:23]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_406 = call { i1, float } @_ssdm_op_Read.axis.volatile.i1P.floatP(i1* %in_last_V, float* %in_data)" [firmware/myproject_axi.cpp:28]   --->   Operation 17 'read' 'empty_406' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln28)   --->   "%in_last_V_tmp = extractvalue { i1, float } %empty_406, 0" [firmware/myproject_axi.cpp:28]   --->   Operation 18 'extractvalue' 'in_last_V_tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { i1, float } %empty_406, 1" [firmware/myproject_axi.cpp:28]   --->   Operation 19 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.54ns)   --->   "%d_assign_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27]   --->   Operation 20 'fpext' 'd_assign_i' <Predicate = (!icmp_ln23)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln28 = or i1 %in_last_V_tmp, %is_last_0_i_out_0" [firmware/myproject_axi.cpp:28]   --->   Operation 21 'or' 'or_ln28' <Predicate = (!icmp_ln23)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret i1 %is_last_0_i_out_0" [firmware/myproject_axi.cpp:28]   --->   Operation 22 'ret' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 23 [1/2] (1.54ns)   --->   "%d_assign_i = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27]   --->   Operation 23 'fpext' 'd_assign_i' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln696 = bitcast double %d_assign_i to i64" [firmware/myproject_axi.cpp:27]   --->   Operation 24 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln557 = trunc i64 %bitcast_ln696 to i63" [firmware/myproject_axi.cpp:27]   --->   Operation 25 'trunc' 'trunc_ln557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2011 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %bitcast_ln696, i32 63)" [firmware/myproject_axi.cpp:27]   --->   Operation 26 'bitselect' 'tmp_2011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%p_Result_i = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln696, i32 52, i32 62)" [firmware/myproject_axi.cpp:27]   --->   Operation 27 'partselect' 'p_Result_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %bitcast_ln696 to i52" [firmware/myproject_axi.cpp:27]   --->   Operation 28 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.49>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %p_Result_i to i12" [firmware/myproject_axi.cpp:27]   --->   Operation 29 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.05ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln557, 0" [firmware/myproject_axi.cpp:27]   --->   Operation 30 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.74ns)   --->   "%sub_ln575 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:27]   --->   Operation 31 'sub' 'sub_ln575' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.62ns)   --->   "%icmp_ln581 = icmp sgt i12 %sub_ln575, 5" [firmware/myproject_axi.cpp:27]   --->   Operation 32 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.74ns)   --->   "%add_ln581 = add i12 -5, %sub_ln575" [firmware/myproject_axi.cpp:27]   --->   Operation 33 'add' 'add_ln581' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.74ns)   --->   "%sub_ln581 = sub i12 5, %sub_ln575" [firmware/myproject_axi.cpp:27]   --->   Operation 34 'sub' 'sub_ln581' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.62ns)   --->   "%icmp_ln582 = icmp eq i12 %sub_ln575, 5" [firmware/myproject_axi.cpp:27]   --->   Operation 35 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.56>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:27]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %tmp to i54" [firmware/myproject_axi.cpp:27]   --->   Operation 37 'zext' 'zext_ln569' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.99ns)   --->   "%sub_ln461 = sub i54 0, %zext_ln569" [firmware/myproject_axi.cpp:27]   --->   Operation 38 'sub' 'sub_ln461' <Predicate = (tmp_2011)> <Delay = 0.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.26ns)   --->   "%select_ln570 = select i1 %tmp_2011, i54 %sub_ln461, i54 %zext_ln569" [firmware/myproject_axi.cpp:27]   --->   Operation 39 'select' 'select_ln570' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.29ns)   --->   "%select_ln581 = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:27]   --->   Operation 40 'select' 'select_ln581' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %select_ln570 to i8" [firmware/myproject_axi.cpp:27]   --->   Operation 41 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.62ns)   --->   "%icmp_ln585 = icmp ult i12 %select_ln581, 54" [firmware/myproject_axi.cpp:27]   --->   Operation 42 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2012 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %select_ln581, i32 3, i32 11)" [firmware/myproject_axi.cpp:27]   --->   Operation 43 'partselect' 'tmp_2012' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.59ns)   --->   "%icmp_ln603 = icmp eq i9 %tmp_2012, 0" [firmware/myproject_axi.cpp:27]   --->   Operation 44 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696_1 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:27]   --->   Operation 45 'bitcast' 'bitcast_ln696_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_2013 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696_1, i32 31)" [firmware/myproject_axi.cpp:27]   --->   Operation 46 'bitselect' 'tmp_2013' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_2013, i8 -1, i8 0" [firmware/myproject_axi.cpp:27]   --->   Operation 47 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:27]   --->   Operation 48 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:27]   --->   Operation 49 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.12ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:27]   --->   Operation 50 'or' 'or_ln582' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:27]   --->   Operation 51 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:27]   --->   Operation 52 'and' 'and_ln581' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:27]   --->   Operation 53 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:27]   --->   Operation 54 'and' 'and_ln585' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:27]   --->   Operation 55 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:27]   --->   Operation 56 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:27]   --->   Operation 57 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:27]   --->   Operation 58 'and' 'and_ln603' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:27]   --->   Operation 59 'or' 'or_ln603' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i8 %select_ln588, i8 %trunc_ln583" [firmware/myproject_axi.cpp:27]   --->   Operation 60 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:27]   --->   Operation 61 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:27]   --->   Operation 62 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.42>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581 = sext i12 %select_ln581 to i32" [firmware/myproject_axi.cpp:27]   --->   Operation 63 'sext' 'sext_ln581' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln581 = trunc i12 %select_ln581 to i8" [firmware/myproject_axi.cpp:27]   --->   Operation 64 'trunc' 'trunc_ln581' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [firmware/myproject_axi.cpp:27]   --->   Operation 65 'zext' 'zext_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %select_ln570, %zext_ln586" [firmware/myproject_axi.cpp:27]   --->   Operation 66 'ashr' 'ashr_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i8" [firmware/myproject_axi.cpp:27]   --->   Operation 67 'trunc' 'trunc_ln586' <Predicate = (!and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i8 %trunc_ln583, %trunc_ln581" [firmware/myproject_axi.cpp:27]   --->   Operation 68 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i8 %shl_ln604, i8 %trunc_ln586" [firmware/myproject_axi.cpp:27]   --->   Operation 69 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_2)> <Delay = 1.12> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_0_V)   --->   "%select_ln603_2 = select i1 %or_ln603, i8 %select_ln603, i8 %select_ln603_1" [firmware/myproject_axi.cpp:27]   --->   Operation 70 'select' 'select_ln603_2' <Predicate = (or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.30ns) (out node of the LUT)   --->   "%tmp_data_0_V = select i1 %or_ln603_2, i8 %select_ln603_2, i8 0" [firmware/myproject_axi.cpp:27]   --->   Operation 71 'select' 'tmp_data_0_V' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.87>
ST_7 : Operation 72 [1/1] (0.87ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %in_local_V_data_0_V, i8 %tmp_data_0_V)" [firmware/myproject_axi.cpp:30]   --->   Operation 72 'write' <Predicate = true> <Delay = 0.87> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:23]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
br_ln0            (br               ) [ 01111111]
is_last_0_i_out_0 (phi              ) [ 00100000]
i_0_i             (phi              ) [ 00100000]
icmp_ln23         (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
i                 (add              ) [ 01111111]
br_ln23           (br               ) [ 00000000]
empty_406         (read             ) [ 00000000]
in_last_V_tmp     (extractvalue     ) [ 00000000]
in_data_tmp       (extractvalue     ) [ 00011100]
or_ln28           (or               ) [ 01111111]
ret_ln28          (ret              ) [ 00000000]
d_assign_i        (fpext            ) [ 00000000]
bitcast_ln696     (bitcast          ) [ 00000000]
trunc_ln557       (trunc            ) [ 00001000]
tmp_2011          (bitselect        ) [ 00001100]
p_Result_i        (partselect       ) [ 00001000]
trunc_ln565       (trunc            ) [ 00001100]
zext_ln461        (zext             ) [ 00000000]
icmp_ln571        (icmp             ) [ 00000100]
sub_ln575         (sub              ) [ 00000000]
icmp_ln581        (icmp             ) [ 00000100]
add_ln581         (add              ) [ 00000100]
sub_ln581         (sub              ) [ 00000100]
icmp_ln582        (icmp             ) [ 00000100]
tmp               (bitconcatenate   ) [ 00000000]
zext_ln569        (zext             ) [ 00000000]
sub_ln461         (sub              ) [ 00000000]
select_ln570      (select           ) [ 00000010]
select_ln581      (select           ) [ 00000010]
trunc_ln583       (trunc            ) [ 00000010]
icmp_ln585        (icmp             ) [ 00000000]
tmp_2012          (partselect       ) [ 00000000]
icmp_ln603        (icmp             ) [ 00000000]
bitcast_ln696_1   (bitcast          ) [ 00000000]
tmp_2013          (bitselect        ) [ 00000000]
select_ln588      (select           ) [ 00000000]
xor_ln571         (xor              ) [ 00000000]
and_ln582         (and              ) [ 00000000]
or_ln582          (or               ) [ 00000000]
xor_ln582         (xor              ) [ 00000000]
and_ln581         (and              ) [ 00000000]
xor_ln585         (xor              ) [ 00000000]
and_ln585         (and              ) [ 00000000]
and_ln585_1       (and              ) [ 00000000]
or_ln581          (or               ) [ 00000000]
xor_ln581         (xor              ) [ 00000000]
and_ln603         (and              ) [ 00000010]
or_ln603          (or               ) [ 00000010]
select_ln603_1    (select           ) [ 00000010]
or_ln603_1        (or               ) [ 00000000]
or_ln603_2        (or               ) [ 00000010]
sext_ln581        (sext             ) [ 00000000]
trunc_ln581       (trunc            ) [ 00000000]
zext_ln586        (zext             ) [ 00000000]
ashr_ln586        (ashr             ) [ 00000000]
trunc_ln586       (trunc            ) [ 00000000]
shl_ln604         (shl              ) [ 00000000]
select_ln603      (select           ) [ 00000000]
select_ln603_2    (select           ) [ 00000000]
tmp_data_0_V      (select           ) [ 00000001]
write_ln30        (write            ) [ 00000000]
br_ln23           (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_last_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_local_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="empty_406_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="33" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_406/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln30_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="1"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln30/7 "/>
</bind>
</comp>

<comp id="99" class="1005" name="is_last_0_i_out_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="is_last_0_i_out_0 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="is_last_0_i_out_0_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="is_last_0_i_out_0/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_0_i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="10" slack="1"/>
<pin id="112" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_0_i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="10" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign_i/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln23_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="10" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in_last_V_tmp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="33" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_last_V_tmp/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="in_data_tmp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="33" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_tmp/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="or_ln28_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="bitcast_ln696_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln557_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln557/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_2011_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2011/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_Result_i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="0" index="3" bw="7" slack="0"/>
<pin id="172" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln565_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="64" slack="0"/>
<pin id="179" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln461_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="11" slack="1"/>
<pin id="183" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln571_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="63" slack="1"/>
<pin id="186" dir="0" index="1" bw="63" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sub_ln575_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="0" index="1" bw="11" slack="0"/>
<pin id="192" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln575/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln581_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="12" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln581_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="12" slack="0"/>
<pin id="204" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sub_ln581_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="12" slack="0"/>
<pin id="210" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln582_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="12" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="53" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="52" slack="2"/>
<pin id="223" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln569_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="53" slack="0"/>
<pin id="228" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln569/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sub_ln461_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="53" slack="0"/>
<pin id="233" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln570_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="2"/>
<pin id="238" dir="0" index="1" bw="54" slack="0"/>
<pin id="239" dir="0" index="2" bw="54" slack="0"/>
<pin id="240" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln570/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln581_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="12" slack="1"/>
<pin id="246" dir="0" index="2" bw="12" slack="1"/>
<pin id="247" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln581/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln583_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="54" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln585_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="0"/>
<pin id="254" dir="0" index="1" bw="12" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_2012_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="0" index="1" bw="12" slack="0"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="0" index="3" bw="5" slack="0"/>
<pin id="263" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2012/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln603_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="0" index="1" bw="9" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bitcast_ln696_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="3"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696_1/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_2013_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2013/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln588_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="xor_ln571_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="and_ln582_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="or_ln582_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="1" slack="1"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln582_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="and_ln581_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="xor_ln585_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="and_ln585_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="and_ln585_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_1/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="or_ln581_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="1"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="xor_ln581_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="and_ln603_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="or_ln603_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln603_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="0" index="2" bw="8" slack="0"/>
<pin id="363" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_1/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="or_ln603_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_1/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln603_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_2/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sext_ln581_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="12" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln581_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln581/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln586_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="12" slack="0"/>
<pin id="387" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="ashr_ln586_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="54" slack="1"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln586_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="54" slack="0"/>
<pin id="396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="shl_ln604_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln603_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="0" index="2" bw="8" slack="0"/>
<pin id="407" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln603_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="8" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="1"/>
<pin id="414" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_2/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_data_0_V_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V/6 "/>
</bind>
</comp>

<comp id="426" class="1005" name="i_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="431" class="1005" name="in_data_tmp_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_data_tmp "/>
</bind>
</comp>

<comp id="437" class="1005" name="or_ln28_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="or_ln28 "/>
</bind>
</comp>

<comp id="442" class="1005" name="trunc_ln557_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="63" slack="1"/>
<pin id="444" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln557 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_2011_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="2"/>
<pin id="449" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2011 "/>
</bind>
</comp>

<comp id="452" class="1005" name="p_Result_i_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="1"/>
<pin id="454" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i "/>
</bind>
</comp>

<comp id="457" class="1005" name="trunc_ln565_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="52" slack="2"/>
<pin id="459" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln565 "/>
</bind>
</comp>

<comp id="462" class="1005" name="icmp_ln571_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="468" class="1005" name="icmp_ln581_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="475" class="1005" name="add_ln581_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="12" slack="1"/>
<pin id="477" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln581 "/>
</bind>
</comp>

<comp id="480" class="1005" name="sub_ln581_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="12" slack="1"/>
<pin id="482" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln581 "/>
</bind>
</comp>

<comp id="485" class="1005" name="icmp_ln582_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="491" class="1005" name="select_ln570_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="54" slack="1"/>
<pin id="493" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="select_ln570 "/>
</bind>
</comp>

<comp id="496" class="1005" name="select_ln581_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="1"/>
<pin id="498" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln581 "/>
</bind>
</comp>

<comp id="502" class="1005" name="trunc_ln583_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="1"/>
<pin id="504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="507" class="1005" name="and_ln603_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln603 "/>
</bind>
</comp>

<comp id="512" class="1005" name="or_ln603_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603 "/>
</bind>
</comp>

<comp id="517" class="1005" name="select_ln603_1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="1"/>
<pin id="519" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="or_ln603_2_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603_2 "/>
</bind>
</comp>

<comp id="527" class="1005" name="tmp_data_0_V_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="1"/>
<pin id="529" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="82" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="128"><net_src comp="114" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="114" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="84" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="84" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="103" pin="4"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="121" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="151" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="151" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="48" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="180"><net_src comp="151" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="52" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="54" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="56" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="189" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="54" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="189" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="189" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="54" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="60" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="226" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="251"><net_src comp="236" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="243" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="64" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="243" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="70" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="272"><net_src comp="258" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="72" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="282"><net_src comp="74" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="76" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="290"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="78" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="80" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="311"><net_src comp="303" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="252" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="313" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="313" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="252" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="303" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="60" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="268" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="330" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="324" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="285" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="248" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="324" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="298" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="353" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="388"><net_src comp="379" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="382" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="394" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="410" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="80" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="130" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="434"><net_src comp="140" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="440"><net_src comp="145" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="445"><net_src comp="155" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="450"><net_src comp="159" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="455"><net_src comp="167" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="460"><net_src comp="177" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="465"><net_src comp="184" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="471"><net_src comp="195" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="478"><net_src comp="201" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="483"><net_src comp="207" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="488"><net_src comp="213" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="494"><net_src comp="236" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="499"><net_src comp="243" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="505"><net_src comp="248" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="510"><net_src comp="347" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="515"><net_src comp="353" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="520"><net_src comp="359" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="525"><net_src comp="373" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="530"><net_src comp="416" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="92" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_last_V | {}
	Port: in_local_V_data_0_V | {7 }
	Port: in_data | {}
 - Input state : 
	Port: Loop_1_proc406 : in_last_V | {2 }
	Port: Loop_1_proc406 : in_data | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i : 1
		br_ln23 : 2
		d_assign_i : 1
		or_ln28 : 1
		ret_ln28 : 1
	State 3
		bitcast_ln696 : 1
		trunc_ln557 : 2
		tmp_2011 : 2
		p_Result_i : 2
		trunc_ln565 : 2
	State 4
		sub_ln575 : 1
		icmp_ln581 : 2
		add_ln581 : 2
		sub_ln581 : 2
		icmp_ln582 : 2
	State 5
		zext_ln569 : 1
		sub_ln461 : 2
		select_ln570 : 3
		trunc_ln583 : 4
		icmp_ln585 : 1
		tmp_2012 : 1
		icmp_ln603 : 2
		tmp_2013 : 1
		select_ln588 : 2
		xor_ln585 : 2
		select_ln603_1 : 5
	State 6
		zext_ln586 : 1
		ashr_ln586 : 2
		trunc_ln586 : 3
		shl_ln604 : 1
		select_ln603 : 4
		select_ln603_2 : 5
		tmp_data_0_V : 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   ashr   |    ashr_ln586_fu_389   |    0    |    0    |   162   |
|----------|------------------------|---------|---------|---------|
|   fpext  |       grp_fu_121       |    0    |   100   |    18   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln570_fu_236  |    0    |    0    |    54   |
|          |   select_ln581_fu_243  |    0    |    0    |    12   |
|          |   select_ln588_fu_285  |    0    |    0    |    8    |
|  select  |  select_ln603_1_fu_359 |    0    |    0    |    8    |
|          |   select_ln603_fu_403  |    0    |    0    |    8    |
|          |  select_ln603_2_fu_410 |    0    |    0    |    8    |
|          |   tmp_data_0_V_fu_416  |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |    sub_ln575_fu_189    |    0    |    0    |    19   |
|    sub   |    sub_ln581_fu_207    |    0    |    0    |    19   |
|          |    sub_ln461_fu_230    |    0    |    0    |    60   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln23_fu_124    |    0    |    0    |    13   |
|          |    icmp_ln571_fu_184   |    0    |    0    |    29   |
|   icmp   |    icmp_ln581_fu_195   |    0    |    0    |    13   |
|          |    icmp_ln582_fu_213   |    0    |    0    |    13   |
|          |    icmp_ln585_fu_252   |    0    |    0    |    13   |
|          |    icmp_ln603_fu_268   |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|    add   |        i_fu_130        |    0    |    0    |    17   |
|          |    add_ln581_fu_201    |    0    |    0    |    19   |
|----------|------------------------|---------|---------|---------|
|    shl   |    shl_ln604_fu_398    |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |     or_ln28_fu_145     |    0    |    0    |    2    |
|          |     or_ln582_fu_303    |    0    |    0    |    2    |
|    or    |     or_ln581_fu_336    |    0    |    0    |    2    |
|          |     or_ln603_fu_353    |    0    |    0    |    2    |
|          |    or_ln603_1_fu_367   |    0    |    0    |    2    |
|          |    or_ln603_2_fu_373   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    and_ln582_fu_298    |    0    |    0    |    2    |
|          |    and_ln581_fu_313    |    0    |    0    |    2    |
|    and   |    and_ln585_fu_324    |    0    |    0    |    2    |
|          |   and_ln585_1_fu_330   |    0    |    0    |    2    |
|          |    and_ln603_fu_347    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln571_fu_293    |    0    |    0    |    2    |
|    xor   |    xor_ln582_fu_307    |    0    |    0    |    2    |
|          |    xor_ln585_fu_318    |    0    |    0    |    2    |
|          |    xor_ln581_fu_341    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   read   |  empty_406_read_fu_84  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln30_write_fu_92 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|extractvalue|  in_last_V_tmp_fu_136  |    0    |    0    |    0    |
|          |   in_data_tmp_fu_140   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln557_fu_155   |    0    |    0    |    0    |
|          |   trunc_ln565_fu_177   |    0    |    0    |    0    |
|   trunc  |   trunc_ln583_fu_248   |    0    |    0    |    0    |
|          |   trunc_ln581_fu_382   |    0    |    0    |    0    |
|          |   trunc_ln586_fu_394   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|     tmp_2011_fu_159    |    0    |    0    |    0    |
|          |     tmp_2013_fu_277    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|    p_Result_i_fu_167   |    0    |    0    |    0    |
|          |     tmp_2012_fu_258    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln461_fu_181   |    0    |    0    |    0    |
|   zext   |    zext_ln569_fu_226   |    0    |    0    |    0    |
|          |    zext_ln586_fu_385   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|       tmp_fu_219       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln581_fu_379   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |   100   |   560   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln581_reg_475   |   12   |
|    and_ln603_reg_507   |    1   |
|      i_0_i_reg_110     |   10   |
|        i_reg_426       |   10   |
|   icmp_ln571_reg_462   |    1   |
|   icmp_ln581_reg_468   |    1   |
|   icmp_ln582_reg_485   |    1   |
|   in_data_tmp_reg_431  |   32   |
|is_last_0_i_out_0_reg_99|    1   |
|     or_ln28_reg_437    |    1   |
|   or_ln603_2_reg_522   |    1   |
|    or_ln603_reg_512    |    1   |
|   p_Result_i_reg_452   |   11   |
|  select_ln570_reg_491  |   54   |
|  select_ln581_reg_496  |   12   |
| select_ln603_1_reg_517 |    8   |
|    sub_ln581_reg_480   |   12   |
|    tmp_2011_reg_447    |    1   |
|  tmp_data_0_V_reg_527  |    8   |
|   trunc_ln557_reg_442  |   63   |
|   trunc_ln565_reg_457  |   52   |
|   trunc_ln583_reg_502  |    8   |
+------------------------+--------+
|          Total         |   301  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_121 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.603  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   100  |   560  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   301  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   401  |   569  |
+-----------+--------+--------+--------+--------+
