Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May 31 14:53:57 2024
| Host         : DESKTOP-F4VS2SM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file average_control_sets_placed.rpt
| Design       : average
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   142 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           12 |
| No           | No                    | Yes                    |              93 |           25 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               8 |            8 |
| Yes          | Yes                   | No                     |             128 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------+-----------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |  Enable Signal  |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-----------------+-----------------------------------------+------------------+----------------+--------------+
|  Filter/average_reg[1]_LDC_i_1_n_0 |                 | Filter/average_reg[1]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  Filter/average_reg[4]_LDC_i_1_n_0 |                 | Filter/average_reg[4]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  Filter/average_reg[5]_LDC_i_1_n_0 |                 | Filter/average_reg[5]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  Filter/average_reg[0]_LDC_i_1_n_0 |                 | Filter/average_reg[0]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  Filter/average_reg[2]_LDC_i_1_n_0 |                 | Filter/average_reg[2]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  Filter/average_reg[6]_LDC_i_1_n_0 |                 | Filter/average_reg[6]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  Filter/average_reg[3]_LDC_i_1_n_0 |                 | Filter/average_reg[3]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  Filter/average_reg[7]_LDC_i_1_n_0 |                 | Filter/average_reg[7]_LDC_i_2_n_0       |                1 |              1 |         1.00 |
|  number_array_reg[0][7]_i_1_n_0    | Filter/average0 | Filter/average_reg[1]_LDC_i_1_n_0       |                1 |              1 |         1.00 |
|  number_array_reg[0][7]_i_1_n_0    | Filter/average0 | Filter/average_reg[4]_LDC_i_1_n_0       |                1 |              1 |         1.00 |
|  number_array_reg[0][7]_i_1_n_0    | Filter/average0 | Filter/average_reg[5]_LDC_i_1_n_0       |                1 |              1 |         1.00 |
|  number_array_reg[0][7]_i_1_n_0    | Filter/average0 | Filter/average_reg[0]_LDC_i_1_n_0       |                1 |              1 |         1.00 |
|  number_array_reg[0][7]_i_1_n_0    | Filter/average0 | Filter/average_reg[2]_LDC_i_1_n_0       |                1 |              1 |         1.00 |
|  number_array_reg[0][7]_i_1_n_0    | Filter/average0 | Filter/average_reg[6]_LDC_i_1_n_0       |                1 |              1 |         1.00 |
|  number_array_reg[0][7]_i_1_n_0    | Filter/average0 | Filter/average_reg[3]_LDC_i_1_n_0       |                1 |              1 |         1.00 |
|  number_array_reg[0][7]_i_1_n_0    | Filter/average0 | Filter/average_reg[7]_LDC_i_1_n_0       |                1 |              1 |         1.00 |
|  Displayer/CLKDiv/CLK              |                 |                                         |                1 |              4 |         4.00 |
|  DG/FrDiv/CLK                      |                 |                                         |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG                     |                 | Displayer/CLKDiv/DIV.counter[0]_i_2_n_0 |                5 |             19 |         3.80 |
|  CLK_IBUF_BUFG                     |                 | RST_IBUF                                |                6 |             20 |         3.33 |
|  CLK_IBUF_BUFG                     |                 | DG/FrDiv/clear                          |                7 |             27 |         3.86 |
|  CLK_IBUF_BUFG                     |                 | FDiv/DIV.counter[0]_i_2__1_n_0          |                7 |             27 |         3.86 |
|  CLK_IBUF_BUFG                     |                 |                                         |                8 |             32 |         4.00 |
|  number_array_reg[0][7]_i_1_n_0    | Filter/neqOp__1 | Filter/average0                         |               30 |            128 |         4.27 |
+------------------------------------+-----------------+-----------------------------------------+------------------+----------------+--------------+


