$date
	Wed Oct 15 11:09:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_agtb_n $end
$var wire 1 ! AGTBO $end
$var wire 1 " AEQBO $end
$var reg 4 # A [3:0] $end
$var reg 1 $ AEQBI $end
$var reg 1 % AGTBI $end
$var reg 4 & B [3:0] $end
$var reg 1 ' esperado_AEQBO $end
$var reg 1 ( esperado_AGTBO $end
$scope module comp $end
$var wire 4 ) A [3:0] $end
$var wire 1 $ AEQBI $end
$var wire 1 % AGTBI $end
$var wire 4 * B [3:0] $end
$var wire 4 + m_int [3:0] $end
$var wire 4 , e_int [3:0] $end
$var wire 1 ! AGTBO $end
$var wire 1 " AEQBO $end
$var parameter 32 - N $end
$scope begin genblk1[0] $end
$var parameter 2 . i $end
$scope module comp $end
$var wire 1 / A $end
$var wire 1 0 AEQBI $end
$var wire 1 1 AEQBO $end
$var wire 1 2 AGTBI $end
$var wire 1 3 AGTBO $end
$var wire 1 4 B $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 5 i $end
$scope module comp $end
$var wire 1 6 A $end
$var wire 1 7 AEQBI $end
$var wire 1 8 AEQBO $end
$var wire 1 9 AGTBI $end
$var wire 1 : AGTBO $end
$var wire 1 ; B $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 < i $end
$scope module comp $end
$var wire 1 = A $end
$var wire 1 > AEQBI $end
$var wire 1 ? AEQBO $end
$var wire 1 @ AGTBI $end
$var wire 1 A AGTBO $end
$var wire 1 B B $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 C i $end
$scope module comp $end
$var wire 1 D A $end
$var wire 1 E AEQBI $end
$var wire 1 F AEQBO $end
$var wire 1 G AGTBI $end
$var wire 1 H AGTBO $end
$var wire 1 I B $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 C
b10 <
b1 5
b0 .
b100 -
$end
#0
$dumpvars
0I
0H
0G
1F
1E
0D
0B
0A
0@
1?
1>
0=
0;
0:
09
18
17
06
04
03
02
11
10
0/
b1111 ,
b0 +
b0 *
b0 )
0(
1'
b0 &
0%
1$
b0 #
1"
0!
$end
#1000
