{
  "Top": "dft",
  "RtlTop": "dft",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xqzu5ev",
    "Package": "-ffrb900",
    "Speed": "-1-i"
  },
  "HlsSolution": {
    "DirectiveTcl": ["set_directive_pipeline dft\/dft_label0 "],
    "DirectiveInfo": ["pipeline dft\/dft_label0 {} {}"]
  },
  "Args": {
    "sample_real": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["256"],
        "multiInterfaceRef": [
          "sample_real_address0",
          "sample_real_d0",
          "sample_real_q0"
        ]
      }
    },
    "sample_imag": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "float",
        "dataWidth": "32",
        "arraySizes": ["256"],
        "multiInterfaceRef": [
          "sample_imag_address0",
          "sample_imag_d0",
          "sample_imag_q0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "341250",
    "Uncertainty": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dft",
    "Version": "1.0",
    "DisplayName": "Dft",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/dft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dft_dmul_64ns_64nncg.vhd",
      "impl\/vhdl\/dft_faddfsub_32nsibs.vhd",
      "impl\/vhdl\/dft_fmul_32ns_32njbC.vhd",
      "impl\/vhdl\/dft_fpext_32ns_64mb6.vhd",
      "impl\/vhdl\/dft_fptrunc_64ns_lbW.vhd",
      "impl\/vhdl\/dft_mul_170ns_53nhbi.vhd",
      "impl\/vhdl\/dft_mux_83_1_1_1.vhd",
      "impl\/vhdl\/dft_mux_164_1_1_1.vhd",
      "impl\/vhdl\/dft_sitodp_32ns_6ocq.vhd",
      "impl\/vhdl\/dft_sitofp_32ns_3kbM.vhd",
      "impl\/vhdl\/dft_temp_real.vhd",
      "impl\/vhdl\/sin_or_cos_double_s.vhd",
      "impl\/vhdl\/sin_or_cos_doublebkb.vhd",
      "impl\/vhdl\/sin_or_cos_doublecud.vhd",
      "impl\/vhdl\/sin_or_cos_doubledEe.vhd",
      "impl\/vhdl\/sin_or_cos_doubleeOg.vhd",
      "impl\/vhdl\/sin_or_cos_doublefYi.vhd",
      "impl\/vhdl\/sin_or_cos_doubleg8j.vhd",
      "impl\/vhdl\/dft.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dft_dmul_64ns_64nncg.v",
      "impl\/verilog\/dft_faddfsub_32nsibs.v",
      "impl\/verilog\/dft_fmul_32ns_32njbC.v",
      "impl\/verilog\/dft_fpext_32ns_64mb6.v",
      "impl\/verilog\/dft_fptrunc_64ns_lbW.v",
      "impl\/verilog\/dft_mul_170ns_53nhbi.v",
      "impl\/verilog\/dft_mux_83_1_1_1.v",
      "impl\/verilog\/dft_mux_164_1_1_1.v",
      "impl\/verilog\/dft_sitodp_32ns_6ocq.v",
      "impl\/verilog\/dft_sitofp_32ns_3kbM.v",
      "impl\/verilog\/dft_temp_real.v",
      "impl\/verilog\/sin_or_cos_double_s.v",
      "impl\/verilog\/sin_or_cos_doublebkb.v",
      "impl\/verilog\/sin_or_cos_doublebkb_rom.dat",
      "impl\/verilog\/sin_or_cos_doublecud.v",
      "impl\/verilog\/sin_or_cos_doublecud_rom.dat",
      "impl\/verilog\/sin_or_cos_doubledEe.v",
      "impl\/verilog\/sin_or_cos_doubledEe_rom.dat",
      "impl\/verilog\/sin_or_cos_doubleeOg.v",
      "impl\/verilog\/sin_or_cos_doubleeOg_rom.dat",
      "impl\/verilog\/sin_or_cos_doublefYi.v",
      "impl\/verilog\/sin_or_cos_doublefYi_rom.dat",
      "impl\/verilog\/sin_or_cos_doubleg8j.v",
      "impl\/verilog\/sin_or_cos_doubleg8j_rom.dat",
      "impl\/verilog\/dft.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/dft_ap_dmul_4_max_dsp_64_ip.tcl",
      "impl\/misc\/dft_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/dft_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/dft_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/dft_ap_fptrunc_0_no_dsp_64_ip.tcl",
      "impl\/misc\/dft_ap_sitodp_3_no_dsp_32_ip.tcl",
      "impl\/misc\/dft_ap_sitofp_2_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "C:\/COMP4601\/ch4\/dft_proj\/solution2\/.autopilot\/db\/dft.design.xml",
    "DebugDir": "C:\/COMP4601\/ch4\/dft_proj\/solution2\/.debug",
    "ProtoInst": ["C:\/COMP4601\/ch4\/dft_proj\/solution2\/.debug\/dft.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "dft_ap_dmul_4_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dft_ap_dmul_4_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "dft_ap_faddfsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "dft_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "dft_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dft_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "dft_ap_fptrunc_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "dft_ap_sitodp_3_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name dft_ap_sitodp_3_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "dft_ap_sitofp_2_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name dft_ap_sitofp_2_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "sample_imag_address0": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "8"
        }},
      "bundle_name": "sample_imag",
      "bundle_role": "address0"
    },
    "sample_imag_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "sample_imag",
      "bundle_role": "d0"
    },
    "sample_imag_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "sample_imag",
      "bundle_role": "q0"
    },
    "sample_real_address0": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "8"
        }},
      "bundle_name": "sample_real",
      "bundle_role": "address0"
    },
    "sample_real_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "sample_real",
      "bundle_role": "d0"
    },
    "sample_real_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }},
      "bundle_name": "sample_real",
      "bundle_role": "q0"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "sample_real_address0": {
      "dir": "out",
      "width": "8"
    },
    "sample_real_ce0": {
      "dir": "out",
      "width": "1"
    },
    "sample_real_we0": {
      "dir": "out",
      "width": "1"
    },
    "sample_real_d0": {
      "dir": "out",
      "width": "32"
    },
    "sample_real_q0": {
      "dir": "in",
      "width": "32"
    },
    "sample_imag_address0": {
      "dir": "out",
      "width": "8"
    },
    "sample_imag_ce0": {
      "dir": "out",
      "width": "1"
    },
    "sample_imag_we0": {
      "dir": "out",
      "width": "1"
    },
    "sample_imag_d0": {
      "dir": "out",
      "width": "32"
    },
    "sample_imag_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dft",
      "Instances": [{
          "ModuleName": "sin_or_cos_double_s",
          "InstanceName": "grp_sin_or_cos_double_s_fu_219"
        }]
    },
    "Info": {
      "sin_or_cos_double_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sin_or_cos_double_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "1",
          "PipelineDepth": "11",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "6.625"
        },
        "Area": {
          "BRAM_18K": "10",
          "DSP48E": "94",
          "FF": "2734",
          "LUT": "5941",
          "URAM": "0"
        }
      },
      "dft": {
        "Latency": {
          "LatencyBest": "341250",
          "LatencyAvg": "341250",
          "LatencyWorst": "341250",
          "PipelineII": "341251",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "6.675"
        },
        "Loops": [
          {
            "Name": "dft_label1",
            "TripCount": "256",
            "Latency": "340736",
            "PipelineII": "",
            "PipelineDepth": "1331",
            "Loops": [{
                "Name": "dft_label0",
                "TripCount": "256",
                "Latency": "1316",
                "PipelineII": "5",
                "PipelineDepth": "42"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "256",
            "Latency": "512",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "12",
          "DSP48E": "110",
          "FF": "5242",
          "LUT": "8209",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "dft",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-07-03 04:58:03 +1000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
