/*
  Copyright (c), 2001-2024, Shenshu Tech. Co., Ltd.
 */

#include "ddrtrn_training.h"
#include "hal/ddrtrn_hal_context.h"

void *ddrtrn_copy_data(void *dst, const void *src, unsigned int len)
{
	const char *s = src;
	char *d = dst;
	while (len--)
		*d++ = *s++;
	return dst;
}

void *ddrtrn_set_data(void *b, int c, unsigned int len)
{
	char *bp = b;
	while (len--)
		*bp++ = (unsigned char)c;
	return b;
}

static void ddrtrn_rdq_offset_cfg_by_byte(void)
{
	unsigned int byte_idx;
	unsigned int byte_num = ddrtrn_hal_get_cur_phy_total_byte_num();
	for (byte_idx = 0; byte_idx < byte_num; byte_idx++) {
		ddrtrn_hal_set_cur_byte(byte_idx);
		ddrtrn_hal_rdqs_sync_rank_rdq(DDR_RDQ_OFFSET);
	}
}

static void ddrtrn_rdq_offset_cfg_by_rank(void)
{
	unsigned int rank_idx;
	unsigned int rank_num = ddrtrn_hal_get_cur_phy_rank_num();
	for (rank_idx = 0; rank_idx < rank_num; rank_idx++) {
		ddrtrn_hal_set_rank_id(rank_idx);
		ddrtrn_rdq_offset_cfg_by_byte();
	}
}

void ddrtrn_rdq_offset_cfg_by_phy(void)
{
	unsigned int phy_idx;
	for (phy_idx = 0; phy_idx < ddrtrn_hal_get_phy_num(); phy_idx++) {
		ddrtrn_hal_set_phy_id(phy_idx);
		ddrtrn_hal_set_cur_phy(ddrtrn_hal_get_phy_addr(phy_idx));
		ddrtrn_rdq_offset_cfg_by_rank();
	}
}

#ifdef DDR_RDQBDL_ADJUST_CONFIG
static void ddrtrn_phy_rdqbdl_adj(int flag)
{
	unsigned int i;
	unsigned int rank_num = ddrtrn_hal_get_cur_phy_rank_num();
	for (i = 0; i < rank_num; i++) {
		ddrtrn_hal_set_rank_id(i);
		ddrtrn_rank_rdqbdl_adj(flag);
	}
}

static void ddrtrn_rdqbdl_adj(int flag)
{
	unsigned int i;
	unsigned int phy_num = ddrtrn_hal_get_phy_num();

	for (i = 0; i < phy_num; i++) {
		ddrtrn_hal_set_phy_id(i);
		ddrtrn_hal_set_cur_phy(ddrtrn_hal_get_phy_addr(i));
		ddrtrn_phy_rdqbdl_adj(flag);
	}
}

void ddrtrn_rdqbdl_adjust_func(void)
{
	unsigned int dram_type = ddrtrn_hal_get_phy_dram_type(0);
	if (dram_type == PHY_DRAMCFG_TYPE_DDR4) {
		return;
	} else if ((dram_type == PHY_DRAMCFG_TYPE_DDR2) || (dram_type == PHY_DRAMCFG_TYPE_DDR3) ||
		(dram_type == PHY_DRAMCFG_TYPE_DDR3L) || (dram_type == PHY_DRAMCFG_TYPE_LPDDR3)) {
		ddrtrn_rdqbdl_adj(DDR_NON_ADJUST_RDMBDL);
	} else {
		ddrtrn_rdqbdl_adj(DDR_ADJUST_RDMBDL);
	}
}
#endif

#ifdef DDR_ANTI_AGING_CONFIG
void ddrtrn_anti_aging_enable(void)
{
	unsigned int i, base_phy;
	unsigned int phy_num = ddrtrn_hal_get_phy_num();

	for (i = 0; i < phy_num; i++) {
		base_phy = ddrtrn_hal_get_phy_addr(i);
		/* enable rdqs anti-aging */
		ddrtrn_hal_anti_aging_enable(base_phy);
	}
}
#endif
