## 时钟
![[Pasted image 20231204150711.png]]
为了实现这一特性，我们不能简单地将clock信号作为D锁存器的WE信号，因为这会导致Clock为1sh
## FSM有限状态机
![[Pasted image 20231204150202.png]]
![[Pasted image 20231204150301.png]]
![[Pasted image 20231204150510.png]]