cocci_test_suite() {
	const struct nvkm_fifo_chan_oclass cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 92 */;
	struct nvkm_instmem *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 46 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 45 */;
	struct nv04_fifo_chan *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 44 */;
	struct nv04_fifo *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 43 */;
	union {
		struct nv03_channel_dma_v0 v0;
	} *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 40 */;
	struct nvkm_object *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 39 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 37 */;
	struct nvkm_object **cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 37 */;
	void *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 37 */;
	const struct nvkm_oclass *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 36 */;
	struct nvkm_fifo *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 36 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/fifo/dmanv17.c 35 */;
}
