###########################
# Written by PhyDB at 2024-12-13.21:19:31
###########################
VERSION 5.6 ;

DIVIDERCHAR "/" ;

BUSBITCHARS "[]" ;

DESIGN caesar ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 5400 16200 ) ( 384480 405000 ) ;


TRACKS X 5535 DO 702 STEP 540 LAYER m1 ;
TRACKS Y 16335 DO 720 STEP 540 LAYER m1 ;
TRACKS X 5625 DO 421 STEP 900 LAYER m2 ;
TRACKS Y 16425 DO 432 STEP 900 LAYER m2 ;
TRACKS X 5625 DO 421 STEP 900 LAYER m3 ;
TRACKS Y 16425 DO 432 STEP 900 LAYER m3 ;
TRACKS X 5625 DO 421 STEP 900 LAYER m4 ;
TRACKS Y 16425 DO 432 STEP 900 LAYER m4 ;
TRACKS X 5625 DO 421 STEP 900 LAYER m5 ;
TRACKS Y 16425 DO 432 STEP 900 LAYER m5 ;
TRACKS X 5625 DO 421 STEP 900 LAYER m6 ;
TRACKS Y 16425 DO 432 STEP 900 LAYER m6 ;


COMPONENTS 2168 ;
   - check__caps_acmp65_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 77220 362700 ) N ;
   - check__caps_acmp65_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 99360 384300 ) N ;
   - check__caps_acmp65_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 89640 384300 ) N ;
   - check__caps_acmp65_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 83160 374400 ) FS ;
   - check__caps_acmp65_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 71280 362700 ) N ;
   - check__caps_acmp65_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 78300 374400 ) FS ;
   - check__caps_acmp65_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 94500 384300 ) N ;
   - check__caps_acmp65_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 88020 374400 ) FS ;
   - check__caps_acmp65_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 185220 363600 ) N ;
   - check__caps_acmp65_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 188460 385200 ) N ;
   - check__caps_acmp65_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 264600 385200 ) N ;
   - check__caps_acmp65_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 226260 377100 ) FS ;
   - check__caps_acmp65_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 259200 377100 ) FS ;
   - check__caps_acmp65_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 260820 396900 ) FS ;
   - check__caps_acmp65_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 231120 377100 ) FS ;
   - check__caps_acmp65_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 260280 385200 ) N ;
   - check__caps_acmp65_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 269460 385200 ) N ;
   - check__caps_acmp65_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 277020 396900 ) FS ;
   - check__caps_acmp65_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246780 396900 ) FS ;
   - check__caps_acmp65_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 248400 385200 ) N ;
   - check__caps_acmp65_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 266220 377100 ) FS ;
   - check__caps_acmp65_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 252180 385200 ) N ;
   - check__caps_acmp65_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 364500 256500 ) N ;
   - check__caps_acmp65_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 374760 257400 ) N ;
   - check__caps_acmp65_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 358560 258300 ) N ;
   - check__caps_acmp65_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 369900 249300 ) FS ;
   - check__caps_acmp65_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 371520 224100 ) FS ;
   - check__caps_acmp65_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 366120 226800 ) FS ;
   - check__caps_acmp65_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 378000 227700 ) FS ;
   - check__caps_acmp65_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 363960 227700 ) FS ;
   - check__caps_acmp65_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 356940 202500 ) FS ;
   - check__caps_acmp65_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 359640 214200 ) N ;
   - check__caps_acmp65_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 347760 206100 ) FS ;
   - check__caps_acmp65_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 346680 215100 ) N ;
   - check__caps_acmp65_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 328320 213300 ) N ;
   - check__caps_acmp65_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 321840 214200 ) N ;
   - check__caps_acmp65_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 329400 206100 ) FS ;
   - check__caps_acmp65_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 336420 249300 ) FS ;
   - check__caps_acmp65_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 338580 267300 ) FS ;
   - check__caps_acmp65_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 337500 279000 ) N ;
   - check__caps_acmp65_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 333180 258300 ) N ;
   - check__caps_acmp65_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 307260 279900 ) N ;
   - check__caps_acmp65_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 284040 267300 ) FS ;
   - check__caps_acmp65_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 293220 270000 ) FS ;
   - check__caps_acmp65_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 287280 258300 ) N ;
   - check__caps_acmp65_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 288360 292500 ) FS ;
   - check__caps_acmp65_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 267300 256500 ) N ;
   - check__caps_acmp65_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 275940 270000 ) FS ;
   - check__caps_acmp65_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 262440 258300 ) N ;
   - check__caps_acmp65_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 270000 279900 ) N ;
   - check__caps_acmp65_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 247320 288900 ) FS ;
   - check__caps_acmp65_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 255960 291600 ) FS ;
   - check__caps_acmp65_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 246780 301500 ) N ;
   - check__caps_acmp65_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 243000 292500 ) FS ;
   - check__caps_acmp65_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 197640 363600 ) N ;
   - check__caps_acmp65_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 200340 363600 ) N ;
   - check__caps_acmp65_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 368280 279000 ) N ;
   - check__caps_acmp65_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 352620 235800 ) N ;
   - check__caps_acmp65_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 355320 226800 ) FS ;
   - check__caps_acmp65_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 291060 226800 ) FS ;
   - check__caps_acmp65_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 311580 279000 ) N ;
   - check__caps_acmp65_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 292140 257400 ) N ;
   - check__caps_acmp65_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 265140 270000 ) FS ;
   - check__caps_acmp65_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 259740 300600 ) N ;
   - check__caps_acmp65_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 375300 271800 ) FS ;
   - check__caps_acmp65_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 186840 377100 ) FS ;
   - check__caps_acmp65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 177120 355500 ) FS ;
   - check__caps_acmp65_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 111780 342000 ) N ;
   - check__caps_acmp65_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 83700 362700 ) N ;
   - check__caps_acmp65_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 95580 362700 ) N ;
   - check__caps_acmp65_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 86940 352800 ) FS ;
   - check__caps_acmp65_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 117720 342000 ) N ;
   - check__caps_acmp65_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 105300 352800 ) FS ;
   - check__caps_acmp65_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 89640 362700 ) N ;
   - check__caps_acmp65_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 80460 352800 ) FS ;
   - check__caps_acmp65_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 116640 384300 ) N ;
   - check__caps_acmp65_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 182520 384300 ) N ;
   - check__caps_acmp65_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 147960 394200 ) FS ;
   - check__caps_acmp65_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 129600 384300 ) N ;
   - check__caps_acmp65_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 110700 384300 ) N ;
   - check__caps_acmp65_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 123120 384300 ) N ;
   - check__caps_acmp65_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 146880 384300 ) N ;
   - check__caps_acmp65_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 135540 384300 ) N ;
   - check__caps_acmp65_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 363420 270000 ) FS ;
   - check__caps_acmp65_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 362340 235800 ) N ;
   - check__caps_acmp65_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 349920 214200 ) N ;
   - check__caps_acmp65_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 299700 226800 ) FS ;
   - check__caps_acmp65_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 327240 291600 ) FS ;
   - check__caps_acmp65_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 290520 279000 ) N ;
   - check__caps_acmp65_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 279180 279000 ) N ;
   - check__caps_acmp65_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 268380 291600 ) FS ;
   - check__caps_acmp65_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 187920 363600 ) N ;
   - check__caps_asrcNeg91_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 352080 258300 ) N ;
   - check__caps_asrcNeg91_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 343980 236700 ) N ;
   - check__caps_asrcNeg91_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 301860 250200 ) FS ;
   - check__caps_asrcNeg91_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 279900 ) N ;
   - check__caps_asrcNeg91_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 272700 323100 ) N ;
   - check__caps_asrcNeg91_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 181440 377100 ) FS ;
   - check__caps_asrcNeg91_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 356400 293400 ) FS ;
   - check__caps_asrcNeg91_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 333180 279900 ) N ;
   - check__caps_asrcNeg91_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 352080 228600 ) FS ;
   - check__caps_aand_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 175500 322200 ) N ;
   - check__caps_aand_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 160920 377100 ) FS ;
   - check__caps_aand_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 146340 363600 ) N ;
   - check__caps_aand_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 162540 362700 ) N ;
   - check__caps_aand_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 159840 385200 ) N ;
   - check__caps_aand_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 149040 362700 ) N ;
   - check__caps_aand_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 165780 377100 ) FS ;
   - check__caps_aand_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 167940 385200 ) N ;
   - check__caps_aand_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 163620 385200 ) N ;
   - check__caps_aand_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 155520 385200 ) N ;
   - check__caps_aand_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 151740 385200 ) N ;
   - check__caps_aand_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 159840 363600 ) N ;
   - check__caps_aand_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 150660 377100 ) FS ;
   - check__caps_aand_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 133380 314100 ) FS ;
   - check__caps_aand_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 155520 321300 ) N ;
   - check__caps_aand_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 166320 321300 ) N ;
   - check__caps_aand_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 152820 362700 ) N ;
   - check__caps_aand_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 160380 352800 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 153900 342000 ) N ;
   - check__caps_aand_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 166860 299700 ) N ;
   - check__caps_aand_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 157140 332100 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 154980 352800 ) FS ;
   - check__caps_aand_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 161460 342000 ) N ;
   - check__caps_aand_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 136080 322200 ) N ;
   - check__caps_aand_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 133380 343800 ) N ;
   - check__caps_aand_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 125820 314100 ) FS ;
   - check__caps_aand_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 119340 314100 ) FS ;
   - check__caps_aand_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 210600 314100 ) FS ;
   - check__caps_acmp91_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 55620 321300 ) N ;
   - check__caps_acmp91_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 81000 332100 ) FS ;
   - check__caps_acmp91_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 68040 332100 ) FS ;
   - check__caps_acmp91_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 69120 321300 ) N ;
   - check__caps_acmp91_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 62100 311400 ) FS ;
   - check__caps_acmp91_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 62640 321300 ) N ;
   - check__caps_acmp91_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 74520 332100 ) FS ;
   - check__caps_acmp91_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 75600 321300 ) N ;
   - check__caps_acmp91_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 167940 363600 ) N ;
   - check__caps_acmp91_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 177120 377100 ) FS ;
   - check__caps_acmp91_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 252720 363600 ) N ;
   - check__caps_acmp91_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 217080 363600 ) N ;
   - check__caps_acmp91_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 247860 355500 ) FS ;
   - check__caps_acmp91_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246240 377100 ) FS ;
   - check__caps_acmp91_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 234360 362700 ) N ;
   - check__caps_acmp91_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 257580 363600 ) N ;
   - check__caps_acmp91_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 254880 377100 ) FS ;
   - check__caps_acmp91_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 250560 377100 ) FS ;
   - check__caps_acmp91_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 241380 377100 ) FS ;
   - check__caps_acmp91_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 236520 377100 ) FS ;
   - check__caps_acmp91_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 248400 363600 ) N ;
   - check__caps_acmp91_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 239760 363600 ) N ;
   - check__caps_acmp91_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 353700 278100 ) N ;
   - check__caps_acmp91_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 361260 279000 ) N ;
   - check__caps_acmp91_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 348300 270900 ) FS ;
   - check__caps_acmp91_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 358560 270900 ) FS ;
   - check__caps_acmp91_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 352080 245700 ) FS ;
   - check__caps_acmp91_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 361260 248400 ) FS ;
   - check__caps_acmp91_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 349920 236700 ) N ;
   - check__caps_acmp91_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 347220 236700 ) N ;
   - check__caps_acmp91_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 336420 224100 ) FS ;
   - check__caps_acmp91_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 331020 226800 ) FS ;
   - check__caps_acmp91_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 343440 215100 ) N ;
   - check__caps_acmp91_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 320220 227700 ) FS ;
   - check__caps_acmp91_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 308340 224100 ) FS ;
   - check__caps_acmp91_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 314820 226800 ) FS ;
   - check__caps_acmp91_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 311040 215100 ) N ;
   - check__caps_acmp91_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 312660 249300 ) FS ;
   - check__caps_acmp91_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 316980 245700 ) FS ;
   - check__caps_acmp91_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 323460 257400 ) N ;
   - check__caps_acmp91_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 307800 249300 ) FS ;
   - check__caps_acmp91_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 316980 258300 ) N ;
   - check__caps_acmp91_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 280800 234900 ) N ;
   - check__caps_acmp91_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 279720 248400 ) FS ;
   - check__caps_acmp91_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 277020 236700 ) N ;
   - check__caps_acmp91_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 274320 279900 ) N ;
   - check__caps_acmp91_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 256500 267300 ) FS ;
   - check__caps_acmp91_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 248940 270000 ) FS ;
   - check__caps_acmp91_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 257040 258300 ) N ;
   - check__caps_acmp91_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 263520 292500 ) FS ;
   - check__caps_acmp91_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 254340 310500 ) FS ;
   - check__caps_acmp91_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 264600 313200 ) FS ;
   - check__caps_acmp91_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 223560 314100 ) FS ;
   - check__caps_acmp91_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 273780 314100 ) FS ;
   - check__caps_acmp91_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 182520 363600 ) N ;
   - check__caps_acmp91_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 170640 363600 ) N ;
   - check__caps_acmp91_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 343980 279000 ) N ;
   - check__caps_acmp91_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 340740 248400 ) FS ;
   - check__caps_acmp91_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 322380 226800 ) FS ;
   - check__caps_acmp91_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 307800 235800 ) N ;
   - check__caps_acmp91_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 314280 270000 ) FS ;
   - check__caps_acmp91_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 275940 257400 ) N ;
   - check__caps_acmp91_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 259740 279000 ) N ;
   - check__caps_acmp91_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 250020 300600 ) N ;
   - check__caps_acmp91_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 365040 293400 ) FS ;
   - check__caps_acmp91_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 170640 377100 ) FS ;
   - check__caps_acmp91_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 156060 362700 ) N ;
   - check__caps_acmp91_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 97200 299700 ) N ;
   - check__caps_acmp91_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 67500 311400 ) FS ;
   - check__caps_acmp91_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 74520 299700 ) N ;
   - check__caps_acmp91_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 85860 299700 ) N ;
   - check__caps_acmp91_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 103140 299700 ) N ;
   - check__caps_acmp91_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 97200 289800 ) FS ;
   - check__caps_acmp91_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 69660 299700 ) N ;
   - check__caps_acmp91_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 79920 299700 ) N ;
   - check__caps_acmp91_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 84780 342000 ) N ;
   - check__caps_acmp91_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 155520 374400 ) FS ;
   - check__caps_acmp91_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 135000 362700 ) N ;
   - check__caps_acmp91_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 110700 352800 ) FS ;
   - check__caps_acmp91_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 80460 342000 ) N ;
   - check__caps_acmp91_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 106380 342000 ) N ;
   - check__caps_acmp91_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 143100 362700 ) N ;
   - check__caps_acmp91_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 115560 352800 ) FS ;
   - check__caps_acmp91_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 341820 291600 ) FS ;
   - check__caps_acmp91_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 339660 257400 ) N ;
   - check__caps_acmp91_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 342900 226800 ) FS ;
   - check__caps_acmp91_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 334800 235800 ) N ;
   - check__caps_acmp91_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 326700 270000 ) FS ;
   - check__caps_acmp91_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 289440 248400 ) FS ;
   - check__caps_acmp91_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 249480 279000 ) N ;
   - check__caps_acmp91_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 260820 322200 ) N ;
   - check__caps_acmp91_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 175500 363600 ) N ;
   - check__caps_ainv_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 206280 322200 ) N ;
   - check__caps_ainv_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 199800 314100 ) FS ;
   - check__caps_ainv_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 180900 342900 ) N ;
   - check__caps_ainv_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 200340 321300 ) N ;
   - check__caps_ainv_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 197100 322200 ) N ;
   - check__caps_ainv_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 185220 334800 ) FS ;
   - check__caps_ainv_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 193860 314100 ) FS ;
   - check__caps_ainv_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 190080 322200 ) N ;
   - check__caps_ainv_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 193860 322200 ) N ;
   - check__caps_ainv_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 200340 334800 ) FS ;
   - check__caps_ainv_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 195480 334800 ) FS ;
   - check__caps_ainv_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 205200 314100 ) FS ;
   - check__caps_ainv_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 190620 334800 ) FS ;
   - check__caps_ainv_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 124200 342000 ) N ;
   - check__caps_ainv_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 131220 355500 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 129060 321300 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 149580 352800 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 146340 342000 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 139320 332100 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 129600 311400 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 132300 321300 ) N ;
   - check__caps_ainv_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 144720 352800 ) FS ;
   - check__caps_ainv_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 139320 342000 ) N ;
   - check__caps_ainv_aelem__c_ac1_acx0 _0_0cell_0_0g0n1na_01ax0 
      + SOURCE NETLIST 
      + PLACED ( 135000 355500 ) FS ;
   - check__caps_ainv_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 141480 356400 ) FS ;
   - check__caps_ainv_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 120420 355500 ) FS ;
   - check__caps_ainv_ain _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218700 314100 ) FS ;
   - check__caps_asrcNeg65_aset1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 372060 236700 ) N ;
   - check__caps_asrcNeg65_aset5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 301860 279900 ) N ;
   - check__caps_asrcNeg65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 193860 384300 ) N ;
   - check__caps_asrcNeg65_aset0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 353160 271800 ) FS ;
   - check__caps_asrcNeg65_aset6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 310500 293400 ) FS ;
   - check__caps_asrcNeg65_aset7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 280800 293400 ) FS ;
   - check__caps_asrcNeg65_aset2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 366120 215100 ) N ;
   - check__caps_asrcNeg65_aset3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 335880 215100 ) N ;
   - check__caps_asrcNeg65_aset4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 319140 293400 ) FS ;
   - check__caps_acp_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 284040 363600 ) N ;
   - check__caps_acp_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 244080 363600 ) N ;
   - check__caps_acp_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 281340 355500 ) FS ;
   - check__caps_acp_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 277560 377100 ) FS ;
   - check__caps_acp_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 262440 362700 ) N ;
   - check__caps_acp_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 287280 377100 ) FS ;
   - check__caps_acp_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 284040 377100 ) FS ;
   - check__caps_acp_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 280800 377100 ) FS ;
   - check__caps_acp_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 274320 377100 ) FS ;
   - check__caps_acp_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 270540 377100 ) FS ;
   - check__caps_acp_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 287280 355500 ) FS ;
   - check__caps_acp_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 268380 363600 ) N ;
   - check__caps_acp_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 225720 355500 ) FS ;
   - check__caps_acp_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 231660 355500 ) FS ;
   - check__caps_acp_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 221940 355500 ) FS ;
   - check__caps_acp_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 322380 279000 ) N ;
   - check__caps_acp_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 325620 248400 ) FS ;
   - check__caps_acp_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 325620 235800 ) N ;
   - check__caps_acp_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 316440 235800 ) N ;
   - check__caps_acp_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 301860 270000 ) FS ;
   - check__caps_acp_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 304020 257400 ) N ;
   - check__caps_acp_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 295920 291600 ) FS ;
   - check__caps_acp_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 268920 300600 ) N ;
   - check__caps_acp_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 228960 362700 ) N ;
   - check__caps_acp_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193320 374400 ) FS ;
   - check__caps_acp_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 224640 362700 ) N ;
   - check__caps_acp_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 220860 374400 ) FS ;
   - check__caps_acp_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203580 374400 ) FS ;
   - check__caps_acp_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 194400 362700 ) N ;
   - check__caps_acp_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 198180 374400 ) FS ;
   - check__caps_acp_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 220320 362700 ) N ;
   - check__caps_acp_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 214920 374400 ) FS ;
   - check__caps_acp_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 212760 362700 ) N ;
   - check__caps_acp_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 235440 354600 ) FS ;
   - check__caps_acp_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 220860 342900 ) N ;
   - shift__split_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 345060 161100 ) FS ;
   - shift__split_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 376920 161100 ) FS ;
   - shift__split_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 370440 161100 ) FS ;
   - shift__split_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 363420 161100 ) FS ;
   - shift__split_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 325620 161100 ) FS ;
   - shift__split_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 352080 161100 ) FS ;
   - shift__split_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 376920 149400 ) N ;
   - shift__split_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 367200 161100 ) FS ;
   - shift__split_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 308340 128700 ) N ;
   - shift__split_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 306720 214200 ) N ;
   - shift__split_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 301320 142200 ) FS ;
   - shift__split_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316440 128700 ) N ;
   - shift__split_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 307260 149400 ) N ;
   - shift__split_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312120 128700 ) N ;
   - shift__split_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 326700 128700 ) N ;
   - shift__split_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 321300 128700 ) N ;
   - shift__split_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312660 142200 ) FS ;
   - shift__split_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 309960 142200 ) FS ;
   - shift__split_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 305100 128700 ) N ;
   - shift__split_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 307260 142200 ) FS ;
   - shift__split_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 254340 214200 ) N ;
   - shift__split_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 242460 235800 ) N ;
   - shift__split_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 245160 227700 ) FS ;
   - shift__split_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 295380 163800 ) FS ;
   - shift__split_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 274860 183600 ) FS ;
   - shift__split_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 271080 192600 ) N ;
   - shift__split_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 266220 183600 ) FS ;
   - shift__split_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 295380 150300 ) N ;
   - shift__split_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 257040 183600 ) FS ;
   - shift__split_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 282420 141300 ) FS ;
   - shift__split_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 282960 150300 ) N ;
   - shift__split_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 275400 162900 ) FS ;
   - shift__split_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 291600 171900 ) N ;
   - shift__split_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 252180 206100 ) FS ;
   - shift__split_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 225180 227700 ) FS ;
   - shift__split_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 301320 163800 ) FS ;
   - shift__split_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 221940 227700 ) FS ;
   - shift__split_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 374760 171000 ) N ;
   - shift__split_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 339660 213300 ) N ;
   - shift__split_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 345060 191700 ) N ;
   - shift__split_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 368280 191700 ) N ;
   - shift__split_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 373680 161100 ) FS ;
   - shift__split_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 372600 181800 ) FS ;
   - shift__split_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 338040 203400 ) FS ;
   - shift__split_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 356400 191700 ) N ;
   - shift__split_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 309420 163800 ) FS ;
   - shift__split_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 258120 206100 ) FS ;
   - shift__split_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 246240 214200 ) N ;
   - copy__P_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 309960 171900 ) N ;
   - copy__P_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 259200 214200 ) N ;
   - copy__P_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 294840 184500 ) FS ;
   - copy__P_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 325080 171900 ) N ;
   - copy__P_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 272700 206100 ) FS ;
   - copy__P_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316980 171900 ) N ;
   - copy__P_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 342900 171900 ) N ;
   - copy__P_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 333720 171900 ) N ;
   - copy__P_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312120 184500 ) FS ;
   - copy__P_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 308880 184500 ) FS ;
   - copy__P_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 303480 171900 ) N ;
   - copy__P_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 307260 192600 ) N ;
   - copy__P_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 240300 227700 ) FS ;
   - copy__P_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 250020 227700 ) FS ;
   - copy__P_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 262440 227700 ) FS ;
   - copy__P_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 293220 205200 ) FS ;
   - copy__P_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 275400 214200 ) N ;
   - copy__P_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 300240 183600 ) FS ;
   - copy__P_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 282420 192600 ) N ;
   - copy__P_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 286200 183600 ) FS ;
   - copy__P_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 294300 192600 ) N ;
   - copy__P_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 280260 205200 ) FS ;
   - copy__P_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 296460 214200 ) N ;
   - copy__P_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 248400 234900 ) N ;
   - copy__P_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 245160 246600 ) FS ;
   - copy__P_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 259200 225000 ) FS ;
   - copy__P_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 271080 246600 ) FS ;
   - copy__P_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 250560 256500 ) N ;
   - copy__P_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 253800 246600 ) FS ;
   - copy__P_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 244080 256500 ) N ;
   - copy__P_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 260280 234900 ) N ;
   - copy__P_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 262440 246600 ) FS ;
   - copy__P_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 264060 213300 ) N ;
   - copy__P_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 252720 226800 ) FS ;
   - copy__P_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 237600 227700 ) FS ;
   - copy__ctrl__shift_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 213840 279000 ) N ;
   - copy__ctrl__shift_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 207900 300600 ) N ;
   - copy__ctrl__shift_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 222480 278100 ) N ;
   - copy__ctrl__shift_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 213840 292500 ) FS ;
   - copy__ctrl__shift_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 212220 299700 ) N ;
   - copy__ctrl__shift_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 210060 279000 ) N ;
   - copy__ctrl__shift_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208980 292500 ) FS ;
   - copy__ctrl__shift_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 204660 292500 ) FS ;
   - copy__ctrl__shift_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 219240 292500 ) FS ;
   - copy__ctrl__shift_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 231120 292500 ) FS ;
   - copy__ctrl__shift_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218160 279000 ) N ;
   - copy__ctrl__shift_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 225180 292500 ) FS ;
   - copy__ctrl__shift_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 203580 270900 ) FS ;
   - copy__ctrl__shift_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 217620 270900 ) FS ;
   - copy__ctrl__shift_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212220 249300 ) FS ;
   - copy__ctrl__shift_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 178200 279000 ) N ;
   - copy__ctrl__shift_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 221940 270900 ) FS ;
   - copy__ctrl__shift_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 234360 278100 ) N ;
   - copy__ctrl__shift_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 217620 299700 ) N ;
   - copy__ctrl__shift_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 227340 299700 ) N ;
   - copy__ctrl__shift_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 237060 299700 ) N ;
   - copy__ctrl__shift_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 229500 278100 ) N ;
   - copy__ctrl__shift_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 237060 289800 ) FS ;
   - copy__ctrl__shift_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 222480 299700 ) N ;
   - copy__ctrl__shift_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 232200 299700 ) N ;
   - copy__ctrl__shift_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 230580 227700 ) FS ;
   - copy__ctrl__shift_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 210060 270000 ) FS ;
   - copy__ctrl__shift_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 202500 279000 ) N ;
   - shft_acomps_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 36180 43200 ) N ;
   - shft_acomps_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 25380 128700 ) N ;
   - shft_acomps_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 41580 56700 ) FS ;
   - shft_acomps_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 38340 56700 ) FS ;
   - shft_acomps_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 29160 85500 ) N ;
   - shft_acomps_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 32400 43200 ) N ;
   - shft_acomps_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 31860 56700 ) FS ;
   - shft_acomps_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 35100 56700 ) FS ;
   - shft_acomps_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 43200 64800 ) N ;
   - shft_acomps_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 48600 64800 ) N ;
   - shft_acomps_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 39960 43200 ) N ;
   - shft_acomps_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45900 64800 ) N ;
   - shft_acomps_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 17820 184500 ) FS ;
   - shft_acomps_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 14580 163800 ) FS ;
   - shft_acomps_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 22680 184500 ) FS ;
   - shft_acomps_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 54000 55800 ) FS ;
   - shft_acomps_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 16740 149400 ) N ;
   - shft_acomps_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 171000 ) N ;
   - shft_acomps_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 26460 181800 ) FS ;
   - shft_acomps_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 191700 ) N ;
   - shft_acomps_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 181800 ) FS ;
   - shft_acomps_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 171000 ) N ;
   - shft_acomps_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 181800 ) FS ;
   - shft_acomps_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 191700 ) N ;
   - shft_acomps_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17280 191700 ) N ;
   - shft_acomps_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 31320 184500 ) FS ;
   - shft_acomps_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 16740 171900 ) N ;
   - shft_acomps_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 15120 184500 ) FS ;
   - shft_aadd__key_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 48060 18000 ) N ;
   - shft_aadd__key_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 95040 18000 ) N ;
   - shft_aadd__key_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 62100 18000 ) N ;
   - shft_aadd__key_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 55620 18000 ) N ;
   - shft_aadd__key_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 43740 18000 ) N ;
   - shft_aadd__key_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 51840 18000 ) N ;
   - shft_aadd__key_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 65880 18000 ) N ;
   - shft_aadd__key_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 58860 18000 ) N ;
   - shft_aadd__key_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187920 35100 ) FS ;
   - shft_aadd__key_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 232740 56700 ) FS ;
   - shft_aadd__key_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 215460 18900 ) N ;
   - shft_aadd__key_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 216540 35100 ) FS ;
   - shft_aadd__key_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 220860 42300 ) N ;
   - shft_aadd__key_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 228960 18900 ) N ;
   - shft_aadd__key_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 221940 35100 ) FS ;
   - shft_aadd__key_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 211140 18900 ) N ;
   - shft_aadd__key_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 223020 18900 ) N ;
   - shft_aadd__key_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 226260 18900 ) N ;
   - shft_aadd__key_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 231660 18900 ) N ;
   - shft_aadd__key_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 233280 35100 ) FS ;
   - shft_aadd__key_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 219240 18900 ) N ;
   - shft_aadd__key_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 227880 35100 ) FS ;
   - shft_aadd__key_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 168480 127800 ) N ;
   - shft_aadd__key_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 177120 128700 ) N ;
   - shft_aadd__key_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 163080 120600 ) FS ;
   - shft_aadd__key_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 185760 129600 ) N ;
   - shft_aadd__key_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 177660 107100 ) N ;
   - shft_aadd__key_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 182520 119700 ) FS ;
   - shft_aadd__key_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 177660 120600 ) FS ;
   - shft_aadd__key_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 172260 108900 ) N ;
   - shft_aadd__key_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 174960 85500 ) N ;
   - shft_aadd__key_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 176040 99000 ) FS ;
   - shft_aadd__key_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 171180 87300 ) N ;
   - shft_aadd__key_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 183060 87300 ) N ;
   - shft_aadd__key_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 181980 74700 ) FS ;
   - shft_aadd__key_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 186840 86400 ) N ;
   - shft_aadd__key_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 177660 78300 ) FS ;
   - shft_aadd__key_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 190620 78300 ) FS ;
   - shft_aadd__key_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 192240 53100 ) FS ;
   - shft_aadd__key_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 192780 64800 ) N ;
   - shft_aadd__key_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 176040 56700 ) FS ;
   - shft_aadd__key_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 188460 65700 ) N ;
   - shft_aadd__key_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 179820 42300 ) N ;
   - shft_aadd__key_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 178200 55800 ) FS ;
   - shft_aadd__key_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 173880 44100 ) N ;
   - shft_aadd__key_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 186840 44100 ) N ;
   - shft_aadd__key_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 194400 31500 ) FS ;
   - shft_aadd__key_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 198720 43200 ) N ;
   - shft_aadd__key_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 181440 35100 ) FS ;
   - shft_aadd__key_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 204660 44100 ) N ;
   - shft_aadd__key_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 207900 42300 ) N ;
   - shft_aadd__key_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 208440 55800 ) FS ;
   - shft_aadd__key_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 204660 35100 ) FS ;
   - shft_aadd__key_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 216000 44100 ) N ;
   - shft_aadd__key_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 239220 18900 ) N ;
   - shft_aadd__key_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 234360 18900 ) N ;
   - shft_aadd__key_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 191160 128700 ) N ;
   - shft_aadd__key_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 187380 108000 ) N ;
   - shft_aadd__key_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 194400 99000 ) FS ;
   - shft_aadd__key_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 194940 77400 ) FS ;
   - shft_aadd__key_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 200340 64800 ) N ;
   - shft_aadd__key_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 183600 55800 ) FS ;
   - shft_aadd__key_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 214380 55800 ) FS ;
   - shft_aadd__key_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 223560 55800 ) FS ;
   - shft_aadd__key_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 163080 143100 ) FS ;
   - shft_aadd__key_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 235980 56700 ) FS ;
   - shft_aadd__key_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 176040 42300 ) N ;
   - shft_aadd__key_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 153360 18000 ) N ;
   - shft_aadd__key_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 210060 32400 ) FS ;
   - shft_aadd__key_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 199800 18000 ) N ;
   - shft_aadd__key_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 160920 18000 ) N ;
   - shft_aadd__key_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 105300 18000 ) N ;
   - shft_aadd__key_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 157140 18000 ) N ;
   - shft_aadd__key_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 205740 18000 ) N ;
   - shft_aadd__key_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193860 18000 ) N ;
   - shft_aadd__key_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 203040 128700 ) N ;
   - shft_aadd__key_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 190080 119700 ) FS ;
   - shft_aadd__key_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 183600 99000 ) FS ;
   - shft_aadd__key_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 193860 86400 ) N ;
   - shft_aadd__key_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 177660 64800 ) N ;
   - shft_aadd__key_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 167400 55800 ) FS ;
   - shft_aadd__key_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 189540 43200 ) N ;
   - shft_aadd__key_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 199260 55800 ) FS ;
   - shft_aadd__key_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 234900 43200 ) N ;
   - shft_amerge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 115020 119700 ) FS ;
   - shft_amerge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 105300 107100 ) N ;
   - shft_amerge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 104220 85500 ) N ;
   - shft_amerge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 102600 55800 ) FS ;
   - shft_amerge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 102060 42300 ) N ;
   - shft_amerge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 72360 42300 ) N ;
   - shft_amerge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 66420 55800 ) FS ;
   - shft_amerge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 58320 85500 ) N ;
   - shft_amerge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 213300 ) N ;
   - shft_amerge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34560 191700 ) N ;
   - shft_amerge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 203400 ) FS ;
   - shft_amerge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16200 213300 ) N ;
   - shft_amerge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16740 225000 ) FS ;
   - shft_amerge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 20520 213300 ) N ;
   - shft_amerge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28080 203400 ) FS ;
   - shft_amerge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17280 203400 ) FS ;
   - shft_amerge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 52920 150300 ) N ;
   - shft_amerge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 34560 171900 ) N ;
   - shft_amerge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 38340 149400 ) N ;
   - shft_amerge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 47520 171900 ) N ;
   - shft_amerge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 35640 163800 ) FS ;
   - shft_amerge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 55620 163800 ) FS ;
   - shft_amerge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 50760 163800 ) FS ;
   - shft_amerge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45900 163800 ) FS ;
   - shft_amerge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 43200 171900 ) N ;
   - shft_amerge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 38880 171900 ) N ;
   - shft_amerge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 44280 150300 ) N ;
   - shft_amerge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 41040 163800 ) FS ;
   - shft_amerge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 113400 142200 ) FS ;
   - shft_amerge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 117180 150300 ) N ;
   - shft_amerge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 132300 150300 ) N ;
   - shft_amerge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 108000 99000 ) FS ;
   - shft_amerge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 97740 64800 ) N ;
   - shft_amerge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 88560 64800 ) N ;
   - shft_amerge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 73980 64800 ) N ;
   - shft_amerge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 66420 86400 ) N ;
   - shft_amerge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 54000 128700 ) N ;
   - shft_amerge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 23760 86400 ) N ;
   - shft_amerge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 39960 108000 ) N ;
   - shft_amerge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 50220 120600 ) FS ;
   - shft_amerge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 38880 206100 ) FS ;
   - shft_amerge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 28620 43200 ) N ;
   - shft_amerge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 25920 56700 ) FS ;
   - shft_amerge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 30240 171900 ) N ;
   - shft_amerge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 33480 78300 ) FS ;
   - shft_amerge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 55620 150300 ) N ;
   - shft_amerge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 58320 120600 ) FS ;
   - shft_amerge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 22680 120600 ) FS ;
   - shft_amerge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 44820 120600 ) FS ;
   - shft_amerge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 28620 119700 ) FS ;
   - shft_amerge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 85320 64800 ) N ;
   - shft_amerge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 127440 150300 ) N ;
   - shft_amerge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 29700 108000 ) N ;
   - shft_amerge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 68580 99900 ) FS ;
   - shft_amerge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 37260 128700 ) N ;
   - shft_amerge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 82620 64800 ) N ;
   - shft_amerge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 234900 ) N ;
   - shft_amerge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 225000 ) FS ;
   - shft_amerge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 234900 ) N ;
   - shft_amerge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22140 234900 ) N ;
   - shft_amerge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 26460 225000 ) FS ;
   - shft_amerge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 25380 234900 ) N ;
   - shft_amerge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 234900 ) N ;
   - shft_amerge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18360 234900 ) N ;
   - shft_amerge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 117900 ) FS ;
   - shft_amerge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 161100 ) FS ;
   - shft_amerge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 139500 ) FS ;
   - shft_amerge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 9180 127800 ) N ;
   - shft_amerge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16200 107100 ) N ;
   - shft_amerge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12420 127800 ) N ;
   - shft_amerge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 149400 ) N ;
   - shft_amerge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 139500 ) FS ;
   - shft_amerge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 106920 78300 ) FS ;
   - shft_amerge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 116100 163800 ) FS ;
   - shft_amerge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 37260 120600 ) FS ;
   - shft_amerge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 28620 128700 ) N ;
   - shft_asplit_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19440 42300 ) N ;
   - shft_asplit_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 42300 ) N ;
   - shft_asplit_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 42300 ) N ;
   - shft_asplit_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 32400 ) FS ;
   - shft_asplit_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21060 54000 ) FS ;
   - shft_asplit_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16740 32400 ) FS ;
   - shft_asplit_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 42300 ) N ;
   - shft_asplit_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 32400 ) FS ;
   - shft_asplit_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 20520 78300 ) FS ;
   - shft_asplit_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 11880 120600 ) FS ;
   - shft_asplit_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 19980 99900 ) FS ;
   - shft_asplit_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 14580 86400 ) N ;
   - shft_asplit_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 12420 107100 ) N ;
   - shft_asplit_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 15660 78300 ) FS ;
   - shft_asplit_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 11880 78300 ) FS ;
   - shft_asplit_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 11880 86400 ) N ;
   - shft_asplit_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 14580 99900 ) FS ;
   - shft_asplit_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 11880 99900 ) FS ;
   - shft_asplit_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 20520 86400 ) N ;
   - shft_asplit_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 17280 99900 ) FS ;
   - shft_asplit_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 15120 142200 ) FS ;
   - shft_asplit_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29700 142200 ) FS ;
   - shft_asplit_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 24300 142200 ) FS ;
   - shft_asplit_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 18360 64800 ) N ;
   - shft_asplit_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 34560 64800 ) N ;
   - shft_asplit_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 138240 128700 ) N ;
   - shft_asplit_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 109080 128700 ) N ;
   - shft_asplit_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 135000 99000 ) FS ;
   - shft_asplit_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 131220 64800 ) N ;
   - shft_asplit_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 136080 55800 ) FS ;
   - shft_asplit_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 126900 55800 ) FS ;
   - shft_asplit_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 84240 55800 ) FS ;
   - shft_asplit_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 75060 55800 ) FS ;
   - shft_asplit_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 16200 127800 ) N ;
   - shft_asplit_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 11880 150300 ) N ;
   - shft_asplit_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 21060 63900 ) N ;
   - shft_asplit_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 11880 163800 ) FS ;
   - shft_asplit_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 54000 ) FS ;
   - shft_asplit_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18900 117900 ) FS ;
   - shft_asplit_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 97200 ) FS ;
   - shft_asplit_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 75600 ) FS ;
   - shft_asplit_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 54000 ) FS ;
   - shft_asplit_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 63900 ) N ;
   - shft_asplit_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 9180 107100 ) N ;
   - shft_asplit_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 85500 ) N ;
   - shft_asplit_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 29160 63900 ) N ;
   - shft_asplit_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 20520 128700 ) N ;
   - shft_asplit_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 17820 141300 ) FS ;
   - shft_asums_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 167940 18900 ) N ;
   - shft_asums_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 164700 56700 ) FS ;
   - shft_asums_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 164160 42300 ) N ;
   - shft_asums_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 178740 18900 ) N ;
   - shft_asums_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 170100 42300 ) N ;
   - shft_asums_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 171180 18900 ) N ;
   - shft_asums_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 188460 18900 ) N ;
   - shft_asums_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 183600 18900 ) N ;
   - shft_asums_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 174420 18900 ) N ;
   - shft_asums_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 174960 35100 ) FS ;
   - shft_asums_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 164700 18900 ) N ;
   - shft_asums_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 168480 35100 ) FS ;
   - shft_asums_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 48060 56700 ) FS ;
   - shft_asums_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45900 99900 ) FS ;
   - shft_asums_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 51840 108000 ) N ;
   - shft_asums_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 152820 119700 ) FS ;
   - shft_asums_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 166860 119700 ) FS ;
   - shft_asums_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 165780 99000 ) FS ;
   - shft_asums_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 166320 77400 ) FS ;
   - shft_asums_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 166860 64800 ) N ;
   - shft_asums_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 156060 55800 ) FS ;
   - shft_asums_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 154440 43200 ) N ;
   - shft_asums_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 144180 43200 ) N ;
   - shft_asums_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 45900 107100 ) N ;
   - shft_asums_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 37800 139500 ) FS ;
   - shft_asums_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 58860 97200 ) FS ;
   - shft_asums_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 71820 107100 ) N ;
   - shft_asums_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 63180 127800 ) N ;
   - shft_asums_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 33480 139500 ) FS ;
   - shft_asums_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 44820 127800 ) N ;
   - shft_asums_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 63720 97200 ) FS ;
   - shft_asums_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 64260 107100 ) N ;
   - shft_asums_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 19440 107100 ) N ;
   - shft_asums_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 50220 99000 ) FS ;
   - shft_asums_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 44280 43200 ) N ;
   - shft_acomp_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12960 246600 ) FS ;
   - shft_acomp_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18360 268200 ) FS ;
   - shft_acomp_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 268200 ) FS ;
   - shft_acomp_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 256500 ) N ;
   - shft_acomp_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 246600 ) FS ;
   - shft_acomp_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 256500 ) N ;
   - shft_acomp_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 268200 ) FS ;
   - shft_acomp_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 268200 ) FS ;
   - shft_acomp_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 23220 163800 ) FS ;
   - shft_acomp_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 26460 163800 ) FS ;
   - shft_acomp_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 52920 35100 ) FS ;
   - shft_acomp_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 57780 108000 ) N ;
   - shft_acomp_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 64800 42300 ) N ;
   - shft_acomp_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 34020 35100 ) FS ;
   - shft_acomp_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 55080 78300 ) FS ;
   - shft_acomp_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 48600 35100 ) FS ;
   - shft_acomp_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 43740 35100 ) FS ;
   - shft_acomp_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 38880 35100 ) FS ;
   - shft_acomp_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 49140 43200 ) N ;
   - shft_acomp_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 54000 43200 ) N ;
   - shft_acomp_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 57240 35100 ) FS ;
   - shft_acomp_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 59400 43200 ) N ;
   - shft_acomp_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 166320 149400 ) N ;
   - shft_acomp_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 166320 162900 ) FS ;
   - shft_acomp_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 174960 151200 ) N ;
   - shft_acomp_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 162540 151200 ) N ;
   - shft_acomp_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 149040 127800 ) N ;
   - shft_acomp_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 155520 141300 ) FS ;
   - shft_acomp_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 146880 129600 ) N ;
   - shft_acomp_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 155520 129600 ) N ;
   - shft_acomp_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 156060 107100 ) N ;
   - shft_acomp_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 147420 108000 ) N ;
   - shft_acomp_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 166320 108900 ) N ;
   - shft_acomp_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 161460 99900 ) FS ;
   - shft_acomp_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 157680 85500 ) N ;
   - shft_acomp_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 149580 86400 ) N ;
   - shft_acomp_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 166860 87300 ) N ;
   - shft_acomp_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 155520 78300 ) FS ;
   - shft_acomp_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 146880 63900 ) N ;
   - shft_acomp_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 146880 77400 ) FS ;
   - shft_acomp_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 142020 65700 ) N ;
   - shft_acomp_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 145260 56700 ) FS ;
   - shft_acomp_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 141480 31500 ) FS ;
   - shft_acomp_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 136620 43200 ) N ;
   - shft_acomp_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 137700 19800 ) N ;
   - shft_acomp_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 136620 35100 ) FS ;
   - shft_acomp_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 124200 18000 ) N ;
   - shft_acomp_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 131220 18900 ) N ;
   - shft_acomp_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 120960 19800 ) N ;
   - shft_acomp_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 100980 19800 ) N ;
   - shft_acomp_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 73980 18000 ) N ;
   - shft_acomp_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 82620 18900 ) N ;
   - shft_acomp_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 61560 35100 ) FS ;
   - shft_acomp_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 90180 19800 ) N ;
   - shft_acomp_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 21600 150300 ) N ;
   - shft_acomp_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 25380 150300 ) N ;
   - shft_acomp_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 152280 150300 ) N ;
   - shft_acomp_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 158220 128700 ) N ;
   - shft_acomp_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 135540 108000 ) N ;
   - shft_acomp_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 138240 86400 ) N ;
   - shft_acomp_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 156060 64800 ) N ;
   - shft_acomp_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 147420 55800 ) FS ;
   - shft_acomp_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 110700 18900 ) N ;
   - shft_acomp_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 75600 34200 ) FS ;
   - shft_acomp_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 164160 172800 ) N ;
   - shft_acomp_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 29700 163800 ) FS ;
   - shft_acomp_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 18360 163800 ) FS ;
   - shft_acomp_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 191700 ) N ;
   - shft_acomp_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 234900 ) N ;
   - shft_acomp_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 213300 ) N ;
   - shft_acomp_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 203400 ) FS ;
   - shft_acomp_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12420 191700 ) N ;
   - shft_acomp_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 203400 ) FS ;
   - shft_acomp_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 225000 ) FS ;
   - shft_acomp_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 213300 ) N ;
   - shft_acomp_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 20520 256500 ) N ;
   - shft_acomp_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 36720 181800 ) FS ;
   - shft_acomp_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 213300 ) N ;
   - shft_acomp_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19440 246600 ) FS ;
   - shft_acomp_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 268200 ) FS ;
   - shft_acomp_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15660 256500 ) N ;
   - shft_acomp_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 33480 203400 ) FS ;
   - shft_acomp_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21600 225000 ) FS ;
   - shft_acomp_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 157140 162900 ) FS ;
   - shft_acomp_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 144180 141300 ) FS ;
   - shft_acomp_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 139320 119700 ) FS ;
   - shft_acomp_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 145800 99000 ) FS ;
   - shft_acomp_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 135000 77400 ) FS ;
   - shft_acomp_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 150660 34200 ) FS ;
   - shft_acomp_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 140940 18900 ) N ;
   - shft_acomp_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 65340 34200 ) FS ;
   - shft_acomp_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 31320 150300 ) N ;
   - shft_asrc1_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 147960 151200 ) N ;
   - shft_asrc1_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 156600 100800 ) FS ;
   - shft_asrc1_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 162540 36000 ) FS ;
   - shft_asrc1_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 150120 19800 ) N ;
   - shft_asrc1_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 69660 19800 ) N ;
   - shft_asrc1_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 24840 171000 ) N ;
   - shft_asrc1_asetGND0 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 159300 172800 ) N ;
   - shft_asrc1_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 160920 79200 ) FS ;
   - shft_asrc1_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 149040 121500 ) FS ;
   - shft_asub_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35100 18000 ) N ;
   - shft_asub_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 12960 18000 ) N ;
   - shft_asub_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 19440 18000 ) N ;
   - shft_asub_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 26460 18000 ) N ;
   - shft_asub_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 39420 18000 ) N ;
   - shft_asub_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 30780 18000 ) N ;
   - shft_asub_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16200 18000 ) N ;
   - shft_asub_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 18000 ) N ;
   - shft_asub_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 37800 99900 ) FS ;
   - shft_asub_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 23220 108000 ) N ;
   - shft_asub_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 67500 142200 ) FS ;
   - shft_asub_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 34020 128700 ) N ;
   - shft_asub_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 48600 127800 ) N ;
   - shft_asub_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 50220 150300 ) N ;
   - shft_asub_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 40500 127800 ) N ;
   - shft_asub_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 61560 142200 ) FS ;
   - shft_asub_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 55620 142200 ) FS ;
   - shft_asub_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 50220 142200 ) FS ;
   - shft_asub_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 47520 150300 ) N ;
   - shft_asub_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45900 142200 ) FS ;
   - shft_asub_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 73980 142200 ) FS ;
   - shft_asub_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 42120 142200 ) FS ;
   - shft_asub_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 131760 127800 ) N ;
   - shft_asub_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 130680 141300 ) FS ;
   - shft_asub_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 127440 129600 ) N ;
   - shft_asub_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 129600 129600 ) N ;
   - shft_asub_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 119340 107100 ) N ;
   - shft_asub_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 127980 108000 ) N ;
   - shft_asub_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 115560 108900 ) N ;
   - shft_asub_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 130140 99900 ) FS ;
   - shft_asub_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 125280 74700 ) FS ;
   - shft_asub_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 124740 86400 ) N ;
   - shft_asub_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 113400 78300 ) FS ;
   - shft_asub_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 119340 78300 ) FS ;
   - shft_asub_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 113940 53100 ) FS ;
   - shft_asub_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 120960 55800 ) FS ;
   - shft_asub_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 111240 56700 ) FS ;
   - shft_asub_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 120960 44100 ) N ;
   - shft_asub_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 112320 31500 ) FS ;
   - shft_asub_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 112860 43200 ) N ;
   - shft_asub_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 108540 35100 ) FS ;
   - shft_asub_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 104220 35100 ) FS ;
   - shft_asub_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 95580 31500 ) FS ;
   - shft_asub_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 93960 43200 ) N ;
   - shft_asub_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 86400 35100 ) FS ;
   - shft_asub_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 63720 56700 ) FS ;
   - shft_asub_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 65340 63900 ) N ;
   - shft_asub_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 59940 64800 ) N ;
   - shft_asub_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 71820 65700 ) N ;
   - shft_asub_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 51300 78300 ) FS ;
   - shft_asub_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 43200 74700 ) FS ;
   - shft_asub_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 42120 86400 ) N ;
   - shft_asub_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 56160 87300 ) N ;
   - shft_asub_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 38880 78300 ) FS ;
   - shft_asub_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 26460 64800 ) N ;
   - shft_asub_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 25920 78300 ) FS ;
   - shft_asub_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 118260 128700 ) N ;
   - shft_asub_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 104220 119700 ) FS ;
   - shft_asub_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 118800 99000 ) FS ;
   - shft_asub_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 107460 64800 ) N ;
   - shft_asub_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 125820 43200 ) N ;
   - shft_asub_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 93420 55800 ) FS ;
   - shft_asub_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 51300 64800 ) N ;
   - shft_asub_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 47520 86400 ) N ;
   - shft_asub_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 143100 151200 ) N ;
   - shft_asub_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 25380 99900 ) FS ;
   - shft_asub_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 36180 107100 ) N ;
   - shft_asub_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 22680 32400 ) FS ;
   - shft_asub_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 17280 85500 ) N ;
   - shft_asub_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 63900 ) N ;
   - shft_asub_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24300 42300 ) N ;
   - shft_asub_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 9720 18000 ) N ;
   - shft_asub_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 32400 ) FS ;
   - shft_asub_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 63900 ) N ;
   - shft_asub_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 16200 54000 ) FS ;
   - shft_asub_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 118800 141300 ) FS ;
   - shft_asub_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 125280 119700 ) FS ;
   - shft_asub_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 113940 86400 ) N ;
   - shft_asub_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 117180 64800 ) N ;
   - shft_asub_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 120960 34200 ) FS ;
   - shft_asub_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 82620 43200 ) N ;
   - shft_asub_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 60480 77400 ) FS ;
   - shft_asub_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 33480 86400 ) N ;
   - shft_asub_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 30240 99000 ) FS ;
   - shft_asrc2_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 135540 121500 ) FS ;
   - shft_asrc2_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 126900 65700 ) N ;
   - shft_asrc2_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 90720 36000 ) FS ;
   - shft_asrc2_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 70200 79200 ) FS ;
   - shft_asrc2_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 41580 100800 ) FS ;
   - shft_asrc2_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 25920 107100 ) N ;
   - shft_asrc2_asetGND0 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 138780 143100 ) FS ;
   - shft_asrc2_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 131760 36000 ) FS ;
   - shft_asrc2_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 132840 87300 ) N ;
   - pre_aadderLeft_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 349920 18000 ) N ;
   - pre_aadderLeft_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 373680 42300 ) N ;
   - pre_aadderLeft_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 372600 18000 ) N ;
   - pre_aadderLeft_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 360720 18000 ) N ;
   - pre_aadderLeft_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 344520 18000 ) N ;
   - pre_aadderLeft_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 355320 18000 ) N ;
   - pre_aadderLeft_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 372060 32400 ) FS ;
   - pre_aadderLeft_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 366660 18000 ) N ;
   - pre_aadderLeft_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 347220 86400 ) N ;
   - pre_aadderLeft_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 356400 108000 ) N ;
   - pre_aadderLeft_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 307800 99900 ) FS ;
   - pre_aadderLeft_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 333180 108000 ) N ;
   - pre_aadderLeft_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 302940 107100 ) N ;
   - pre_aadderLeft_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 320760 108000 ) N ;
   - pre_aadderLeft_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 324540 107100 ) N ;
   - pre_aadderLeft_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 313200 99900 ) FS ;
   - pre_aadderLeft_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 319140 99900 ) FS ;
   - pre_aadderLeft_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 324540 99900 ) FS ;
   - pre_aadderLeft_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316980 108000 ) N ;
   - pre_aadderLeft_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 313200 108000 ) N ;
   - pre_aadderLeft_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 302940 99900 ) FS ;
   - pre_aadderLeft_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 309420 108000 ) N ;
   - pre_aadderLeft_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 263520 127800 ) N ;
   - pre_aadderLeft_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 271080 141300 ) FS ;
   - pre_aadderLeft_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 258120 129600 ) N ;
   - pre_aadderLeft_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 260820 129600 ) N ;
   - pre_aadderLeft_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 251100 107100 ) N ;
   - pre_aadderLeft_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 256500 119700 ) FS ;
   - pre_aadderLeft_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 236520 108900 ) N ;
   - pre_aadderLeft_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 253260 99900 ) FS ;
   - pre_aadderLeft_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 244620 85500 ) N ;
   - pre_aadderLeft_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 245160 99000 ) FS ;
   - pre_aadderLeft_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 239760 99900 ) FS ;
   - pre_aadderLeft_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 252720 87300 ) N ;
   - pre_aadderLeft_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 238140 74700 ) FS ;
   - pre_aadderLeft_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 247860 77400 ) FS ;
   - pre_aadderLeft_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 225720 78300 ) FS ;
   - pre_aadderLeft_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 257040 78300 ) FS ;
   - pre_aadderLeft_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 251640 53100 ) FS ;
   - pre_aadderLeft_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 257040 64800 ) N ;
   - pre_aadderLeft_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 244620 44100 ) N ;
   - pre_aadderLeft_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 265680 87300 ) N ;
   - pre_aadderLeft_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 278640 85500 ) N ;
   - pre_aadderLeft_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 283500 99000 ) FS ;
   - pre_aadderLeft_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 273780 65700 ) N ;
   - pre_aadderLeft_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 283500 108900 ) N ;
   - pre_aadderLeft_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 290520 96300 ) FS ;
   - pre_aadderLeft_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 286740 108000 ) N ;
   - pre_aadderLeft_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 284040 78300 ) FS ;
   - pre_aadderLeft_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 298620 99900 ) FS ;
   - pre_aadderLeft_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 296460 74700 ) FS ;
   - pre_aadderLeft_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 295380 86400 ) N ;
   - pre_aadderLeft_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 281880 65700 ) N ;
   - pre_aadderLeft_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 290520 78300 ) FS ;
   - pre_aadderLeft_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 343980 120600 ) FS ;
   - pre_aadderLeft_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 342360 108000 ) N ;
   - pre_aadderLeft_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 260280 141300 ) FS ;
   - pre_aadderLeft_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 248940 128700 ) N ;
   - pre_aadderLeft_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 240840 108000 ) N ;
   - pre_aadderLeft_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 255960 86400 ) N ;
   - pre_aadderLeft_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 247320 64800 ) N ;
   - pre_aadderLeft_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 273240 99000 ) FS ;
   - pre_aadderLeft_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 281340 119700 ) FS ;
   - pre_aadderLeft_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 286200 86400 ) N ;
   - pre_aadderLeft_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 276480 151200 ) N ;
   - pre_aadderLeft_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 362880 108000 ) N ;
   - pre_aadderLeft_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 347220 63900 ) N ;
   - pre_aadderLeft_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 359100 54000 ) FS ;
   - pre_aadderLeft_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 351540 85500 ) N ;
   - pre_aadderLeft_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 357480 75600 ) FS ;
   - pre_aadderLeft_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 366120 63900 ) N ;
   - pre_aadderLeft_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 359640 42300 ) N ;
   - pre_aadderLeft_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 363960 54000 ) FS ;
   - pre_aadderLeft_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 356400 85500 ) N ;
   - pre_aadderLeft_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 360180 63900 ) N ;
   - pre_aadderLeft_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 270000 128700 ) N ;
   - pre_aadderLeft_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 259200 108000 ) N ;
   - pre_aadderLeft_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 257580 99000 ) FS ;
   - pre_aadderLeft_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 263520 77400 ) FS ;
   - pre_aadderLeft_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 263520 64800 ) N ;
   - pre_aadderLeft_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 273240 108000 ) N ;
   - pre_aadderLeft_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 292680 119700 ) FS ;
   - pre_aadderLeft_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 301320 86400 ) N ;
   - pre_aadderLeft_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 346140 99000 ) FS ;
   - pre_amerge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 246240 119700 ) FS ;
   - pre_amerge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 217080 107100 ) N ;
   - pre_amerge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 207360 85500 ) N ;
   - pre_amerge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 218160 63900 ) N ;
   - pre_amerge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 239220 34200 ) FS ;
   - pre_amerge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 255420 42300 ) N ;
   - pre_amerge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 279720 55800 ) FS ;
   - pre_amerge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 278640 42300 ) N ;
   - pre_amerge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 334800 18000 ) N ;
   - pre_amerge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 326160 63900 ) N ;
   - pre_amerge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 319680 54000 ) FS ;
   - pre_amerge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 328860 32400 ) FS ;
   - pre_amerge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 329400 18000 ) N ;
   - pre_amerge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 334800 32400 ) FS ;
   - pre_amerge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 319680 63900 ) N ;
   - pre_amerge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 323460 42300 ) N ;
   - pre_amerge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 306720 35100 ) FS ;
   - pre_amerge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 314280 64800 ) N ;
   - pre_amerge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 305640 42300 ) N ;
   - pre_amerge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 323460 35100 ) FS ;
   - pre_amerge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 309960 56700 ) FS ;
   - pre_amerge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 310500 35100 ) FS ;
   - pre_amerge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 314280 35100 ) FS ;
   - pre_amerge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 318600 35100 ) FS ;
   - pre_amerge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 319680 43200 ) N ;
   - pre_amerge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 315900 43200 ) N ;
   - pre_amerge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 303480 35100 ) FS ;
   - pre_amerge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312120 43200 ) N ;
   - pre_amerge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203580 86400 ) N ;
   - pre_amerge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 206820 119700 ) FS ;
   - pre_amerge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 205200 108000 ) N ;
   - pre_amerge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 205740 99000 ) FS ;
   - pre_amerge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 210600 77400 ) FS ;
   - pre_amerge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 227340 64800 ) N ;
   - pre_amerge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 237060 64800 ) N ;
   - pre_amerge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 265140 34200 ) FS ;
   - pre_amerge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 276480 18900 ) N ;
   - pre_amerge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 346140 43200 ) N ;
   - pre_amerge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 332100 43200 ) N ;
   - pre_amerge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 324000 56700 ) FS ;
   - pre_amerge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 277020 35100 ) FS ;
   - pre_amerge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 340200 18900 ) N ;
   - pre_amerge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 340200 35100 ) FS ;
   - pre_amerge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 327780 43200 ) N ;
   - pre_amerge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 347760 35100 ) FS ;
   - pre_amerge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 250020 43200 ) N ;
   - pre_amerge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 315360 56700 ) FS ;
   - pre_amerge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 352620 56700 ) FS ;
   - pre_amerge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 331020 56700 ) FS ;
   - pre_amerge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 352080 43200 ) N ;
   - pre_amerge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 210600 64800 ) N ;
   - pre_amerge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 199260 108000 ) N ;
   - pre_amerge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 338580 43200 ) N ;
   - pre_amerge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 228960 43200 ) N ;
   - pre_amerge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 348300 56700 ) FS ;
   - pre_amerge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 214380 64800 ) N ;
   - pre_amerge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 288360 18000 ) N ;
   - pre_amerge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 323460 18000 ) N ;
   - pre_amerge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 311580 18000 ) N ;
   - pre_amerge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 300780 18000 ) N ;
   - pre_amerge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 270000 18000 ) N ;
   - pre_amerge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 294840 18000 ) N ;
   - pre_amerge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 317520 18000 ) N ;
   - pre_amerge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 306180 18000 ) N ;
   - pre_amerge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 332640 63900 ) N ;
   - pre_amerge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 329940 117900 ) FS ;
   - pre_amerge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 329400 107100 ) N ;
   - pre_amerge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 341820 85500 ) N ;
   - pre_amerge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 335340 54000 ) FS ;
   - pre_amerge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 342900 75600 ) FS ;
   - pre_amerge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 325620 117900 ) FS ;
   - pre_amerge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 329940 97200 ) FS ;
   - pre_amerge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 205740 78300 ) FS ;
   - pre_amerge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 201420 120600 ) FS ;
   - pre_amerge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 340740 56700 ) FS ;
   - pre_amerge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 339120 64800 ) N ;
   - pre_asplit_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 358560 127800 ) N ;
   - pre_asplit_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 370440 149400 ) N ;
   - pre_asplit_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 361800 139500 ) FS ;
   - pre_asplit_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 351540 127800 ) N ;
   - pre_asplit_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 359100 117900 ) FS ;
   - pre_asplit_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 345060 127800 ) N ;
   - pre_asplit_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 366660 139500 ) FS ;
   - pre_asplit_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 356940 139500 ) FS ;
   - pre_asplit_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 332640 150300 ) N ;
   - pre_asplit_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 333720 163800 ) FS ;
   - pre_asplit_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 313740 149400 ) N ;
   - pre_asplit_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 349380 150300 ) N ;
   - pre_asplit_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 337500 163800 ) FS ;
   - pre_asplit_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 340740 150300 ) N ;
   - pre_asplit_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 358560 150300 ) N ;
   - pre_asplit_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 353700 150300 ) N ;
   - pre_asplit_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 348840 163800 ) FS ;
   - pre_asplit_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 345060 150300 ) N ;
   - pre_asplit_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 328320 150300 ) N ;
   - pre_asplit_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 341820 163800 ) FS ;
   - pre_asplit_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 339120 128700 ) N ;
   - pre_asplit_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316980 163800 ) FS ;
   - pre_asplit_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 321300 150300 ) N ;
   - pre_asplit_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 334260 120600 ) FS ;
   - pre_asplit_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 315360 119700 ) FS ;
   - pre_asplit_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 267840 171900 ) N ;
   - pre_asplit_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 255960 171900 ) N ;
   - pre_asplit_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 264060 150300 ) N ;
   - pre_asplit_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 234360 150300 ) N ;
   - pre_asplit_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 264600 119700 ) FS ;
   - pre_asplit_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 278640 128700 ) N ;
   - pre_asplit_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 295920 128700 ) N ;
   - pre_asplit_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 287280 128700 ) N ;
   - pre_asplit_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 338040 120600 ) FS ;
   - pre_asplit_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 332640 142200 ) FS ;
   - pre_asplit_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 349920 120600 ) FS ;
   - pre_asplit_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 328320 142200 ) FS ;
   - pre_asplit_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 359640 161100 ) FS ;
   - pre_asplit_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 344520 181800 ) FS ;
   - pre_asplit_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 362880 181800 ) FS ;
   - pre_asplit_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 352620 171000 ) N ;
   - pre_asplit_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 363960 149400 ) N ;
   - pre_asplit_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 355860 161100 ) FS ;
   - pre_asplit_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353700 181800 ) FS ;
   - pre_asplit_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 363420 171000 ) N ;
   - pre_asplit_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 366660 120600 ) FS ;
   - pre_asplit_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 336420 108000 ) N ;
   - pre_asplit_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 339120 141300 ) FS ;
   - pre_asrc97_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 230580 143100 ) FS ;
   - pre_asrc97_asetGND3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 216000 87300 ) N ;
   - pre_asrc97_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 266760 57600 ) FS ;
   - pre_asrc97_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 308880 65700 ) N ;
   - pre_asrc97_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 299700 36000 ) FS ;
   - pre_asrc97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 340740 99900 ) FS ;
   - pre_asrc97_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 248940 185400 ) FS ;
   - pre_asrc97_asetGND4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 264060 19800 ) N ;
   - pre_asrc97_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 229500 121500 ) FS ;
   - pre_acp1_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 191160 184500 ) FS ;
   - pre_acp1_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 200880 206100 ) FS ;
   - pre_acp1_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 198180 191700 ) N ;
   - pre_acp1_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187920 192600 ) N ;
   - pre_acp1_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 196020 206100 ) FS ;
   - pre_acp1_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187380 184500 ) FS ;
   - pre_acp1_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 184140 192600 ) N ;
   - pre_acp1_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 179820 192600 ) N ;
   - pre_acp1_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 191700 192600 ) N ;
   - pre_acp1_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 194940 192600 ) N ;
   - pre_acp1_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 194940 184500 ) FS ;
   - pre_acp1_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 192780 206100 ) FS ;
   - pre_acp1_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 207900 192600 ) N ;
   - pre_acp1_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 255960 192600 ) N ;
   - pre_acp1_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 292680 142200 ) FS ;
   - pre_acp1_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 198720 183600 ) FS ;
   - pre_acp1_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 265680 206100 ) FS ;
   - pre_acp1_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 324000 139500 ) FS ;
   - pre_acp1_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 259740 191700 ) N ;
   - pre_acp1_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 288360 161100 ) FS ;
   - pre_acp1_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 315900 139500 ) FS ;
   - pre_acp1_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 332640 127800 ) N ;
   - pre_acp1_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 319680 139500 ) FS ;
   - pre_acp1_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 279720 171000 ) N ;
   - pre_acp1_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 297000 139500 ) FS ;
   - pre_acp1_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 309420 120600 ) FS ;
   - pre_acp1_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 248400 192600 ) N ;
   - pre_acp1_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 184140 206100 ) FS ;
   - pre_aadderRight_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 359100 32400 ) FS ;
   - pre_aadderRight_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 376920 54000 ) FS ;
   - pre_aadderRight_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 368820 54000 ) FS ;
   - pre_aadderRight_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 364500 42300 ) N ;
   - pre_aadderRight_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 353160 32400 ) FS ;
   - pre_aadderRight_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 365580 32400 ) FS ;
   - pre_aadderRight_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 373680 54000 ) FS ;
   - pre_aadderRight_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 369360 42300 ) N ;
   - pre_aadderRight_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 350460 78300 ) FS ;
   - pre_aadderRight_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 353700 99900 ) FS ;
   - pre_aadderRight_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 306720 78300 ) FS ;
   - pre_aadderRight_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 335880 99900 ) FS ;
   - pre_aadderRight_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 313200 85500 ) N ;
   - pre_aadderRight_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 331020 86400 ) N ;
   - pre_aadderRight_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 335880 85500 ) N ;
   - pre_aadderRight_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 320220 78300 ) FS ;
   - pre_aadderRight_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 327780 78300 ) FS ;
   - pre_aadderRight_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 335340 78300 ) FS ;
   - pre_aadderRight_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 326700 86400 ) N ;
   - pre_aadderRight_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 322380 86400 ) N ;
   - pre_aadderRight_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 313200 78300 ) FS ;
   - pre_aadderRight_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 319140 86400 ) N ;
   - pre_aadderRight_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 254340 149400 ) N ;
   - pre_aadderRight_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 252180 162900 ) FS ;
   - pre_aadderRight_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 249480 151200 ) N ;
   - pre_aadderRight_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 245160 151200 ) N ;
   - pre_aadderRight_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 234360 127800 ) N ;
   - pre_aadderRight_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 242460 128700 ) N ;
   - pre_aadderRight_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 214920 129600 ) N ;
   - pre_aadderRight_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 230580 129600 ) N ;
   - pre_aadderRight_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 223560 96300 ) FS ;
   - pre_aadderRight_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 228420 108000 ) N ;
   - pre_aadderRight_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 217620 99900 ) FS ;
   - pre_aadderRight_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 233820 99900 ) FS ;
   - pre_aadderRight_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 229500 74700 ) FS ;
   - pre_aadderRight_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 228420 86400 ) N ;
   - pre_aadderRight_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 221400 78300 ) FS ;
   - pre_aadderRight_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 240840 56700 ) FS ;
   - pre_aadderRight_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 245160 18000 ) N ;
   - pre_aadderRight_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 250560 34200 ) FS ;
   - pre_aadderRight_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 242460 19800 ) N ;
   - pre_aadderRight_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 259740 35100 ) FS ;
   - pre_aadderRight_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 270540 42300 ) N ;
   - pre_aadderRight_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 273240 55800 ) FS ;
   - pre_aadderRight_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 266220 44100 ) N ;
   - pre_aadderRight_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 277560 65700 ) N ;
   - pre_aadderRight_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 293760 53100 ) FS ;
   - pre_aadderRight_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 302400 55800 ) FS ;
   - pre_aadderRight_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 289440 56700 ) FS ;
   - pre_aadderRight_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 293760 44100 ) N ;
   - pre_aadderRight_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 287820 31500 ) FS ;
   - pre_aadderRight_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 287820 43200 ) N ;
   - pre_aadderRight_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 283500 35100 ) FS ;
   - pre_aadderRight_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 295920 35100 ) FS ;
   - pre_aadderRight_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 372060 108000 ) N ;
   - pre_aadderRight_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 363420 99900 ) FS ;
   - pre_aadderRight_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 262440 162900 ) FS ;
   - pre_aadderRight_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 249480 141300 ) FS ;
   - pre_aadderRight_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 234900 119700 ) FS ;
   - pre_aadderRight_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 234900 86400 ) N ;
   - pre_aadderRight_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 243000 55800 ) FS ;
   - pre_aadderRight_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 268920 86400 ) N ;
   - pre_aadderRight_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 293220 108000 ) N ;
   - pre_aadderRight_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 286200 64800 ) N ;
   - pre_aadderRight_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 253260 185400 ) FS ;
   - pre_aadderRight_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 357480 99900 ) FS ;
   - pre_aadderRight_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 353700 63900 ) N ;
   - pre_aadderRight_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 372600 63900 ) N ;
   - pre_aadderRight_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 369360 97200 ) FS ;
   - pre_aadderRight_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 375300 85500 ) N ;
   - pre_aadderRight_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 364500 75600 ) FS ;
   - pre_aadderRight_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 376920 63900 ) N ;
   - pre_aadderRight_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 371520 75600 ) FS ;
   - pre_aadderRight_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 373680 97200 ) FS ;
   - pre_aadderRight_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 369900 85500 ) N ;
   - pre_aadderRight_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 244620 171900 ) N ;
   - pre_aadderRight_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 219780 128700 ) N ;
   - pre_aadderRight_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 218160 119700 ) FS ;
   - pre_aadderRight_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 219240 86400 ) N ;
   - pre_aadderRight_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 253260 18900 ) N ;
   - pre_aadderRight_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 258120 55800 ) FS ;
   - pre_aadderRight_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 297540 64800 ) N ;
   - pre_aadderRight_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 296460 43200 ) N ;
   - pre_aadderRight_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 361260 86400 ) N ;
   - pre_asrc65_aset1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 268920 108900 ) N ;
   - pre_asrc65_aset5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 275940 121500 ) FS ;
   - pre_asrc65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 349380 107100 ) N ;
   - pre_asrc65_aset0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 278100 143100 ) FS ;
   - pre_asrc65_aset6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 304020 121500 ) FS ;
   - pre_asrc65_aset7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 309960 87300 ) N ;
   - pre_asrc65_aset2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 268380 100800 ) FS ;
   - pre_asrc65_aset3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 277020 79200 ) FS ;
   - pre_asrc65_aset4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 270000 57600 ) FS ;
   - check__lower_asrcNeg123_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 342360 378000 ) FS ;
   - check__lower_asrcNeg123_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 335340 335700 ) FS ;
   - check__lower_asrcNeg123_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 312120 323100 ) N ;
   - check__lower_asrcNeg123_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 277020 343800 ) N ;
   - check__lower_asrcNeg123_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 270540 343800 ) N ;
   - check__lower_asrcNeg123_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 120420 377100 ) FS ;
   - check__lower_asrcNeg123_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 339660 386100 ) N ;
   - check__lower_asrcNeg123_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 324000 343800 ) N ;
   - check__lower_asrcNeg123_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 355860 301500 ) N ;
   - check__lower_aand_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 145800 333900 ) FS ;
   - check__lower_aand_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 118260 322200 ) N ;
   - check__lower_aand_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 103680 334800 ) FS ;
   - check__lower_aand_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 123660 321300 ) N ;
   - check__lower_aand_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 114480 334800 ) FS ;
   - check__lower_aand_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 108000 334800 ) FS ;
   - check__lower_aand_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 115560 322200 ) N ;
   - check__lower_aand_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 112320 322200 ) N ;
   - check__lower_aand_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 108540 322200 ) N ;
   - check__lower_aand_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 120420 334800 ) FS ;
   - check__lower_aand_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 133380 334800 ) FS ;
   - check__lower_aand_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 120960 322200 ) N ;
   - check__lower_aand_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 126900 334800 ) FS ;
   - check__lower_aand_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 90720 314100 ) FS ;
   - check__lower_aand_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 114480 314100 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 114480 299700 ) N ;
   - check__lower_aand_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 98820 332100 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 103680 321300 ) N ;
   - check__lower_aand_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 110160 311400 ) FS ;
   - check__lower_aand_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 119880 299700 ) N ;
   - check__lower_aand_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 109080 299700 ) N ;
   - check__lower_aand_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 98820 321300 ) N ;
   - check__lower_aand_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 105300 311400 ) FS ;
   - check__lower_aand_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 97200 313200 ) FS ;
   - check__lower_aand_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 94500 323100 ) N ;
   - check__lower_aand_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 78840 314100 ) FS ;
   - check__lower_aand_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 72360 314100 ) FS ;
   - check__lower_aand_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 205200 334800 ) FS ;
   - check__lower_acmp97_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 44280 374400 ) FS ;
   - check__lower_acmp97_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 57780 384300 ) N ;
   - check__lower_acmp97_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 51300 384300 ) N ;
   - check__lower_acmp97_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 56160 374400 ) FS ;
   - check__lower_acmp97_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 38340 374400 ) FS ;
   - check__lower_acmp97_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 50220 374400 ) FS ;
   - check__lower_acmp97_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 54540 384300 ) N ;
   - check__lower_acmp97_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 48060 384300 ) N ;
   - check__lower_acmp97_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 128520 355500 ) FS ;
   - check__lower_acmp97_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 119340 363600 ) N ;
   - check__lower_acmp97_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 334800 ) FS ;
   - check__lower_acmp97_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203580 355500 ) FS ;
   - check__lower_acmp97_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 247320 334800 ) FS ;
   - check__lower_acmp97_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 223020 334800 ) FS ;
   - check__lower_acmp97_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 212220 342000 ) N ;
   - check__lower_acmp97_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 234900 334800 ) FS ;
   - check__lower_acmp97_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 231120 334800 ) FS ;
   - check__lower_acmp97_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 227340 334800 ) FS ;
   - check__lower_acmp97_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 228420 342900 ) N ;
   - check__lower_acmp97_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 232740 342900 ) N ;
   - check__lower_acmp97_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 243000 334800 ) FS ;
   - check__lower_acmp97_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 237600 342900 ) N ;
   - check__lower_acmp97_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 370440 351900 ) FS ;
   - check__lower_acmp97_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 363960 354600 ) FS ;
   - check__lower_acmp97_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 378000 355500 ) FS ;
   - check__lower_acmp97_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 372600 343800 ) N ;
   - check__lower_acmp97_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 369360 321300 ) N ;
   - check__lower_acmp97_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 366120 333900 ) FS ;
   - check__lower_acmp97_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 366120 323100 ) N ;
   - check__lower_acmp97_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 363420 334800 ) FS ;
   - check__lower_acmp97_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 358560 321300 ) N ;
   - check__lower_acmp97_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 352620 322200 ) N ;
   - check__lower_acmp97_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 361260 314100 ) FS ;
   - check__lower_acmp97_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 339120 355500 ) FS ;
   - check__lower_acmp97_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 331020 351900 ) FS ;
   - check__lower_acmp97_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 329400 363600 ) N ;
   - check__lower_acmp97_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 326700 355500 ) FS ;
   - check__lower_acmp97_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 330480 377100 ) FS ;
   - check__lower_acmp97_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 323460 373500 ) FS ;
   - check__lower_acmp97_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 317520 376200 ) FS ;
   - check__lower_acmp97_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 323460 364500 ) N ;
   - check__lower_acmp97_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 314820 377100 ) FS ;
   - check__lower_acmp97_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 308880 362700 ) N ;
   - check__lower_acmp97_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 308880 376200 ) FS ;
   - check__lower_acmp97_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 318060 364500 ) N ;
   - check__lower_acmp97_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 304560 364500 ) N ;
   - check__lower_acmp97_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 302400 351900 ) FS ;
   - check__lower_acmp97_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 294840 354600 ) FS ;
   - check__lower_acmp97_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 311580 355500 ) FS ;
   - check__lower_acmp97_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 291060 355500 ) FS ;
   - check__lower_acmp97_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 262980 351900 ) FS ;
   - check__lower_acmp97_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 272700 354600 ) FS ;
   - check__lower_acmp97_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 251100 343800 ) N ;
   - check__lower_acmp97_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 270000 355500 ) FS ;
   - check__lower_acmp97_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 139320 377100 ) FS ;
   - check__lower_acmp97_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 138240 363600 ) N ;
   - check__lower_acmp97_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 354240 354600 ) FS ;
   - check__lower_acmp97_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 353700 333900 ) FS ;
   - check__lower_acmp97_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 342900 322200 ) N ;
   - check__lower_acmp97_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 332640 342900 ) N ;
   - check__lower_acmp97_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 315900 354600 ) FS ;
   - check__lower_acmp97_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 296460 342900 ) N ;
   - check__lower_acmp97_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 283500 342900 ) N ;
   - check__lower_acmp97_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 253800 354600 ) FS ;
   - check__lower_acmp97_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 360720 364500 ) N ;
   - check__lower_acmp97_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 123120 363600 ) N ;
   - check__lower_acmp97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 124200 355500 ) FS ;
   - check__lower_acmp97_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 64800 342000 ) N ;
   - check__lower_acmp97_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41580 362700 ) N ;
   - check__lower_acmp97_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 45360 352800 ) FS ;
   - check__lower_acmp97_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 54540 352800 ) FS ;
   - check__lower_acmp97_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 61560 332100 ) FS ;
   - check__lower_acmp97_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 59940 342000 ) N ;
   - check__lower_acmp97_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 48060 362700 ) N ;
   - check__lower_acmp97_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 49680 352800 ) FS ;
   - check__lower_acmp97_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 65880 384300 ) N ;
   - check__lower_acmp97_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 115560 374400 ) FS ;
   - check__lower_acmp97_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 85320 384300 ) N ;
   - check__lower_acmp97_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 75600 384300 ) N ;
   - check__lower_acmp97_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 61560 384300 ) N ;
   - check__lower_acmp97_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 70740 384300 ) N ;
   - check__lower_acmp97_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 102060 374400 ) FS ;
   - check__lower_acmp97_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 80460 384300 ) N ;
   - check__lower_acmp97_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 367740 363600 ) N ;
   - check__lower_acmp97_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 371520 333900 ) FS ;
   - check__lower_acmp97_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 339660 333900 ) FS ;
   - check__lower_acmp97_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 338580 363600 ) N ;
   - check__lower_acmp97_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 319680 385200 ) N ;
   - check__lower_acmp97_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 299700 376200 ) FS ;
   - check__lower_acmp97_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 288900 363600 ) N ;
   - check__lower_acmp97_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 273240 363600 ) N ;
   - check__lower_acmp97_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 128520 363600 ) N ;
   - check__lower_acmp123_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 46980 342000 ) N ;
   - check__lower_acmp123_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 65340 362700 ) N ;
   - check__lower_acmp123_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 66960 352800 ) FS ;
   - check__lower_acmp123_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 55080 342000 ) N ;
   - check__lower_acmp123_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41580 332100 ) FS ;
   - check__lower_acmp123_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 50760 342000 ) N ;
   - check__lower_acmp123_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 73980 352800 ) FS ;
   - check__lower_acmp123_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 60480 352800 ) FS ;
   - check__lower_acmp123_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 101520 363600 ) N ;
   - check__lower_acmp123_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 111780 377100 ) FS ;
   - check__lower_acmp123_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 235980 385200 ) N ;
   - check__lower_acmp123_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 213300 385200 ) N ;
   - check__lower_acmp123_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 242460 384300 ) N ;
   - check__lower_acmp123_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 219780 396900 ) FS ;
   - check__lower_acmp123_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 223560 384300 ) N ;
   - check__lower_acmp123_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 232740 385200 ) N ;
   - check__lower_acmp123_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 228960 385200 ) N ;
   - check__lower_acmp123_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 233280 396900 ) FS ;
   - check__lower_acmp123_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 204660 396900 ) FS ;
   - check__lower_acmp123_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187920 396900 ) FS ;
   - check__lower_acmp123_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 239220 385200 ) N ;
   - check__lower_acmp123_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 218700 385200 ) N ;
   - check__lower_acmp123_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 361260 373500 ) FS ;
   - check__lower_acmp123_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 360720 385200 ) N ;
   - check__lower_acmp123_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 369360 377100 ) FS ;
   - check__lower_acmp123_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 358020 377100 ) FS ;
   - check__lower_acmp123_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 346680 351900 ) FS ;
   - check__lower_acmp123_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 351000 363600 ) N ;
   - check__lower_acmp123_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 342900 355500 ) FS ;
   - check__lower_acmp123_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 347760 343800 ) N ;
   - check__lower_acmp123_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 345600 299700 ) N ;
   - check__lower_acmp123_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 343980 313200 ) FS ;
   - check__lower_acmp123_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 352620 301500 ) N ;
   - check__lower_acmp123_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 339660 323100 ) N ;
   - check__lower_acmp123_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 325620 321300 ) N ;
   - check__lower_acmp123_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 333180 322200 ) N ;
   - check__lower_acmp123_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 319680 314100 ) FS ;
   - check__lower_acmp123_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 321300 334800 ) FS ;
   - check__lower_acmp123_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 304560 321300 ) N ;
   - check__lower_acmp123_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 303480 333900 ) FS ;
   - check__lower_acmp123_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 300780 323100 ) N ;
   - check__lower_acmp123_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 297000 323100 ) N ;
   - check__lower_acmp123_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 291060 310500 ) FS ;
   - check__lower_acmp123_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 300780 313200 ) FS ;
   - check__lower_acmp123_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 287820 301500 ) N ;
   - check__lower_acmp123_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 292680 323100 ) N ;
   - check__lower_acmp123_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 283500 321300 ) N ;
   - check__lower_acmp123_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 285660 333900 ) FS ;
   - check__lower_acmp123_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 278640 323100 ) N ;
   - check__lower_acmp123_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 271620 334800 ) FS ;
   - check__lower_acmp123_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 251640 321300 ) N ;
   - check__lower_acmp123_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 254340 333900 ) FS ;
   - check__lower_acmp123_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 233820 323100 ) N ;
   - check__lower_acmp123_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 237600 323100 ) N ;
   - check__lower_acmp123_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 133920 377100 ) FS ;
   - check__lower_acmp123_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 126360 377100 ) FS ;
   - check__lower_acmp123_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 348840 376200 ) FS ;
   - check__lower_acmp123_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 356940 342900 ) N ;
   - check__lower_acmp123_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 333720 313200 ) FS ;
   - check__lower_acmp123_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 315900 322200 ) N ;
   - check__lower_acmp123_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 311040 333900 ) FS ;
   - check__lower_acmp123_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 279180 313200 ) FS ;
   - check__lower_acmp123_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 292680 333900 ) FS ;
   - check__lower_acmp123_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 261360 333900 ) FS ;
   - check__lower_acmp123_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 360180 397800 ) FS ;
   - check__lower_acmp123_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 106380 377100 ) FS ;
   - check__lower_acmp123_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 98820 355500 ) FS ;
   - check__lower_acmp123_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 56700 311400 ) FS ;
   - check__lower_acmp123_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 48060 332100 ) FS ;
   - check__lower_acmp123_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 48600 321300 ) N ;
   - check__lower_acmp123_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 44820 311400 ) FS ;
   - check__lower_acmp123_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 64800 299700 ) N ;
   - check__lower_acmp123_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 50760 311400 ) FS ;
   - check__lower_acmp123_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 54540 332100 ) FS ;
   - check__lower_acmp123_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41580 321300 ) N ;
   - check__lower_acmp123_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 59940 362700 ) N ;
   - check__lower_acmp123_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 104760 384300 ) N ;
   - check__lower_acmp123_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 92880 374400 ) FS ;
   - check__lower_acmp123_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 67500 374400 ) FS ;
   - check__lower_acmp123_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 54000 362700 ) N ;
   - check__lower_acmp123_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 62100 374400 ) FS ;
   - check__lower_acmp123_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 97740 374400 ) FS ;
   - check__lower_acmp123_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 72900 374400 ) FS ;
   - check__lower_acmp123_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 347220 385200 ) N ;
   - check__lower_acmp123_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 333180 376200 ) FS ;
   - check__lower_acmp123_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 351000 313200 ) FS ;
   - check__lower_acmp123_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 325080 333900 ) FS ;
   - check__lower_acmp123_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 309960 342900 ) N ;
   - check__lower_acmp123_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 308880 313200 ) FS ;
   - check__lower_acmp123_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 275400 333900 ) FS ;
   - check__lower_acmp123_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 257580 342900 ) N ;
   - check__lower_acmp123_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 106380 363600 ) N ;
   - check__lower_ainv_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 212760 333900 ) FS ;
   - check__lower_ainv_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 207900 342900 ) N ;
   - check__lower_ainv_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 166320 355500 ) FS ;
   - check__lower_ainv_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 186300 342000 ) N ;
   - check__lower_ainv_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 194400 355500 ) FS ;
   - check__lower_ainv_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 171180 355500 ) FS ;
   - check__lower_ainv_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203580 342900 ) N ;
   - check__lower_ainv_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 198720 342900 ) N ;
   - check__lower_ainv_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 197100 355500 ) FS ;
   - check__lower_ainv_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 191160 355500 ) FS ;
   - check__lower_ainv_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187380 355500 ) FS ;
   - check__lower_ainv_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 193860 342900 ) N ;
   - check__lower_ainv_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 183060 355500 ) FS ;
   - check__lower_ainv_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 73980 342000 ) N ;
   - check__lower_ainv_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 100980 342000 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 86400 311400 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 96120 342000 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 87480 332100 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 82080 321300 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 91260 299700 ) N ;
   - check__lower_ainv_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 82080 311400 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 93420 332100 ) FS ;
   - check__lower_ainv_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 88560 321300 ) N ;
   - check__lower_ainv_aelem__c_ac1_acx0 _0_0cell_0_0g0n1na_01ax0 
      + SOURCE NETLIST 
      + PLACED ( 89100 342900 ) N ;
   - check__lower_ainv_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 93420 356400 ) FS ;
   - check__lower_ainv_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 69660 342900 ) N ;
   - check__lower_ainv_ain _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 224640 342900 ) N ;
   - check__lower_asrcNeg97_asetGND1 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 376920 323100 ) N ;
   - check__lower_asrcNeg97_asetGND3 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 345600 378000 ) FS ;
   - check__lower_asrcNeg97_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 305640 386100 ) N ;
   - check__lower_asrcNeg97_asetGND6 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 299700 364500 ) N ;
   - check__lower_asrcNeg97_asetGND7 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 278100 356400 ) FS ;
   - check__lower_asrcNeg97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 114480 362700 ) N ;
   - check__lower_asrcNeg97_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 373680 378000 ) FS ;
   - check__lower_asrcNeg97_asetGND4 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 332640 386100 ) N ;
   - check__lower_asrcNeg97_asetGND2 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 349920 335700 ) FS ;
   - check__lower_acp_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 292140 385200 ) N ;
   - check__lower_acp_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 255960 385200 ) N ;
   - check__lower_acp_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 293760 377100 ) FS ;
   - check__lower_acp_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 316440 396900 ) FS ;
   - check__lower_acp_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 274320 384300 ) N ;
   - check__lower_acp_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 298620 385200 ) N ;
   - check__lower_acp_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 312660 385200 ) N ;
   - check__lower_acp_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 338040 396900 ) FS ;
   - check__lower_acp_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 295920 396900 ) FS ;
   - check__lower_acp_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 286200 385200 ) N ;
   - check__lower_acp_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 290520 377100 ) FS ;
   - check__lower_acp_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 280800 385200 ) N ;
   - check__lower_acp_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 216540 355500 ) FS ;
   - check__lower_acp_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 206280 355500 ) FS ;
   - check__lower_acp_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 209520 363600 ) N ;
   - check__lower_acp_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 323460 313200 ) FS ;
   - check__lower_acp_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 336420 300600 ) N ;
   - check__lower_acp_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 327240 300600 ) N ;
   - check__lower_acp_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 318060 300600 ) N ;
   - check__lower_acp_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 308880 300600 ) N ;
   - check__lower_acp_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 299700 300600 ) N ;
   - check__lower_acp_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 290520 300600 ) N ;
   - check__lower_acp_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 278640 300600 ) N ;
   - check__lower_acp_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 199800 355500 ) FS ;
   - check__lower_acp_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 141480 384300 ) N ;
   - check__lower_acp_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 208980 374400 ) FS ;
   - check__lower_acp_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 200880 384300 ) N ;
   - check__lower_acp_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 177120 384300 ) N ;
   - check__lower_acp_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 144720 374400 ) FS ;
   - check__lower_acp_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 172260 384300 ) N ;
   - check__lower_acp_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 207360 384300 ) N ;
   - check__lower_acp_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 169020 394200 ) FS ;
   - check__lower_acp_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 205200 362700 ) N ;
   - check__lower_acp_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 209520 354600 ) FS ;
   - check__lower_acp_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 217080 342900 ) N ;
   - sink__ctrl__lower_an _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 174420 234900 ) N ;
   - sink__ctrl__lower_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 179820 235800 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212760 192600 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 217080 249300 ) FS ;
   - copy__ctrl__shift__splits_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 210060 213300 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 202500 214200 ) N ;
   - copy__ctrl__shift__splits_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 217080 227700 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212760 206100 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208980 206100 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 206280 214200 ) N ;
   - copy__ctrl__shift__splits_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 203040 227700 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 207900 227700 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 216540 206100 ) FS ;
   - copy__ctrl__shift__splits_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 212760 227700 ) FS ;
   - copy__ctrl__shift__splits_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 237060 270900 ) FS ;
   - copy__ctrl__shift__splits_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 236520 235800 ) N ;
   - copy__ctrl__shift__splits_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 227340 270900 ) FS ;
   - copy__ctrl__shift__splits_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 216540 214200 ) N ;
   - copy__ctrl__shift__splits_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 240840 213300 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 212760 234900 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 214920 256500 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 221940 246600 ) FS ;
   - copy__ctrl__shift__splits_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 224640 234900 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 206820 234900 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 218700 234900 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 221400 256500 ) N ;
   - copy__ctrl__shift__splits_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 226800 246600 ) FS ;
   - copy__ctrl__shift__splits_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 207360 256500 ) N ;
   - copy__ctrl__shift__splits_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 227880 257400 ) N ;
   - copy__ctrl__shift__splits_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 232200 270900 ) FS ;
   - merge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 192780 171000 ) N ;
   - merge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 225180 171000 ) N ;
   - merge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 224640 149400 ) N ;
   - merge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 200340 149400 ) N ;
   - merge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 221400 141300 ) FS ;
   - merge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 180900 141300 ) FS ;
   - merge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 200880 141300 ) FS ;
   - merge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 201960 171000 ) N ;
   - merge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 352080 139500 ) FS ;
   - merge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 243540 181800 ) FS ;
   - merge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 321300 161100 ) FS ;
   - merge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 336420 149400 ) N ;
   - merge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 365580 127800 ) N ;
   - merge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 347220 139500 ) FS ;
   - merge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 285660 171000 ) N ;
   - merge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 329940 161100 ) FS ;
   - merge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 215460 150300 ) N ;
   - merge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 238680 184500 ) FS ;
   - merge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 212760 163800 ) FS ;
   - merge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 236520 163800 ) FS ;
   - merge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 232740 184500 ) FS ;
   - merge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 220320 150300 ) N ;
   - merge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 221940 163800 ) FS ;
   - merge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 228960 163800 ) FS ;
   - merge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 244620 163800 ) FS ;
   - merge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 239760 171900 ) N ;
   - merge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 210600 150300 ) N ;
   - merge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 234900 171900 ) N ;
   - merge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 245160 142200 ) FS ;
   - merge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 183060 171900 ) N ;
   - merge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 214920 171900 ) N ;
   - merge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 234900 141300 ) FS ;
   - merge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 189540 150300 ) N ;
   - merge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 212220 141300 ) FS ;
   - merge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 171180 141300 ) FS ;
   - merge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 192240 141300 ) FS ;
   - merge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 200340 162900 ) FS ;
   - merge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 225180 184500 ) FS ;
   - merge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 243000 192600 ) N ;
   - merge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 224640 206100 ) FS ;
   - merge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 231120 206100 ) FS ;
   - merge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 283500 184500 ) FS ;
   - merge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 264600 192600 ) N ;
   - merge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 235440 206100 ) FS ;
   - merge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 219780 184500 ) FS ;
   - merge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 193860 163800 ) FS ;
   - merge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 226800 214200 ) N ;
   - merge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 225180 192600 ) N ;
   - merge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 239220 206100 ) FS ;
   - merge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 230580 192600 ) N ;
   - merge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 208980 142200 ) FS ;
   - merge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 211140 171900 ) N ;
   - merge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 243540 205200 ) FS ;
   - merge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 189540 142200 ) FS ;
   - merge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 221940 192600 ) N ;
   - merge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 167400 142200 ) FS ;
   - merge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 376920 32400 ) FS ;
   - merge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 372600 127800 ) N ;
   - merge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 376920 107100 ) N ;
   - merge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 376920 75600 ) FS ;
   - merge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 376920 18000 ) N ;
   - merge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 376920 42300 ) N ;
   - merge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 376380 117900 ) FS ;
   - merge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 376920 97200 ) FS ;
   - merge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 231120 213300 ) N ;
   - merge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 237600 256500 ) N ;
   - merge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 231660 246600 ) FS ;
   - merge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 234360 225000 ) FS ;
   - merge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 220320 203400 ) FS ;
   - merge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 235980 213300 ) N ;
   - merge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 237600 246600 ) FS ;
   - merge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 230580 234900 ) N ;
   - merge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 184680 150300 ) N ;
   - merge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 179280 171900 ) N ;
   - merge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 216000 191700 ) N ;
   - merge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 237600 192600 ) N ;
   - ctrl__lower__copy_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 155520 300600 ) N ;
   - ctrl__lower__copy_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 143100 322200 ) N ;
   - ctrl__lower__copy_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 157140 314100 ) FS ;
   - ctrl__lower__copy_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 136620 300600 ) N ;
   - ctrl__lower__copy_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 146340 321300 ) N ;
   - ctrl__lower__copy_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 143100 292500 ) FS ;
   - ctrl__lower__copy_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 144180 300600 ) N ;
   - ctrl__lower__copy_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 140400 300600 ) N ;
   - ctrl__lower__copy_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 139320 314100 ) FS ;
   - ctrl__lower__copy_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 142560 314100 ) FS ;
   - ctrl__lower__copy_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 159300 300600 ) N ;
   - ctrl__lower__copy_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 145800 314100 ) FS ;
   - ctrl__lower__copy_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 130140 300600 ) N ;
   - ctrl__lower__copy_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 149040 314100 ) FS ;
   - ctrl__lower__copy_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 149580 292500 ) FS ;
   - ctrl__lower__copy_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 164160 313200 ) FS ;
   - ctrl__lower__copy_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 160920 321300 ) N ;
   - ctrl__lower__copy_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 173880 278100 ) N ;
   - ctrl__lower__copy_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 151200 321300 ) N ;
   - ctrl__lower__copy_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 163080 299700 ) N ;
   - ctrl__lower__copy_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 167940 289800 ) FS ;
   - ctrl__lower__copy_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 180360 268200 ) FS ;
   - ctrl__lower__copy_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 169560 278100 ) N ;
   - ctrl__lower__copy_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 152820 311400 ) FS ;
   - ctrl__lower__copy_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 162000 289800 ) FS ;
   - ctrl__lower__copy_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 155520 292500 ) FS ;
   - ctrl__lower__copy_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 147960 300600 ) N ;
   - ctrl__lower__copy_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 125280 300600 ) N ;
   - cp1_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 149040 257400 ) N ;
   - cp1_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 167940 249300 ) FS ;
   - cp1_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 146880 249300 ) FS ;
   - cp1_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 133920 257400 ) N ;
   - cp1_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 163080 249300 ) FS ;
   - cp1_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 144180 257400 ) N ;
   - cp1_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 139860 257400 ) N ;
   - cp1_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 136620 257400 ) N ;
   - cp1_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 154440 257400 ) N ;
   - cp1_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 159840 257400 ) N ;
   - cp1_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 143100 249300 ) FS ;
   - cp1_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 165780 257400 ) N ;
   - cp1_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 156060 235800 ) N ;
   - cp1_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 198180 227700 ) FS ;
   - cp1_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 139320 249300 ) FS ;
   - cp1_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 153360 248400 ) FS ;
   - cp1_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 197640 213300 ) N ;
   - cp1_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 167400 203400 ) FS ;
   - cp1_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 169560 234900 ) N ;
   - cp1_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 171720 225000 ) FS ;
   - cp1_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 174960 213300 ) N ;
   - cp1_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 161460 203400 ) FS ;
   - cp1_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 172800 203400 ) FS ;
   - cp1_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 166860 225000 ) FS ;
   - cp1_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 170100 213300 ) N ;
   - cp1_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 134460 249300 ) FS ;
   - cp1_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 162000 235800 ) N ;
   - cp1_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 151740 235800 ) N ;
   - case__split_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 153360 270900 ) FS ;
   - case__split_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 165780 279000 ) N ;
   - case__split_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 161460 270900 ) FS ;
   - case__split_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 145800 279000 ) N ;
   - case__split_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 160920 278100 ) N ;
   - case__split_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 150120 270900 ) FS ;
   - case__split_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 146880 270900 ) FS ;
   - case__split_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 143100 270900 ) FS ;
   - case__split_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 149580 279000 ) N ;
   - case__split_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 153360 279000 ) N ;
   - case__split_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 157140 270900 ) FS ;
   - case__split_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 157140 279000 ) N ;
   - case__split_actrl__latch_anx _0_0std_0_0cells_0_0NOR2X2 
      + SOURCE NETLIST 
      + PLACED ( 191700 225900 ) FS ;
   - case__split_actrl__latch_al _0_0std_0_0cells_0_0LATCHINV 
      + SOURCE NETLIST 
      + PLACED ( 176580 225900 ) FS ;
   - case__split_adata__latch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 169020 270000 ) FS ;
   - case__split_aelem__c_aandR2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 192240 234900 ) N ;
   - case__split_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 185220 256500 ) N ;
   - case__split_aelem__c_aa3 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 187920 249300 ) FS ;
   - case__split_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 177120 249300 ) FS ;
   - case__split_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 182520 246600 ) FS ;
   - case__split_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 187920 278100 ) N ;
   - case__split_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 186300 268200 ) FS ;
   - case__split_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 171720 256500 ) N ;
   - case__split_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 200340 234900 ) N ;
   - case__split_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 172260 246600 ) FS ;
   - case__split_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 192240 268200 ) FS ;
   - case__split_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 178200 256500 ) N ;
   - case__split_aelem__c_actrl__inv _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 186300 227700 ) FS ;
   - case__split_aelem__c_aandR1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 184680 234900 ) N ;
   - case__split_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 196020 248400 ) FS ;
   - case__split_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 194940 258300 ) N ;
   - case__split_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 200880 257400 ) N ;
   - case__split_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 204660 249300 ) FS ;
   - post_aadderLeft_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 25380 246600 ) FS ;
   - post_aadderLeft_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 289800 ) FS ;
   - post_aadderLeft_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 23220 289800 ) FS ;
   - post_aadderLeft_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 27540 268200 ) FS ;
   - post_aadderLeft_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31860 234900 ) N ;
   - post_aadderLeft_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 256500 ) N ;
   - post_aadderLeft_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18900 289800 ) FS ;
   - post_aadderLeft_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18900 278100 ) N ;
   - post_aadderLeft_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 59400 249300 ) FS ;
   - post_aadderLeft_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 49140 279000 ) N ;
   - post_aadderLeft_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 98280 257400 ) N ;
   - post_aadderLeft_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 74520 270900 ) FS ;
   - post_aadderLeft_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 100440 249300 ) FS ;
   - post_aadderLeft_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 96120 270900 ) FS ;
   - post_aadderLeft_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 77760 270900 ) FS ;
   - post_aadderLeft_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 90180 257400 ) N ;
   - post_aadderLeft_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 85320 257400 ) N ;
   - post_aadderLeft_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 94500 257400 ) N ;
   - post_aadderLeft_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 93420 270900 ) FS ;
   - post_aadderLeft_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 90720 270900 ) FS ;
   - post_aadderLeft_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 97200 249300 ) FS ;
   - post_aadderLeft_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 88020 270900 ) FS ;
   - post_aadderLeft_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 128520 234900 ) N ;
   - post_aadderLeft_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 127980 248400 ) FS ;
   - post_aadderLeft_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 124200 236700 ) N ;
   - post_aadderLeft_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 137160 236700 ) N ;
   - post_aadderLeft_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 133920 202500 ) FS ;
   - post_aadderLeft_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 135000 214200 ) N ;
   - post_aadderLeft_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 141480 206100 ) FS ;
   - post_aadderLeft_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 130140 193500 ) N ;
   - post_aadderLeft_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 106380 160200 ) FS ;
   - post_aadderLeft_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 112320 171900 ) N ;
   - post_aadderLeft_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 100980 163800 ) FS ;
   - post_aadderLeft_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 103680 151200 ) N ;
   - post_aadderLeft_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 92340 96300 ) FS ;
   - post_aadderLeft_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 91800 108000 ) N ;
   - post_aadderLeft_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 100440 108900 ) N ;
   - post_aadderLeft_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 99900 99900 ) FS ;
   - post_aadderLeft_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 96120 85500 ) N ;
   - post_aadderLeft_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 89640 86400 ) N ;
   - post_aadderLeft_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 103680 99900 ) FS ;
   - post_aadderLeft_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 93960 120600 ) FS ;
   - post_aadderLeft_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 82620 160200 ) FS ;
   - post_aadderLeft_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 92340 162900 ) FS ;
   - post_aadderLeft_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 76680 163800 ) FS ;
   - post_aadderLeft_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 86940 172800 ) N ;
   - post_aadderLeft_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 91260 191700 ) N ;
   - post_aadderLeft_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 90720 205200 ) FS ;
   - post_aadderLeft_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 97740 184500 ) FS ;
   - post_aadderLeft_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 90720 227700 ) FS ;
   - post_aadderLeft_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 94500 224100 ) FS ;
   - post_aadderLeft_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 93960 235800 ) N ;
   - post_aadderLeft_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 98280 215100 ) N ;
   - post_aadderLeft_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 101520 236700 ) N ;
   - post_aadderLeft_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 43740 270900 ) FS ;
   - post_aadderLeft_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 47520 270900 ) FS ;
   - post_aadderLeft_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 118260 248400 ) FS ;
   - post_aadderLeft_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 124200 205200 ) FS ;
   - post_aadderLeft_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 100980 171900 ) N ;
   - post_aadderLeft_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 79380 108000 ) N ;
   - post_aadderLeft_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 82620 99000 ) FS ;
   - post_aadderLeft_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 77220 150300 ) N ;
   - post_aadderLeft_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 74520 192600 ) N ;
   - post_aadderLeft_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 83160 235800 ) N ;
   - post_aadderLeft_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 131220 258300 ) N ;
   - post_aadderLeft_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 53460 279000 ) N ;
   - post_aadderLeft_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 57780 227700 ) FS ;
   - post_aadderLeft_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 11880 299700 ) N ;
   - post_aadderLeft_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 46440 289800 ) FS ;
   - post_aadderLeft_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41040 299700 ) N ;
   - post_aadderLeft_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18360 299700 ) N ;
   - post_aadderLeft_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 8640 299700 ) N ;
   - post_aadderLeft_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 15120 299700 ) N ;
   - post_aadderLeft_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 44280 299700 ) N ;
   - post_aadderLeft_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21600 299700 ) N ;
   - post_aadderLeft_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 122580 257400 ) N ;
   - post_aadderLeft_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 128520 226800 ) FS ;
   - post_aadderLeft_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 125280 171900 ) N ;
   - post_aadderLeft_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 72900 99000 ) FS ;
   - post_aadderLeft_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 75060 86400 ) N ;
   - post_aadderLeft_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 72900 171900 ) N ;
   - post_aadderLeft_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 97200 205200 ) FS ;
   - post_aadderLeft_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 85320 248400 ) FS ;
   - post_aadderLeft_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 61020 257400 ) N ;
   - post_amerge_amux_50_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 119340 226800 ) FS ;
   - post_amerge_amux_51_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 133380 191700 ) N ;
   - post_amerge_amux_52_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 126900 162900 ) FS ;
   - post_amerge_amux_53_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 102060 141300 ) FS ;
   - post_amerge_amux_54_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 99900 127800 ) N ;
   - post_amerge_amux_55_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 66960 149400 ) N ;
   - post_amerge_amux_56_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 90720 171000 ) N ;
   - post_amerge_amux_57_6 _0_0std_0_0cells_0_0MUX2X1 
      + SOURCE NETLIST 
      + PLACED ( 106920 205200 ) FS ;
   - post_amerge_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 165780 213300 ) N ;
   - post_amerge_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 149040 225000 ) FS ;
   - post_amerge_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 157680 225000 ) FS ;
   - post_amerge_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 155520 213300 ) N ;
   - post_amerge_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 179820 213300 ) N ;
   - post_amerge_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 160920 213300 ) N ;
   - post_amerge_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 153360 225000 ) FS ;
   - post_amerge_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 162000 225000 ) FS ;
   - post_amerge_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 152820 184500 ) FS ;
   - post_amerge_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 150120 214200 ) N ;
   - post_amerge_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 151200 191700 ) N ;
   - post_amerge_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 142560 192600 ) N ;
   - post_amerge_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 154980 206100 ) FS ;
   - post_amerge_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 147960 184500 ) FS ;
   - post_amerge_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 143100 184500 ) FS ;
   - post_amerge_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 137700 184500 ) FS ;
   - post_amerge_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 146880 192600 ) N ;
   - post_amerge_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 145260 206100 ) FS ;
   - post_amerge_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 158220 184500 ) FS ;
   - post_amerge_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 150120 206100 ) FS ;
   - post_amerge_ainv__Rd3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 187920 163800 ) FS ;
   - post_amerge_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 169560 192600 ) N ;
   - post_amerge_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 163080 183600 ) FS ;
   - post_amerge_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 169020 171900 ) N ;
   - post_amerge_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 147420 162900 ) FS ;
   - post_amerge_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 137160 162900 ) FS ;
   - post_amerge_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 147960 171900 ) N ;
   - post_amerge_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 136620 171900 ) N ;
   - post_amerge_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 158760 192600 ) N ;
   - post_amerge_aor__L1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 56160 214200 ) N ;
   - post_amerge_aor__Cf _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 67500 192600 ) N ;
   - post_amerge_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 56700 184500 ) FS ;
   - post_amerge_anor__Ra _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 178200 206100 ) FS ;
   - post_amerge_ainv__L2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 48600 227700 ) FS ;
   - post_amerge_aor__L2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 63180 214200 ) N ;
   - post_amerge_ainv__Ra _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 120960 206100 ) FS ;
   - post_amerge_ainv__L1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 44280 214200 ) N ;
   - post_amerge_ainv__Rd8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 173880 184500 ) FS ;
   - post_amerge_ainv1__Cd _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 57780 192600 ) N ;
   - post_amerge_aor__Ct _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 55080 206100 ) FS ;
   - post_amerge_ainv__Cf _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 62640 192600 ) N ;
   - post_amerge_acelem1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 61560 205200 ) FS ;
   - post_amerge_ainv__Rd5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 179280 150300 ) N ;
   - post_amerge_ainv__Rd2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 183060 184500 ) FS ;
   - post_amerge_acelem2_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 69660 205200 ) FS ;
   - post_amerge_ainv__Rd7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 181980 163800 ) FS ;
   - post_amerge_ainv__Ct _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 52380 192600 ) N ;
   - post_amerge_ainv__Rd6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 172800 163800 ) FS ;
   - post_amerge_adelay3_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 208980 181800 ) FS ;
   - post_amerge_adelay3_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 184680 213300 ) N ;
   - post_amerge_adelay3_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 193320 213300 ) N ;
   - post_amerge_adelay3_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 204660 203400 ) FS ;
   - post_amerge_adelay3_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 214380 181800 ) FS ;
   - post_amerge_adelay3_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 204120 191700 ) N ;
   - post_amerge_adelay3_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 189000 213300 ) N ;
   - post_amerge_adelay3_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 188460 203400 ) FS ;
   - post_amerge_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 46440 181800 ) FS ;
   - post_amerge_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 51300 213300 ) N ;
   - post_amerge_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 44820 203400 ) FS ;
   - post_amerge_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 40500 191700 ) N ;
   - post_amerge_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 51840 171000 ) N ;
   - post_amerge_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41580 181800 ) FS ;
   - post_amerge_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 50220 203400 ) FS ;
   - post_amerge_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 46440 191700 ) N ;
   - post_amerge_ainv__Rd4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 177120 163800 ) FS ;
   - post_amerge_ainv__Rd1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 178740 184500 ) FS ;
   - post_amerge_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 50760 184500 ) FS ;
   - post_amerge_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 70740 214200 ) N ;
   - post_asplit_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 41040 289800 ) FS ;
   - post_asplit_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 21600 321300 ) N ;
   - post_asplit_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 311400 ) FS ;
   - post_asplit_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 34560 299700 ) N ;
   - post_asplit_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 43740 278100 ) N ;
   - post_asplit_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 36180 289800 ) FS ;
   - post_asplit_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28620 321300 ) N ;
   - post_asplit_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31860 311400 ) FS ;
   - post_asplit_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 42120 235800 ) N ;
   - post_asplit_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 54540 249300 ) FS ;
   - post_asplit_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 48600 234900 ) N ;
   - post_asplit_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 37260 257400 ) N ;
   - post_asplit_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 48060 249300 ) FS ;
   - post_asplit_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 37260 249300 ) FS ;
   - post_asplit_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 31320 249300 ) FS ;
   - post_asplit_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 29160 257400 ) N ;
   - post_asplit_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 42120 257400 ) N ;
   - post_asplit_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 48060 257400 ) N ;
   - post_asplit_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 45360 235800 ) N ;
   - post_asplit_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 42660 249300 ) FS ;
   - post_asplit_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 38880 235800 ) N ;
   - post_asplit_ainv__l _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 31860 227700 ) FS ;
   - post_asplit_aor1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 36720 227700 ) FS ;
   - post_asplit_ainv__ctr _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 54540 257400 ) N ;
   - post_asplit_acontrolLatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 54540 235800 ) N ;
   - post_asplit_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 111780 192600 ) N ;
   - post_asplit_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 120960 192600 ) N ;
   - post_asplit_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 106920 150300 ) N ;
   - post_asplit_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 95040 77400 ) FS ;
   - post_asplit_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 84240 77400 ) FS ;
   - post_asplit_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 73980 77400 ) FS ;
   - post_asplit_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 66960 128700 ) N ;
   - post_asplit_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 65880 183600 ) FS ;
   - post_asplit_anor__R _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 63720 234900 ) N ;
   - post_asplit_aor2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 31860 214200 ) N ;
   - post_asplit_aand2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 37260 270900 ) FS ;
   - post_asplit_ainv__c _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 47520 214200 ) N ;
   - post_asplit_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 23760 332100 ) FS ;
   - post_asplit_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 37800 278100 ) N ;
   - post_asplit_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 38340 311400 ) FS ;
   - post_asplit_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35100 332100 ) FS ;
   - post_asplit_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 18900 332100 ) FS ;
   - post_asplit_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 29160 332100 ) FS ;
   - post_asplit_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 37800 299700 ) N ;
   - post_asplit_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35100 321300 ) N ;
   - post_asplit_aand1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 52920 270900 ) FS ;
   - post_asplit_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 71280 257400 ) N ;
   - post_asplit_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 37260 214200 ) N ;
   - post_asrc97_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 111240 236700 ) N ;
   - post_asrc97_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 100440 151200 ) N ;
   - post_asrc97_asetGND5 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 62640 185400 ) FS ;
   - post_asrc97_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 86940 207000 ) FS ;
   - post_asrc97_asetGND7 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 79920 250200 ) FS ;
   - post_asrc97_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 57780 292500 ) FS ;
   - post_asrc97_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 124740 271800 ) FS ;
   - post_asrc97_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 63720 121500 ) FS ;
   - post_asrc97_asetGND2 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 108540 193500 ) N ;
   - post_acp1_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 124200 279000 ) N ;
   - post_acp1_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 130140 279000 ) N ;
   - post_acp1_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 136620 270900 ) FS ;
   - post_acp1_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 122040 292500 ) FS ;
   - post_acp1_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 135540 278100 ) N ;
   - post_acp1_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 117720 279000 ) N ;
   - post_acp1_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 110700 279000 ) N ;
   - post_acp1_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 113940 292500 ) FS ;
   - post_acp1_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 129600 292500 ) FS ;
   - post_acp1_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 136620 292500 ) FS ;
   - post_acp1_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 132840 270900 ) FS ;
   - post_acp1_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 141480 279000 ) N ;
   - post_acp1_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 142560 227700 ) FS ;
   - post_acp1_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 82620 249300 ) FS ;
   - post_acp1_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 106920 249300 ) FS ;
   - post_acp1_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 141480 235800 ) N ;
   - post_acp1_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 68040 249300 ) FS ;
   - post_acp1_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 68580 234900 ) N ;
   - post_acp1_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 106920 268200 ) FS ;
   - post_acp1_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 99360 268200 ) FS ;
   - post_acp1_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 76680 246600 ) FS ;
   - post_acp1_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 52920 225000 ) FS ;
   - post_acp1_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 72900 246600 ) FS ;
   - post_acp1_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 103140 268200 ) FS ;
   - post_acp1_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 79380 256500 ) N ;
   - post_acp1_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 105840 234900 ) N ;
   - post_acp1_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 110700 248400 ) FS ;
   - post_acp1_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 144180 214200 ) N ;
   - post_aadderRight_adelay2_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 35100 234900 ) N ;
   - post_aadderRight_adelay2_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31860 289800 ) FS ;
   - post_aadderRight_adelay2_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 25380 278100 ) N ;
   - post_aadderRight_adelay2_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 32400 268200 ) FS ;
   - post_aadderRight_adelay2_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 43740 225000 ) FS ;
   - post_aadderRight_adelay2_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 32940 256500 ) N ;
   - post_aadderRight_adelay2_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 27540 289800 ) FS ;
   - post_aadderRight_adelay2_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31860 278100 ) N ;
   - post_aadderRight_ainv__r _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 63720 249300 ) FS ;
   - post_aadderRight_ainv__l2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 59400 279000 ) N ;
   - post_aadderRight_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 95580 279000 ) N ;
   - post_aadderRight_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 73440 279000 ) N ;
   - post_aadderRight_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 82080 270900 ) FS ;
   - post_aadderRight_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 82080 292500 ) FS ;
   - post_aadderRight_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 79920 278100 ) N ;
   - post_aadderRight_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 103140 279000 ) N ;
   - post_aadderRight_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 105840 292500 ) FS ;
   - post_aadderRight_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 89640 292500 ) FS ;
   - post_aadderRight_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 75600 292500 ) FS ;
   - post_aadderRight_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 69660 292500 ) FS ;
   - post_aadderRight_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 88020 279000 ) N ;
   - post_aadderRight_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 68580 279000 ) N ;
   - post_aadderRight_aadd_50_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 116100 256500 ) N ;
   - post_aadderRight_aadd_50_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 110700 257400 ) N ;
   - post_aadderRight_aadd_50_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 119880 236700 ) N ;
   - post_aadderRight_aadd_50_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 115560 236700 ) N ;
   - post_aadderRight_aadd_51_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 111240 213300 ) N ;
   - post_aadderRight_aadd_51_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 112860 226800 ) FS ;
   - post_aadderRight_aadd_51_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 118260 206100 ) FS ;
   - post_aadderRight_aadd_51_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 115560 206100 ) FS ;
   - post_aadderRight_aadd_52_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 122580 180900 ) FS ;
   - post_aadderRight_aadd_52_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 113940 183600 ) FS ;
   - post_aadderRight_aadd_52_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 122040 163800 ) FS ;
   - post_aadderRight_aadd_52_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 120420 172800 ) N ;
   - post_aadderRight_aadd_53_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 92340 138600 ) FS ;
   - post_aadderRight_aadd_53_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 94500 150300 ) N ;
   - post_aadderRight_aadd_53_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 86400 142200 ) FS ;
   - post_aadderRight_aadd_53_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 80460 142200 ) FS ;
   - post_aadderRight_aadd_54_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 82620 127800 ) N ;
   - post_aadderRight_aadd_54_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 76140 128700 ) N ;
   - post_aadderRight_aadd_54_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 99360 120600 ) FS ;
   - post_aadderRight_aadd_54_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 75060 151200 ) N ;
   - post_aadderRight_aadd_55_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 66420 160200 ) FS ;
   - post_aadderRight_aadd_55_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 66420 171900 ) N ;
   - post_aadderRight_aadd_55_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 61020 163800 ) FS ;
   - post_aadderRight_aadd_55_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 75060 184500 ) FS ;
   - post_aadderRight_aadd_56_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 86940 180900 ) FS ;
   - post_aadderRight_aadd_56_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 84780 192600 ) N ;
   - post_aadderRight_aadd_56_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 93960 184500 ) FS ;
   - post_aadderRight_aadd_56_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 87480 215100 ) N ;
   - post_aadderRight_aadd_57_6_acx2 _0_0cell_0_0g0n1n2noo3na0n1n2naao_012oo3a012aaox0 
      + SOURCE NETLIST 
      + PLACED ( 78300 213300 ) N ;
   - post_aadderRight_aadd_57_6_acx0 _0_0cell_0_0g0n1na2no0n1noa_01o2a01aox0 
      + SOURCE NETLIST 
      + PLACED ( 78840 226800 ) FS ;
   - post_aadderRight_aadd_57_6_acx3 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 92880 215100 ) N ;
   - post_aadderRight_aadd_57_6_acx1 _0_0cell_0_0g0n_0x2 
      + SOURCE NETLIST 
      + PLACED ( 86400 227700 ) FS ;
   - post_aadderRight_ainv__l1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 58860 270900 ) FS ;
   - post_aadderRight_aor__l1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 62100 270900 ) FS ;
   - post_aadderRight_al1_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 101520 257400 ) N ;
   - post_aadderRight_al1_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 122040 214200 ) N ;
   - post_aadderRight_al1_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 102600 183600 ) FS ;
   - post_aadderRight_al1_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 90180 128700 ) N ;
   - post_aadderRight_al1_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 82080 119700 ) FS ;
   - post_aadderRight_al1_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 58320 150300 ) N ;
   - post_aadderRight_al1_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 77760 183600 ) FS ;
   - post_aadderRight_al1_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 68580 226800 ) FS ;
   - post_aadderRight_atoGND _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 110700 271800 ) FS ;
   - post_aadderRight_aor__l2 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 62640 279000 ) N ;
   - post_aadderRight_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 63180 227700 ) FS ;
   - post_aadderRight_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 28080 299700 ) N ;
   - post_aadderRight_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 63720 289800 ) FS ;
   - post_aadderRight_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 56160 299700 ) N ;
   - post_aadderRight_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 47520 299700 ) N ;
   - post_aadderRight_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 24840 299700 ) N ;
   - post_aadderRight_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 31320 299700 ) N ;
   - post_aadderRight_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 60480 299700 ) N ;
   - post_aadderRight_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 51840 299700 ) N ;
   - post_aadderRight_al2_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 114480 270000 ) FS ;
   - post_aadderRight_al2_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 102600 226800 ) FS ;
   - post_aadderRight_al2_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 98820 192600 ) N ;
   - post_aadderRight_al2_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 85860 150300 ) N ;
   - post_aadderRight_al2_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 69660 119700 ) FS ;
   - post_aadderRight_al2_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 56700 171900 ) N ;
   - post_aadderRight_al2_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 77220 205200 ) FS ;
   - post_aadderRight_al2_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 72900 235800 ) N ;
   - post_aadderRight_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 67500 270000 ) FS ;
   - post_asrc65_asetGND1 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 138240 228600 ) FS ;
   - post_asrc65_asetGND3 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 86400 87300 ) N ;
   - post_asrc65_asetGND5 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 82620 172800 ) N ;
   - post_asrc65_asetGND6 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 104220 215100 ) N ;
   - post_asrc65_asetGND7 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 93960 250200 ) FS ;
   - post_asrc65_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 51840 292500 ) FS ;
   - post_asrc65_asetGND0 _0_0std_0_0cells_0_0TIEHIX1 
      + SOURCE NETLIST 
      + PLACED ( 129060 271800 ) FS ;
   - post_asrc65_asetGND4 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 83700 87300 ) N ;
   - post_asrc65_asetGND2 _0_0std_0_0cells_0_0TIELOX1 
      + SOURCE NETLIST 
      + PLACED ( 132300 185400 ) FS ;
   - copy__P__comparisons_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 315360 184500 ) FS ;
   - copy__P__comparisons_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 254880 235800 ) N ;
   - copy__P__comparisons_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 314820 213300 ) N ;
   - copy__P__comparisons_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 336960 184500 ) FS ;
   - copy__P__comparisons_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 270000 213300 ) N ;
   - copy__P__comparisons_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 319680 184500 ) FS ;
   - copy__P__comparisons_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 324540 184500 ) FS ;
   - copy__P__comparisons_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 330480 184500 ) FS ;
   - copy__P__comparisons_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 334260 192600 ) N ;
   - copy__P__comparisons_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 324540 192600 ) N ;
   - copy__P__comparisons_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 315360 192600 ) N ;
   - copy__P__comparisons_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 320760 206100 ) FS ;
   - copy__P__comparisons_aor__1 _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 243000 279000 ) N ;
   - copy__P__comparisons_ainv__1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 241380 322200 ) N ;
   - copy__P__comparisons_ainv__2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 246240 322200 ) N ;
   - copy__P__comparisons_al_50_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 286200 214200 ) N ;
   - copy__P__comparisons_al_51_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 265140 226800 ) FS ;
   - copy__P__comparisons_al_52_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 306720 205200 ) FS ;
   - copy__P__comparisons_al_53_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 273780 226800 ) FS ;
   - copy__P__comparisons_al_54_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 282420 226800 ) FS ;
   - copy__P__comparisons_al_55_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 298620 235800 ) N ;
   - copy__P__comparisons_al_56_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 266220 235800 ) N ;
   - copy__P__comparisons_al_57_6 _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 288900 235800 ) N ;
   - copy__P__comparisons_anor__2 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 243540 342000 ) N ;
   - copy__P__comparisons_adelay1_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 219780 321300 ) N ;
   - copy__P__comparisons_adelay1_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 241920 299700 ) N ;
   - copy__P__comparisons_adelay1_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 233280 311400 ) FS ;
   - copy__P__comparisons_adelay1_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 229500 321300 ) N ;
   - copy__P__comparisons_adelay1_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 215460 321300 ) N ;
   - copy__P__comparisons_adelay1_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 224640 321300 ) N ;
   - copy__P__comparisons_adelay1_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 238680 311400 ) FS ;
   - copy__P__comparisons_adelay1_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 227880 311400 ) FS ;
   - copy__P__comparisons_anor__3 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 243000 355500 ) FS ;
   - copy__P__comparisons_acelem_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 244620 313200 ) FS ;
   - copy__P__comparisons_ainv__3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 244080 270900 ) FS ;
   - or_alatch _0_0std_0_0cells_0_0LATCH 
      + SOURCE NETLIST 
      + PLACED ( 187380 300600 ) N ;
   - or_apulseG_ai8 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 171180 322200 ) N ;
   - or_apulseG_ai _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 185760 322200 ) N ;
   - or_apulseG_aand _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 179280 314100 ) FS ;
   - or_apulseG_ai4 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 168480 342900 ) N ;
   - or_apulseG_anor _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 187380 314100 ) FS ;
   - or_apulseG_ai7 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 172260 334800 ) FS ;
   - or_apulseG_ai6 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 167400 334800 ) FS ;
   - or_apulseG_ai5 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 162540 334800 ) FS ;
   - or_apulseG_ai3 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 174960 342900 ) N ;
   - or_apulseG_ai2 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 176580 334800 ) FS ;
   - or_apulseG_ai9 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 174420 314100 ) FS ;
   - or_apulseG_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 180900 334800 ) FS ;
   - or_aelem__c_aa1 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 171180 299700 ) N ;
   - or_aelem__c_an1 _0_0std_0_0cells_0_0NOR2X1 
      + SOURCE NETLIST 
      + PLACED ( 199800 292500 ) FS ;
   - or_aelem__c_adelay_acx6 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 198180 268200 ) FS ;
   - or_aelem__c_adelay_acx0 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 198180 299700 ) N ;
   - or_aelem__c_adelay_acx2 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 194940 289800 ) FS ;
   - or_aelem__c_adelay_acx4 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 195480 278100 ) N ;
   - or_aelem__c_adelay_acx7 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 205740 278100 ) N ;
   - or_aelem__c_adelay_acx5 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 198720 278100 ) N ;
   - or_aelem__c_adelay_acx1 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 203040 299700 ) N ;
   - or_aelem__c_adelay_acx3 _0_0cell_0_0g0n_0x0 
      + SOURCE NETLIST 
      + PLACED ( 191700 278100 ) N ;
   - or_aelem__c_ac1_acx0 _0_0cell_0_0g0n1n2naa_012aax0 
      + SOURCE NETLIST 
      + PLACED ( 186300 291600 ) FS ;
   - or_aelem__c_ac1_acx1 _0_0cell_0_0g0n_0x1 
      + SOURCE NETLIST 
      + PLACED ( 183600 301500 ) N ;
   - or_aelem__c_ai1 _0_0std_0_0cells_0_0INVX1 
      + SOURCE NETLIST 
      + PLACED ( 173880 292500 ) FS ;
   - or_aelem__c_aa2 _0_0std_0_0cells_0_0AND2X1 
      + SOURCE NETLIST 
      + PLACED ( 178740 292500 ) FS ;
   - or_aor _0_0std_0_0cells_0_0OR2X1 
      + SOURCE NETLIST 
      + PLACED ( 177660 300600 ) N ;
   - __well_tap__0 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 20700 ) N ;
   - __well_tap__1 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 20700 ) N ;
   - __well_tap__2 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 36900 ) FS ;
   - __well_tap__3 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 36900 ) FS ;
   - __well_tap__4 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 45000 ) N ;
   - __well_tap__5 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 45000 ) N ;
   - __well_tap__6 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 58500 ) FS ;
   - __well_tap__7 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 58500 ) FS ;
   - __well_tap__8 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 66600 ) N ;
   - __well_tap__9 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 66600 ) N ;
   - __well_tap__10 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 80100 ) FS ;
   - __well_tap__11 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 80100 ) FS ;
   - __well_tap__12 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 88200 ) N ;
   - __well_tap__13 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 88200 ) N ;
   - __well_tap__14 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 101700 ) FS ;
   - __well_tap__15 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 101700 ) FS ;
   - __well_tap__16 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 109800 ) N ;
   - __well_tap__17 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 109800 ) N ;
   - __well_tap__18 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 122400 ) FS ;
   - __well_tap__19 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 122400 ) FS ;
   - __well_tap__20 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 130500 ) N ;
   - __well_tap__21 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 130500 ) N ;
   - __well_tap__22 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 144000 ) FS ;
   - __well_tap__23 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 144000 ) FS ;
   - __well_tap__24 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 152100 ) N ;
   - __well_tap__25 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 152100 ) N ;
   - __well_tap__26 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 165600 ) FS ;
   - __well_tap__27 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 165600 ) FS ;
   - __well_tap__28 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 173700 ) N ;
   - __well_tap__29 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 173700 ) N ;
   - __well_tap__30 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 186300 ) FS ;
   - __well_tap__31 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 186300 ) FS ;
   - __well_tap__32 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 194400 ) N ;
   - __well_tap__33 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 194400 ) N ;
   - __well_tap__34 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 207900 ) FS ;
   - __well_tap__35 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 207900 ) FS ;
   - __well_tap__36 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 216000 ) N ;
   - __well_tap__37 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 216000 ) N ;
   - __well_tap__38 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 229500 ) FS ;
   - __well_tap__39 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 229500 ) FS ;
   - __well_tap__40 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 237600 ) N ;
   - __well_tap__41 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 237600 ) N ;
   - __well_tap__42 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 251100 ) FS ;
   - __well_tap__43 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 251100 ) FS ;
   - __well_tap__44 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 259200 ) N ;
   - __well_tap__45 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 259200 ) N ;
   - __well_tap__46 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 272700 ) FS ;
   - __well_tap__47 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 272700 ) FS ;
   - __well_tap__48 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 280800 ) N ;
   - __well_tap__49 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 280800 ) N ;
   - __well_tap__50 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 294300 ) FS ;
   - __well_tap__51 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 294300 ) FS ;
   - __well_tap__52 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 302400 ) N ;
   - __well_tap__53 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 302400 ) N ;
   - __well_tap__54 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 315900 ) FS ;
   - __well_tap__55 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 315900 ) FS ;
   - __well_tap__56 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 324000 ) N ;
   - __well_tap__57 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 324000 ) N ;
   - __well_tap__58 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 336600 ) FS ;
   - __well_tap__59 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 336600 ) FS ;
   - __well_tap__60 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 344700 ) N ;
   - __well_tap__61 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 344700 ) N ;
   - __well_tap__62 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 357300 ) FS ;
   - __well_tap__63 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 357300 ) FS ;
   - __well_tap__64 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 365400 ) N ;
   - __well_tap__65 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 365400 ) N ;
   - __well_tap__66 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 378900 ) FS ;
   - __well_tap__67 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 378900 ) FS ;
   - __well_tap__68 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 387000 ) N ;
   - __well_tap__69 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 387000 ) N ;
   - __well_tap__70 welltap_svt 
      + SOURCE USER 
      + PLACED ( 6480 398700 ) FS ;
   - __well_tap__71 welltap_svt 
      + SOURCE USER 
      + PLACED ( 380700 398700 ) FS ;
   - ppnps circuitppnp 
      + SOURCE USER 
      + COVER ( 5400 16200 ) N ;
   - npwells circuitwell 
      + SOURCE USER 
      + COVER ( 5400 16200 ) N ;
END COMPONENTS

PINS 31 ;
   - P.d[0] + NET P.d[0]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 384480 232200 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[1] + NET P.d[1]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 384480 318600 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[2] + NET P.d[2]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 384480 59400 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[3] + NET P.d[3]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 384480 145800 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[4] + NET P.d[4]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 384480 102600 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[5] + NET P.d[5]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 384480 189000 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[6] + NET P.d[6]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 384480 275400 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.d[7] + NET P.d[7]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 384480 361800 ) W
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.r + NET P.r
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 131760 405000 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - P.a + NET P.a
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 258120 405000 ) S
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[0] + NET K.d[0]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 246780 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[1] + NET K.d[1]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 194940 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[2] + NET K.d[2]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 125820 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[3] + NET K.d[3]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 212220 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[4] + NET K.d[4]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 74520 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[5] + NET K.d[5]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 39960 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[6] + NET K.d[6]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 177660 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.d[7] + NET K.d[7]
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 229500 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.r + NET K.r
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 315360 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - K.a + NET K.a
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 332640 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[0] + NET C.d[0]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 57240 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[1] + NET C.d[1]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 281340 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[2] + NET C.d[2]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 349920 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[3] + NET C.d[3]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 91800 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[4] + NET C.d[4]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 264060 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[5] + NET C.d[5]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 22680 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[6] + NET C.d[6]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 143100 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.d[7] + NET C.d[7]
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 160380 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.r + NET C.r
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 367200 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - C.a + NET C.a
      + DIRECTION OUTPUT
      + USE SIGNAL
      + PLACED ( 298080 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
   - Reset + NET Reset
      + DIRECTION INPUT
      + USE SIGNAL
      + PLACED ( 108540 16200 ) N
      + LAYER m1 ( -135 0 ) ( 135 270 ) ;
END PINS

NETS 2114 ;
   - P_to_check_caps.d[0] ( check__caps_acp_al_50_6 D )  ( check__lower_acp_al_50_6 D )  ( copy__P__comparisons_al_50_6 Q )  ;
   - P_to_check_caps.d[1] ( check__caps_acp_al_51_6 D )  ( check__lower_acp_al_51_6 D )  ( copy__P__comparisons_al_51_6 Q )  ;
   - P_to_check_caps.d[2] ( check__caps_acp_al_52_6 D )  ( check__lower_acp_al_52_6 D )  ( copy__P__comparisons_al_52_6 Q )  ;
   - P_to_check_caps.d[3] ( check__caps_acp_al_53_6 D )  ( check__lower_acp_al_53_6 D )  ( copy__P__comparisons_al_53_6 Q )  ;
   - P_to_check_caps.d[4] ( check__caps_acp_al_54_6 D )  ( check__lower_acp_al_54_6 D )  ( copy__P__comparisons_al_54_6 Q )  ;
   - P_to_check_caps.d[5] ( check__caps_acp_al_55_6 D )  ( check__lower_acp_al_55_6 D )  ( copy__P__comparisons_al_55_6 Q )  ;
   - P_to_check_caps.d[6] ( check__caps_acp_al_56_6 D )  ( check__lower_acp_al_56_6 D )  ( copy__P__comparisons_al_56_6 Q )  ;
   - P_to_check_caps.d[7] ( check__caps_acp_al_57_6 D )  ( check__lower_acp_al_57_6 D )  ( copy__P__comparisons_al_57_6 Q )  ;
   - P_to_check_caps.r ( check__caps_acp_ainv__3 A )  ( check__lower_acp_ainv__3 A )  ( copy__P__comparisons_adelay1_acx7 out )  ;
   - P_to_check_caps.a ( check__caps_acp_apulseG_ai A )  ( check__caps_acp_adelay1_acx0 in_50_6 )  ( check__caps_acp_acelem_acx0 out ) 
 ( copy__P__comparisons_anor__2 B )  ;
   - ctrl_capital.d[0] ( check__caps_aand_alatch Q )  ( or_aor A )  ;
   - ctrl_capital.r ( check__caps_aand_aelem__c_adelay_acx7 out )  ( or_aelem__c_aa1 B )  ;
   - ctrl_capital.a ( check__caps_aand_aelem__c_an1 B )  ( ctrl__lower__copy_anor__2 B )  ( or_apulseG_ai A ) 
 ( or_aelem__c_adelay_acx0 in_50_6 )  ( or_aelem__c_ac1_acx1 out )  ;
   - Reset ( PIN Reset )  ( check__caps_acmp65_apulseG_anor A )  ( check__caps_acmp65_aor__l1 A ) 
 ( check__caps_acmp65_aor__l2 A )  ( check__caps_acmp65_anor A )  ( check__caps_asrcNeg91_anor A )  ( check__caps_aand_apulseG_anor A ) 
 ( check__caps_aand_aelem__c_an1 A )  ( check__caps_aand_aelem__c_ai1 A )  ( check__caps_acmp91_apulseG_anor A )  ( check__caps_acmp91_aor__l1 A ) 
 ( check__caps_acmp91_aor__l2 A )  ( check__caps_acmp91_anor A )  ( check__caps_ainv_apulseG_anor A )  ( check__caps_ainv_aelem__c_an1 A ) 
 ( check__caps_ainv_aelem__c_ai1 A )  ( check__caps_asrcNeg65_anor A )  ( check__caps_acp_apulseG_anor A )  ( check__caps_acp_aor__1 A ) 
 ( check__caps_acp_anor__2 A )  ( check__caps_acp_anor__3 A )  ( shift__split_apulseG_anor A )  ( shift__split_aor1 A ) 
 ( shift__split_anor__R A )  ( shift__split_aor2 A )  ( copy__P_apulseG_anor A )  ( copy__P_aor__1 A ) 
 ( copy__P_anor__2 A )  ( copy__P_anor__3 A )  ( copy__ctrl__shift_apulseG_anor A )  ( copy__ctrl__shift_aor__1 A ) 
 ( copy__ctrl__shift_anor__2 A )  ( copy__ctrl__shift_anor__3 A )  ( shft_acomps_apulseG_anor A )  ( shft_acomps_aor__1 A ) 
 ( shft_acomps_anor__2 A )  ( shft_acomps_anor__3 A )  ( shft_aadd__key_apulseG_anor A )  ( shft_aadd__key_aor__l1 A ) 
 ( shft_aadd__key_aor__l2 A )  ( shft_aadd__key_anor A )  ( shft_amerge_apulseG_anor A )  ( shft_amerge_aor__L1 A ) 
 ( shft_amerge_aor__Cf A )  ( shft_amerge_anor__Ra A )  ( shft_amerge_aor__L2 A )  ( shft_amerge_aor__Ct A ) 
 ( shft_asplit_apulseG_anor A )  ( shft_asplit_aor1 A )  ( shft_asplit_anor__R A )  ( shft_asplit_aor2 A ) 
 ( shft_asums_apulseG_anor A )  ( shft_asums_aor__1 A )  ( shft_asums_anor__2 A )  ( shft_asums_anor__3 A ) 
 ( shft_acomp_apulseG_anor A )  ( shft_acomp_aor__l1 A )  ( shft_acomp_aor__l2 A )  ( shft_acomp_anor A ) 
 ( shft_asrc1_anor A )  ( shft_asub_apulseG_anor A )  ( shft_asub_aor__l1 A )  ( shft_asub_aor__l2 A ) 
 ( shft_asub_anor A )  ( shft_asrc2_anor A )  ( pre_aadderLeft_apulseG_anor A )  ( pre_aadderLeft_aor__l1 A ) 
 ( pre_aadderLeft_aor__l2 A )  ( pre_aadderLeft_anor A )  ( pre_amerge_apulseG_anor A )  ( pre_amerge_aor__L1 A ) 
 ( pre_amerge_aor__Cf A )  ( pre_amerge_anor__Ra A )  ( pre_amerge_aor__L2 A )  ( pre_amerge_aor__Ct A ) 
 ( pre_asplit_apulseG_anor A )  ( pre_asplit_aor1 A )  ( pre_asplit_anor__R A )  ( pre_asplit_aor2 A ) 
 ( pre_asrc97_anor A )  ( pre_acp1_apulseG_anor A )  ( pre_acp1_aor__1 A )  ( pre_acp1_anor__2 A ) 
 ( pre_acp1_anor__3 A )  ( pre_aadderRight_apulseG_anor A )  ( pre_aadderRight_aor__l1 A )  ( pre_aadderRight_aor__l2 A ) 
 ( pre_aadderRight_anor A )  ( pre_asrc65_anor A )  ( check__lower_asrcNeg123_anor A )  ( check__lower_aand_apulseG_anor A ) 
 ( check__lower_aand_aelem__c_an1 A )  ( check__lower_aand_aelem__c_ai1 A )  ( check__lower_acmp97_apulseG_anor A )  ( check__lower_acmp97_aor__l1 A ) 
 ( check__lower_acmp97_aor__l2 A )  ( check__lower_acmp97_anor A )  ( check__lower_acmp123_apulseG_anor A )  ( check__lower_acmp123_aor__l1 A ) 
 ( check__lower_acmp123_aor__l2 A )  ( check__lower_acmp123_anor A )  ( check__lower_ainv_apulseG_anor A )  ( check__lower_ainv_aelem__c_an1 A ) 
 ( check__lower_ainv_aelem__c_ai1 A )  ( check__lower_asrcNeg97_anor A )  ( check__lower_acp_apulseG_anor A )  ( check__lower_acp_aor__1 A ) 
 ( check__lower_acp_anor__2 A )  ( check__lower_acp_anor__3 A )  ( sink__ctrl__lower_an A )  ( copy__ctrl__shift__splits_apulseG_anor A ) 
 ( copy__ctrl__shift__splits_aor__1 A )  ( copy__ctrl__shift__splits_anor__2 A )  ( copy__ctrl__shift__splits_anor__3 A )  ( merge_apulseG_anor A ) 
 ( merge_aor__L1 A )  ( merge_aor__Cf A )  ( merge_anor__Ra A )  ( merge_aor__L2 A ) 
 ( merge_aor__Ct A )  ( ctrl__lower__copy_apulseG_anor A )  ( ctrl__lower__copy_aor__1 A )  ( ctrl__lower__copy_anor__2 A ) 
 ( ctrl__lower__copy_anor__3 A )  ( cp1_apulseG_anor A )  ( cp1_aor__1 A )  ( cp1_anor__2 A ) 
 ( cp1_anor__3 A )  ( case__split_apulseG_anor A )  ( case__split_actrl__latch_anx B )  ( case__split_aelem__c_ai1 A ) 
 ( post_aadderLeft_apulseG_anor A )  ( post_aadderLeft_aor__l1 A )  ( post_aadderLeft_aor__l2 A )  ( post_aadderLeft_anor A ) 
 ( post_amerge_apulseG_anor A )  ( post_amerge_aor__L1 A )  ( post_amerge_aor__Cf A )  ( post_amerge_anor__Ra A ) 
 ( post_amerge_aor__L2 A )  ( post_amerge_aor__Ct A )  ( post_asplit_apulseG_anor A )  ( post_asplit_aor1 A ) 
 ( post_asplit_anor__R A )  ( post_asplit_aor2 A )  ( post_asrc97_anor A )  ( post_acp1_apulseG_anor A ) 
 ( post_acp1_aor__1 A )  ( post_acp1_anor__2 A )  ( post_acp1_anor__3 A )  ( post_aadderRight_apulseG_anor A ) 
 ( post_aadderRight_aor__l1 A )  ( post_aadderRight_aor__l2 A )  ( post_aadderRight_anor A )  ( post_asrc65_anor A ) 
 ( copy__P__comparisons_apulseG_anor A )  ( copy__P__comparisons_aor__1 A )  ( copy__P__comparisons_anor__2 A )  ( copy__P__comparisons_anor__3 A ) 
 ( or_apulseG_anor A )  ( or_aelem__c_an1 A )  ( or_aelem__c_ai1 A )  ;
   - P_to_split.d[0] ( shift__split_al_50_6 D )  ( copy__P_al_50_6 Q )  ( copy__P__comparisons_al_50_6 D )  ;
   - P_to_split.d[1] ( shift__split_al_51_6 D )  ( copy__P_al_51_6 Q )  ( copy__P__comparisons_al_51_6 D )  ;
   - P_to_split.d[2] ( shift__split_al_52_6 D )  ( copy__P_al_52_6 Q )  ( copy__P__comparisons_al_52_6 D )  ;
   - P_to_split.d[3] ( shift__split_al_53_6 D )  ( copy__P_al_53_6 Q )  ( copy__P__comparisons_al_53_6 D )  ;
   - P_to_split.d[4] ( shift__split_al_54_6 D )  ( copy__P_al_54_6 Q )  ( copy__P__comparisons_al_54_6 D )  ;
   - P_to_split.d[5] ( shift__split_al_55_6 D )  ( copy__P_al_55_6 Q )  ( copy__P__comparisons_al_55_6 D )  ;
   - P_to_split.d[6] ( shift__split_al_56_6 D )  ( copy__P_al_56_6 Q )  ( copy__P__comparisons_al_56_6 D )  ;
   - P_to_split.d[7] ( shift__split_al_57_6 D )  ( copy__P_al_57_6 Q )  ( copy__P__comparisons_al_57_6 D )  ;
   - P_to_split.r ( shift__split_ainv__l A )  ( copy__P_adelay1_acx7 out )  ( copy__P__comparisons_ainv__3 A )  ;
   - P_to_split.a ( shift__split_apulseG_ai A )  ( shift__split_adelay1_acx0 in_50_6 )  ( shift__split_acelem_acx0 out ) 
 ( copy__P_anor__3 B )  ( copy__ctrl__shift__splits_anor__2 B )  ;
   - ctrl_shift_to_case_split.d[0] ( shift__split_acontrolLatch D )  ( copy__ctrl__shift__splits_al_50_6 Q )  ( case__split_actrl__latch_al D )  ;
   - ctrl_shift_to_case_split.r ( shift__split_ainv__c A )  ( copy__ctrl__shift__splits_adelay1_acx7 out )  ( case__split_aelem__c_aa2 B )  ;
   - shift_split_to_merge.d[0] ( shift__split_al_50_6 Q )  ( pre_asplit_al_50_6 D )  ( merge_amux_50_6 B )  ;
   - shift_split_to_merge.d[1] ( shift__split_al_51_6 Q )  ( pre_asplit_al_51_6 D )  ( merge_amux_51_6 B )  ;
   - shift_split_to_merge.d[2] ( shift__split_al_52_6 Q )  ( pre_asplit_al_52_6 D )  ( merge_amux_52_6 B )  ;
   - shift_split_to_merge.d[3] ( shift__split_al_53_6 Q )  ( pre_asplit_al_53_6 D )  ( merge_amux_53_6 B )  ;
   - shift_split_to_merge.d[4] ( shift__split_al_54_6 Q )  ( pre_asplit_al_54_6 D )  ( merge_amux_54_6 B )  ;
   - shift_split_to_merge.d[5] ( shift__split_al_55_6 Q )  ( pre_asplit_al_55_6 D )  ( merge_amux_55_6 B )  ;
   - shift_split_to_merge.d[6] ( shift__split_al_56_6 Q )  ( pre_asplit_al_56_6 D )  ( merge_amux_56_6 B )  ;
   - shift_split_to_merge.d[7] ( shift__split_al_57_6 Q )  ( pre_asplit_al_57_6 D )  ( merge_amux_57_6 B )  ;
   - shift_split_to_preshift.r ( shift__split_aand1 Y )  ( pre_asplit_ainv__l A )  ;
   - shift_split_to_preshift.a ( shift__split_aor A )  ( pre_asplit_apulseG_ai A )  ( pre_asplit_adelay1_acx0 in_50_6 ) 
 ( pre_asplit_acelem_acx0 out )  ( pre_acp1_anor__2 B )  ;
   - shift_split_to_merge.r ( shift__split_aand2 Y )  ( merge_ainv__L2 A )  ;
   - shift_split_to_merge.a ( shift__split_aor B )  ( merge_acelem2_acx0 out )  ( merge_aor B )  ;
   - P.d[0] ( PIN P.d[0] )  ( copy__P_al_50_6 D )  ;
   - P.d[1] ( PIN P.d[1] )  ( copy__P_al_51_6 D )  ;
   - P.d[2] ( PIN P.d[2] )  ( copy__P_al_52_6 D )  ;
   - P.d[3] ( PIN P.d[3] )  ( copy__P_al_53_6 D )  ;
   - P.d[4] ( PIN P.d[4] )  ( copy__P_al_54_6 D )  ;
   - P.d[5] ( PIN P.d[5] )  ( copy__P_al_55_6 D )  ;
   - P.d[6] ( PIN P.d[6] )  ( copy__P_al_56_6 D )  ;
   - P.d[7] ( PIN P.d[7] )  ( copy__P_al_57_6 D )  ;
   - P.r ( PIN P.r )  ( copy__P_ainv__3 A )  ;
   - P.a ( PIN P.a )  ( copy__P_apulseG_ai A )  ( copy__P_adelay1_acx0 in_50_6 ) 
 ( copy__P_acelem_acx0 out )  ;
   - P_to_comparisons.a ( copy__P_anor__2 B )  ( copy__P__comparisons_apulseG_ai A )  ( copy__P__comparisons_adelay1_acx0 in_50_6 ) 
 ( copy__P__comparisons_acelem_acx0 out )  ;
   - ctrl_shift.d[0] ( copy__ctrl__shift_al_50_6 D )  ( or_alatch Q )  ;
   - ctrl_shift.r ( copy__ctrl__shift_ainv__3 A )  ( or_aelem__c_adelay_acx7 out )  ;
   - ctrl_shift.a ( copy__ctrl__shift_apulseG_ai A )  ( copy__ctrl__shift_adelay1_acx0 in_50_6 )  ( copy__ctrl__shift_acelem_acx0 out ) 
 ( or_aelem__c_an1 B )  ;
   - ctrl_shift_to_merge.d[0] ( copy__ctrl__shift_al_50_6 Q )  ( copy__ctrl__shift__splits_al_50_6 D )  ( merge_amux_50_6 S ) 
 ( merge_amux_51_6 S )  ( merge_amux_52_6 S )  ( merge_amux_53_6 S )  ( merge_amux_54_6 S ) 
 ( merge_amux_55_6 S )  ( merge_amux_56_6 S )  ( merge_amux_57_6 S )  ( merge_ainv1__Cd A ) 
 ( merge_aand1 A )  ;
   - ctrl_shift_to_merge.r ( copy__ctrl__shift_adelay1_acx7 out )  ( copy__ctrl__shift__splits_ainv__3 A )  ( merge_adelay1_acx0 in_50_6 )  ;
   - ctrl_shift_to_splits.a ( copy__ctrl__shift_anor__2 B )  ( copy__ctrl__shift__splits_apulseG_ai A )  ( copy__ctrl__shift__splits_adelay1_acx0 in_50_6 ) 
 ( copy__ctrl__shift__splits_acelem_acx0 out )  ;
   - ctrl_shift_to_merge.a ( copy__ctrl__shift_anor__3 B )  ( merge_adelay2_acx0 in_50_6 )  ( merge_apulseG_ai A ) 
 ( merge_aor Y )  ;
   - preshift_to_shift.d[0] ( shft_aadd__key_al1_50_6 D )  ( pre_amerge_ainv__Rd1 Y )  ;
   - preshift_to_shift.d[1] ( shft_aadd__key_al1_51_6 D )  ( pre_amerge_ainv__Rd2 Y )  ;
   - preshift_to_shift.d[2] ( shft_aadd__key_al1_52_6 D )  ( pre_amerge_ainv__Rd3 Y )  ;
   - preshift_to_shift.d[3] ( shft_aadd__key_al1_53_6 D )  ( pre_amerge_ainv__Rd4 Y )  ;
   - preshift_to_shift.d[4] ( shft_aadd__key_al1_54_6 D )  ( pre_amerge_ainv__Rd5 Y )  ;
   - preshift_to_shift.d[5] ( shft_aadd__key_al1_55_6 D )  ( pre_amerge_ainv__Rd6 Y )  ;
   - preshift_to_shift.d[6] ( shft_aadd__key_al1_56_6 D )  ( pre_amerge_ainv__Rd7 Y )  ;
   - preshift_to_shift.d[7] ( shft_aadd__key_al1_57_6 D )  ( pre_amerge_ainv__Rd8 Y )  ;
   - preshift_to_shift.r ( shft_aadd__key_ainv__l1 A )  ( pre_amerge_adelay3_acx7 out )  ;
   - K.a ( PIN K.a )  ( shft_aadd__key_apulseG_ai A )  ( shft_aadd__key_adelay1_acx0 in_50_6 ) 
 ( shft_aadd__key_acelem_acx0 out )  ( pre_amerge_anor__Ra B )  ;
   - K.d[0] ( PIN K.d[0] )  ( shft_aadd__key_al2_50_6 D )  ;
   - K.d[1] ( PIN K.d[1] )  ( shft_aadd__key_al2_51_6 D )  ;
   - K.d[2] ( PIN K.d[2] )  ( shft_aadd__key_al2_52_6 D )  ;
   - K.d[3] ( PIN K.d[3] )  ( shft_aadd__key_al2_53_6 D )  ;
   - K.d[4] ( PIN K.d[4] )  ( shft_aadd__key_al2_54_6 D )  ;
   - K.d[5] ( PIN K.d[5] )  ( shft_aadd__key_al2_55_6 D )  ;
   - K.d[6] ( PIN K.d[6] )  ( shft_aadd__key_al2_56_6 D )  ;
   - K.d[7] ( PIN K.d[7] )  ( shft_aadd__key_al2_57_6 D )  ;
   - K.r ( PIN K.r )  ( shft_aadd__key_ainv__l2 A )  ;
   - shift_to_postshift.d[0] ( shft_amerge_ainv__Rd1 Y )  ( post_asplit_al_50_6 D )  ;
   - shift_to_postshift.d[1] ( shft_amerge_ainv__Rd2 Y )  ( post_asplit_al_51_6 D )  ;
   - shift_to_postshift.d[2] ( shft_amerge_ainv__Rd3 Y )  ( post_asplit_al_52_6 D )  ;
   - shift_to_postshift.d[3] ( shft_amerge_ainv__Rd4 Y )  ( post_asplit_al_53_6 D )  ;
   - shift_to_postshift.d[4] ( shft_amerge_ainv__Rd5 Y )  ( post_asplit_al_54_6 D )  ;
   - shift_to_postshift.d[5] ( shft_amerge_ainv__Rd6 Y )  ( post_asplit_al_55_6 D )  ;
   - shift_to_postshift.d[6] ( shft_amerge_ainv__Rd7 Y )  ( post_asplit_al_56_6 D )  ;
   - shift_to_postshift.d[7] ( shft_amerge_ainv__Rd8 Y )  ( post_asplit_al_57_6 D )  ;
   - shift_to_postshift.r ( shft_amerge_adelay3_acx7 out )  ( post_asplit_ainv__l A )  ;
   - shift_to_postshift.a ( shft_amerge_anor__Ra B )  ( post_asplit_apulseG_ai A )  ( post_asplit_adelay1_acx0 in_50_6 ) 
 ( post_asplit_acelem_acx0 out )  ( post_acp1_anor__2 B )  ;
   - ctrl_lower_to_preshift.d[0] ( pre_acp1_al_50_6 D )  ( cp1_al_50_6 Q )  ( post_acp1_al_50_6 D )  ;
   - ctrl_lower_to_preshift.r ( pre_acp1_ainv__3 A )  ( cp1_adelay1_acx7 out )  ( post_acp1_ainv__3 A )  ;
   - ctrl_lower_to_preshift.a ( pre_acp1_apulseG_ai A )  ( pre_acp1_adelay1_acx0 in_50_6 )  ( pre_acp1_acelem_acx0 out ) 
 ( cp1_anor__2 B )  ;
   - P_to_check_lower.a ( check__lower_acp_apulseG_ai A )  ( check__lower_acp_adelay1_acx0 in_50_6 )  ( check__lower_acp_acelem_acx0 out ) 
 ( copy__P__comparisons_anor__3 B )  ;
   - ctrl_lower.d[0] ( check__lower_aand_alatch Q )  ( ctrl__lower__copy_al_50_6 D )  ;
   - ctrl_lower.r ( check__lower_aand_aelem__c_adelay_acx7 out )  ( ctrl__lower__copy_ainv__3 A )  ;
   - ctrl_lower.a ( check__lower_aand_aelem__c_an1 B )  ( ctrl__lower__copy_apulseG_ai A )  ( ctrl__lower__copy_adelay1_acx0 in_50_6 ) 
 ( ctrl__lower__copy_acelem_acx0 out )  ;
   - ctrl_lower_to_sink.r ( sink__ctrl__lower_ai A )  ( case__split_aelem__c_aandR1 Y )  ;
   - ctrl_lower_to_sink.a ( sink__ctrl__lower_an Y )  ( case__split_aelem__c_an1 A )  ;
   - ctrl_lower_to_case_split.a ( copy__ctrl__shift__splits_anor__3 B )  ( ctrl__lower__copy_anor__3 B )  ( case__split_apulseG_ai A ) 
 ( case__split_aelem__c_adelay_acx0 in_50_6 )  ( case__split_aelem__c_ac1_acx1 out )  ;
   - postshift_to_merge.d[0] ( merge_amux_50_6 A )  ( post_amerge_ainv__Rd1 Y )  ;
   - postshift_to_merge.d[1] ( merge_amux_51_6 A )  ( post_amerge_ainv__Rd2 Y )  ;
   - postshift_to_merge.d[2] ( merge_amux_52_6 A )  ( post_amerge_ainv__Rd3 Y )  ;
   - postshift_to_merge.d[3] ( merge_amux_53_6 A )  ( post_amerge_ainv__Rd4 Y )  ;
   - postshift_to_merge.d[4] ( merge_amux_54_6 A )  ( post_amerge_ainv__Rd5 Y )  ;
   - postshift_to_merge.d[5] ( merge_amux_55_6 A )  ( post_amerge_ainv__Rd6 Y )  ;
   - postshift_to_merge.d[6] ( merge_amux_56_6 A )  ( post_amerge_ainv__Rd7 Y )  ;
   - postshift_to_merge.d[7] ( merge_amux_57_6 A )  ( post_amerge_ainv__Rd8 Y )  ;
   - postshift_to_merge.r ( merge_ainv__L1 A )  ( post_amerge_adelay3_acx7 out )  ;
   - postshift_to_merge.a ( merge_acelem1_acx0 out )  ( merge_aor A )  ( post_amerge_anor__Ra B )  ;
   - C.d[0] ( PIN C.d[0] )  ( merge_ainv__Rd1 Y )  ;
   - C.d[1] ( PIN C.d[1] )  ( merge_ainv__Rd2 Y )  ;
   - C.d[2] ( PIN C.d[2] )  ( merge_ainv__Rd3 Y )  ;
   - C.d[3] ( PIN C.d[3] )  ( merge_ainv__Rd4 Y )  ;
   - C.d[4] ( PIN C.d[4] )  ( merge_ainv__Rd5 Y )  ;
   - C.d[5] ( PIN C.d[5] )  ( merge_ainv__Rd6 Y )  ;
   - C.d[6] ( PIN C.d[6] )  ( merge_ainv__Rd7 Y )  ;
   - C.d[7] ( PIN C.d[7] )  ( merge_ainv__Rd8 Y )  ;
   - C.r ( PIN C.r )  ( merge_adelay3_acx7 out )  ;
   - C.a ( PIN C.a )  ( merge_anor__Ra B )  ;
   - ctrl_lower_to_or.d[0] ( ctrl__lower__copy_al_50_6 Q )  ( case__split_adata__latch D )  ( or_aor B )  ;
   - ctrl_lower_to_or.r ( ctrl__lower__copy_adelay1_acx7 out )  ( case__split_aelem__c_aa1 B )  ( or_aelem__c_aa2 B )  ;
   - ctrl_lower_to_sink.d[0] ( cp1_al_50_6 D )  ( case__split_adata__latch Q )  ;
   - ctrl_lower_to_shifts.r ( cp1_ainv__3 A )  ( case__split_aelem__c_aandR2 Y )  ;
   - ctrl_lower_to_shifts.a ( cp1_apulseG_ai A )  ( cp1_adelay1_acx0 in_50_6 )  ( cp1_acelem_acx0 out ) 
 ( case__split_aelem__c_an1 B )  ;
   - ctrl_lower_to_postshift.a ( cp1_anor__3 B )  ( post_acp1_apulseG_ai A )  ( post_acp1_adelay1_acx0 in_50_6 ) 
 ( post_acp1_acelem_acx0 out )  ;
   - check_caps.to65comp.d[0] ( check__caps_acmp65_al1_50_6 D )  ( check__caps_acmp91_al1_50_6 D )  ( check__caps_acp_al_50_6 Q )  ;
   - check_caps.to65comp.d[1] ( check__caps_acmp65_al1_51_6 D )  ( check__caps_acmp91_al1_51_6 D )  ( check__caps_acp_al_51_6 Q )  ;
   - check_caps.to65comp.d[2] ( check__caps_acmp65_al1_52_6 D )  ( check__caps_acmp91_al1_52_6 D )  ( check__caps_acp_al_52_6 Q )  ;
   - check_caps.to65comp.d[3] ( check__caps_acmp65_al1_53_6 D )  ( check__caps_acmp91_al1_53_6 D )  ( check__caps_acp_al_53_6 Q )  ;
   - check_caps.to65comp.d[4] ( check__caps_acmp65_al1_54_6 D )  ( check__caps_acmp91_al1_54_6 D )  ( check__caps_acp_al_54_6 Q )  ;
   - check_caps.to65comp.d[5] ( check__caps_acmp65_al1_55_6 D )  ( check__caps_acmp91_al1_55_6 D )  ( check__caps_acp_al_55_6 Q )  ;
   - check_caps.to65comp.d[6] ( check__caps_acmp65_al1_56_6 D )  ( check__caps_acmp91_al1_56_6 D )  ( check__caps_acp_al_56_6 Q )  ;
   - check_caps.to65comp.d[7] ( check__caps_acmp65_al1_57_6 D )  ( check__caps_acmp91_al1_57_6 D )  ( check__caps_acp_al_57_6 Q )  ;
   - check_caps.to65comp.r ( check__caps_acmp65_ainv__l1 A )  ( check__caps_acmp91_ainv__l1 A )  ( check__caps_acp_adelay1_acx7 out )  ;
   - check_caps.neg65.a ( check__caps_acmp65_apulseG_ai A )  ( check__caps_acmp65_adelay1_acx0 in_50_6 )  ( check__caps_acmp65_acelem_acx0 out ) 
 ( check__caps_asrcNeg65_anor B )  ( check__caps_acp_anor__2 B )  ;
   - check_caps.neg65.d[0] ( check__caps_acmp65_al2_50_6 D )  ( check__caps_asrcNeg65_aset0 Y )  ;
   - check_caps.neg65.d[1] ( check__caps_acmp65_al2_51_6 D )  ( check__caps_asrcNeg65_aset1 Y )  ;
   - check_caps.neg65.d[2] ( check__caps_acmp65_al2_52_6 D )  ( check__caps_asrcNeg65_aset2 Y )  ;
   - check_caps.neg65.d[3] ( check__caps_acmp65_al2_53_6 D )  ( check__caps_asrcNeg65_aset3 Y )  ;
   - check_caps.neg65.d[4] ( check__caps_acmp65_al2_54_6 D )  ( check__caps_asrcNeg65_aset4 Y )  ;
   - check_caps.neg65.d[5] ( check__caps_acmp65_al2_55_6 D )  ( check__caps_asrcNeg65_aset5 Y )  ;
   - check_caps.neg65.d[6] ( check__caps_acmp65_al2_56_6 D )  ( check__caps_asrcNeg65_aset6 Y )  ;
   - check_caps.neg65.d[7] ( check__caps_acmp65_al2_57_6 D )  ( check__caps_asrcNeg65_aset7 Y )  ;
   - check_caps.neg65.r ( check__caps_acmp65_ainv__l2 A )  ( check__caps_asrcNeg65_anor Y )  ;
   - check_caps.afterSub65.d[0] ( check__caps_acmp65_aadd_57_6_acx3 out )  ( check__caps_ainv_ain A )  ;
   - check_caps.afterSub65.r ( check__caps_acmp65_adelay3_acx7 out )  ( check__caps_ainv_aelem__c_aa1 B )  ;
   - check_caps.afterSub65.a ( check__caps_acmp65_anor B )  ( check__caps_ainv_apulseG_ai A )  ( check__caps_ainv_aelem__c_adelay_acx0 in_50_6 ) 
 ( check__caps_ainv_aelem__c_ac1_acx1 out )  ;
   - check_caps.neg91.d[0] ( check__caps_asrcNeg91_asetGND0 Y )  ( check__caps_acmp91_al2_50_6 D )  ;
   - check_caps.neg91.d[1] ( check__caps_asrcNeg91_asetGND1 Y )  ( check__caps_acmp91_al2_51_6 D )  ;
   - check_caps.neg91.d[2] ( check__caps_asrcNeg91_asetGND2 Y )  ( check__caps_acmp91_al2_52_6 D )  ;
   - check_caps.neg91.d[3] ( check__caps_asrcNeg91_asetGND3 Y )  ( check__caps_acmp91_al2_53_6 D )  ;
   - check_caps.neg91.d[4] ( check__caps_asrcNeg91_asetGND4 Y )  ( check__caps_acmp91_al2_54_6 D )  ;
   - check_caps.neg91.d[5] ( check__caps_asrcNeg91_asetGND5 Y )  ( check__caps_acmp91_al2_55_6 D )  ;
   - check_caps.neg91.d[6] ( check__caps_asrcNeg91_asetGND6 Y )  ( check__caps_acmp91_al2_56_6 D )  ;
   - check_caps.neg91.d[7] ( check__caps_asrcNeg91_asetGND7 Y )  ( check__caps_acmp91_al2_57_6 D )  ;
   - check_caps.neg91.r ( check__caps_asrcNeg91_anor Y )  ( check__caps_acmp91_ainv__l2 A )  ;
   - check_caps.neg91.a ( check__caps_asrcNeg91_anor B )  ( check__caps_acmp91_apulseG_ai A )  ( check__caps_acmp91_adelay1_acx0 in_50_6 ) 
 ( check__caps_acmp91_acelem_acx0 out )  ( check__caps_acp_anor__3 B )  ;
   - check_caps.invSub65.d[0] ( check__caps_aand_aand A )  ( check__caps_ainv_alatch Q )  ;
   - check_caps.invSub65.r ( check__caps_aand_aelem__c_aa1 B )  ( check__caps_ainv_aelem__c_adelay_acx7 out )  ;
   - check_caps.invSub65.a ( check__caps_aand_apulseG_ai A )  ( check__caps_aand_aelem__c_adelay_acx0 in_50_6 )  ( check__caps_aand_aelem__c_ac1_acx1 out ) 
 ( check__caps_acmp91_anor B )  ( check__caps_ainv_aelem__c_an1 B )  ;
   - check_caps.afterSub91.d[0] ( check__caps_aand_aand B )  ( check__caps_acmp91_aadd_57_6_acx3 out )  ;
   - check_caps.afterSub91.r ( check__caps_aand_aelem__c_aa2 B )  ( check__caps_acmp91_adelay3_acx7 out )  ;
   - check_caps.cmp65.tmp_Rr1 ( check__caps_acmp65_adelay2_acx0 in_50_6 )  ( check__caps_acmp65_adelay1_acx7 out )  ;
   - check_caps.cmp65.tmp_Rr2 ( check__caps_acmp65_adelay2_acx7 out )  ( check__caps_acmp65_adelay3_acx0 in_50_6 )  ;
   - check_caps.cmp65.tmp_Ra ( check__caps_acmp65_ainv__r A )  ( check__caps_acmp65_anor Y )  ;
   - check_caps.cmp65.inv_r.Y ( check__caps_acmp65_ainv__r Y )  ( check__caps_acmp65_acelem_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp[1] ( check__caps_acmp65_ainv__l2 Y )  ( check__caps_acmp65_aor__l2 B )  ;
   - check_caps.cmp65.pulse ( check__caps_acmp65_apulseG_aand Y )  ( check__caps_acmp65_al1_50_6 CLK )  ( check__caps_acmp65_al1_51_6 CLK ) 
 ( check__caps_acmp65_al1_52_6 CLK )  ( check__caps_acmp65_al1_53_6 CLK )  ( check__caps_acmp65_al1_54_6 CLK )  ( check__caps_acmp65_al1_55_6 CLK ) 
 ( check__caps_acmp65_al1_56_6 CLK )  ( check__caps_acmp65_al1_57_6 CLK )  ( check__caps_acmp65_al2_50_6 CLK )  ( check__caps_acmp65_al2_51_6 CLK ) 
 ( check__caps_acmp65_al2_52_6 CLK )  ( check__caps_acmp65_al2_53_6 CLK )  ( check__caps_acmp65_al2_54_6 CLK )  ( check__caps_acmp65_al2_55_6 CLK ) 
 ( check__caps_acmp65_al2_56_6 CLK )  ( check__caps_acmp65_al2_57_6 CLK )  ;
   - check_caps.cmp65.in1[0] ( check__caps_acmp65_aadd_50_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_50_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_50_6 Q )  ;
   - check_caps.cmp65.in2[0] ( check__caps_acmp65_aadd_50_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_50_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_50_6 Q )  ;
   - check_caps.cmp65.cin0 ( check__caps_acmp65_aadd_50_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_50_6_acx0 in_52_6 )  ( check__caps_acmp65_atoGND Y )  ;
   - check_caps.cmp65.cout[0] ( check__caps_acmp65_aadd_50_6_acx1 out )  ( check__caps_acmp65_aadd_51_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_51_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[0] ( check__caps_acmp65_aadd_50_6_acx3 out )  ;
   - check_caps.cmp65.in1[1] ( check__caps_acmp65_aadd_51_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_51_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_51_6 Q )  ;
   - check_caps.cmp65.in2[1] ( check__caps_acmp65_aadd_51_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_51_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_51_6 Q )  ;
   - check_caps.cmp65.cout[1] ( check__caps_acmp65_aadd_51_6_acx1 out )  ( check__caps_acmp65_aadd_52_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_52_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[1] ( check__caps_acmp65_aadd_51_6_acx3 out )  ;
   - check_caps.cmp65.in1[2] ( check__caps_acmp65_aadd_52_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_52_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_52_6 Q )  ;
   - check_caps.cmp65.in2[2] ( check__caps_acmp65_aadd_52_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_52_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_52_6 Q )  ;
   - check_caps.cmp65.cout[2] ( check__caps_acmp65_aadd_52_6_acx1 out )  ( check__caps_acmp65_aadd_53_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_53_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[2] ( check__caps_acmp65_aadd_52_6_acx3 out )  ;
   - check_caps.cmp65.in1[3] ( check__caps_acmp65_aadd_53_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_53_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_53_6 Q )  ;
   - check_caps.cmp65.in2[3] ( check__caps_acmp65_aadd_53_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_53_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_53_6 Q )  ;
   - check_caps.cmp65.cout[3] ( check__caps_acmp65_aadd_53_6_acx1 out )  ( check__caps_acmp65_aadd_54_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_54_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[3] ( check__caps_acmp65_aadd_53_6_acx3 out )  ;
   - check_caps.cmp65.in1[4] ( check__caps_acmp65_aadd_54_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_54_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_54_6 Q )  ;
   - check_caps.cmp65.in2[4] ( check__caps_acmp65_aadd_54_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_54_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_54_6 Q )  ;
   - check_caps.cmp65.cout[4] ( check__caps_acmp65_aadd_54_6_acx1 out )  ( check__caps_acmp65_aadd_55_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_55_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[4] ( check__caps_acmp65_aadd_54_6_acx3 out )  ;
   - check_caps.cmp65.in1[5] ( check__caps_acmp65_aadd_55_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_55_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_55_6 Q )  ;
   - check_caps.cmp65.in2[5] ( check__caps_acmp65_aadd_55_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_55_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_55_6 Q )  ;
   - check_caps.cmp65.cout[5] ( check__caps_acmp65_aadd_55_6_acx1 out )  ( check__caps_acmp65_aadd_56_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_56_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[5] ( check__caps_acmp65_aadd_55_6_acx3 out )  ;
   - check_caps.cmp65.in1[6] ( check__caps_acmp65_aadd_56_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_56_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_56_6 Q )  ;
   - check_caps.cmp65.in2[6] ( check__caps_acmp65_aadd_56_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_56_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_56_6 Q )  ;
   - check_caps.cmp65.cout[6] ( check__caps_acmp65_aadd_56_6_acx1 out )  ( check__caps_acmp65_aadd_57_6_acx2 in_52_6 )  ( check__caps_acmp65_aadd_57_6_acx0 in_52_6 )  ;
   - check_caps.cmp65.tmp_arr[6] ( check__caps_acmp65_aadd_56_6_acx3 out )  ;
   - check_caps.cmp65.in1[7] ( check__caps_acmp65_aadd_57_6_acx2 in_50_6 )  ( check__caps_acmp65_aadd_57_6_acx0 in_50_6 )  ( check__caps_acmp65_al1_57_6 Q )  ;
   - check_caps.cmp65.in2[7] ( check__caps_acmp65_aadd_57_6_acx2 in_51_6 )  ( check__caps_acmp65_aadd_57_6_acx0 in_51_6 )  ( check__caps_acmp65_al2_57_6 Q )  ;
   - check_caps.cmp65.cout[7] ( check__caps_acmp65_aadd_57_6_acx1 out )  ;
   - check_caps.cmp65.tmp[0] ( check__caps_acmp65_ainv__l1 Y )  ( check__caps_acmp65_aor__l1 B )  ;
   - check_caps.cmp65.or_l1.Y ( check__caps_acmp65_aor__l1 Y )  ( check__caps_acmp65_acelem_acx0 in_50_6 )  ;
   - check_caps.cmp65.or_l2.Y ( check__caps_acmp65_aor__l2 Y )  ( check__caps_acmp65_acelem_acx0 in_51_6 )  ;
   - check_caps.cmp65.delay2.cx5.out ( check__caps_acmp65_adelay2_acx6 in_50_6 )  ( check__caps_acmp65_adelay2_acx5 out )  ;
   - check_caps.cmp65.delay2.cx6.out ( check__caps_acmp65_adelay2_acx6 out )  ( check__caps_acmp65_adelay2_acx7 in_50_6 )  ;
   - check_caps.cmp65.delay2.cx0.out ( check__caps_acmp65_adelay2_acx0 out )  ( check__caps_acmp65_adelay2_acx1 in_50_6 )  ;
   - check_caps.cmp65.delay2.cx1.out ( check__caps_acmp65_adelay2_acx2 in_50_6 )  ( check__caps_acmp65_adelay2_acx1 out )  ;
   - check_caps.cmp65.delay2.cx2.out ( check__caps_acmp65_adelay2_acx2 out )  ( check__caps_acmp65_adelay2_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay2.cx3.out ( check__caps_acmp65_adelay2_acx4 in_50_6 )  ( check__caps_acmp65_adelay2_acx3 out )  ;
   - check_caps.cmp65.delay2.cx4.out ( check__caps_acmp65_adelay2_acx4 out )  ( check__caps_acmp65_adelay2_acx5 in_50_6 )  ;
   - check_caps.cmp65.pulseG.i7.Y ( check__caps_acmp65_apulseG_ai8 A )  ( check__caps_acmp65_apulseG_ai7 Y )  ;
   - check_caps.cmp65.pulseG.i8.Y ( check__caps_acmp65_apulseG_ai8 Y )  ( check__caps_acmp65_apulseG_ai9 A )  ;
   - check_caps.cmp65.pulseG.sig_inv ( check__caps_acmp65_apulseG_ai Y )  ( check__caps_acmp65_apulseG_anor B )  ;
   - check_caps.cmp65.pulseG.sgn ( check__caps_acmp65_apulseG_aand A )  ( check__caps_acmp65_apulseG_anor Y )  ( check__caps_acmp65_apulseG_ai1 A )  ;
   - check_caps.cmp65.pulseG.i9.Y ( check__caps_acmp65_apulseG_aand B )  ( check__caps_acmp65_apulseG_ai9 Y )  ;
   - check_caps.cmp65.pulseG.i3.Y ( check__caps_acmp65_apulseG_ai4 A )  ( check__caps_acmp65_apulseG_ai3 Y )  ;
   - check_caps.cmp65.pulseG.i4.Y ( check__caps_acmp65_apulseG_ai4 Y )  ( check__caps_acmp65_apulseG_ai5 A )  ;
   - check_caps.cmp65.pulseG.i6.Y ( check__caps_acmp65_apulseG_ai7 A )  ( check__caps_acmp65_apulseG_ai6 Y )  ;
   - check_caps.cmp65.pulseG.i5.Y ( check__caps_acmp65_apulseG_ai6 A )  ( check__caps_acmp65_apulseG_ai5 Y )  ;
   - check_caps.cmp65.pulseG.i2.Y ( check__caps_acmp65_apulseG_ai3 A )  ( check__caps_acmp65_apulseG_ai2 Y )  ;
   - check_caps.cmp65.pulseG.i1.Y ( check__caps_acmp65_apulseG_ai2 A )  ( check__caps_acmp65_apulseG_ai1 Y )  ;
   - check_caps.cmp65.add[0]._YC ( check__caps_acmp65_aadd_50_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_50_6_acx0 out )  ( check__caps_acmp65_aadd_50_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[0]._YS ( check__caps_acmp65_aadd_50_6_acx2 out )  ( check__caps_acmp65_aadd_50_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[1]._YC ( check__caps_acmp65_aadd_51_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_51_6_acx0 out )  ( check__caps_acmp65_aadd_51_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[1]._YS ( check__caps_acmp65_aadd_51_6_acx2 out )  ( check__caps_acmp65_aadd_51_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[2]._YC ( check__caps_acmp65_aadd_52_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_52_6_acx0 out )  ( check__caps_acmp65_aadd_52_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[2]._YS ( check__caps_acmp65_aadd_52_6_acx2 out )  ( check__caps_acmp65_aadd_52_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[3]._YC ( check__caps_acmp65_aadd_53_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_53_6_acx0 out )  ( check__caps_acmp65_aadd_53_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[3]._YS ( check__caps_acmp65_aadd_53_6_acx2 out )  ( check__caps_acmp65_aadd_53_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[4]._YC ( check__caps_acmp65_aadd_54_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_54_6_acx0 out )  ( check__caps_acmp65_aadd_54_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[4]._YS ( check__caps_acmp65_aadd_54_6_acx2 out )  ( check__caps_acmp65_aadd_54_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[5]._YC ( check__caps_acmp65_aadd_55_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_55_6_acx0 out )  ( check__caps_acmp65_aadd_55_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[5]._YS ( check__caps_acmp65_aadd_55_6_acx2 out )  ( check__caps_acmp65_aadd_55_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[6]._YC ( check__caps_acmp65_aadd_56_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_56_6_acx0 out )  ( check__caps_acmp65_aadd_56_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[6]._YS ( check__caps_acmp65_aadd_56_6_acx2 out )  ( check__caps_acmp65_aadd_56_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.add[7]._YC ( check__caps_acmp65_aadd_57_6_acx2 in_53_6 )  ( check__caps_acmp65_aadd_57_6_acx0 out )  ( check__caps_acmp65_aadd_57_6_acx1 in_50_6 )  ;
   - check_caps.cmp65.add[7]._YS ( check__caps_acmp65_aadd_57_6_acx2 out )  ( check__caps_acmp65_aadd_57_6_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx5.out ( check__caps_acmp65_adelay3_acx6 in_50_6 )  ( check__caps_acmp65_adelay3_acx5 out )  ;
   - check_caps.cmp65.delay3.cx6.out ( check__caps_acmp65_adelay3_acx6 out )  ( check__caps_acmp65_adelay3_acx7 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx0.out ( check__caps_acmp65_adelay3_acx0 out )  ( check__caps_acmp65_adelay3_acx1 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx1.out ( check__caps_acmp65_adelay3_acx2 in_50_6 )  ( check__caps_acmp65_adelay3_acx1 out )  ;
   - check_caps.cmp65.delay3.cx2.out ( check__caps_acmp65_adelay3_acx2 out )  ( check__caps_acmp65_adelay3_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay3.cx3.out ( check__caps_acmp65_adelay3_acx4 in_50_6 )  ( check__caps_acmp65_adelay3_acx3 out )  ;
   - check_caps.cmp65.delay3.cx4.out ( check__caps_acmp65_adelay3_acx4 out )  ( check__caps_acmp65_adelay3_acx5 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx5.out ( check__caps_acmp65_adelay1_acx6 in_50_6 )  ( check__caps_acmp65_adelay1_acx5 out )  ;
   - check_caps.cmp65.delay1.cx6.out ( check__caps_acmp65_adelay1_acx6 out )  ( check__caps_acmp65_adelay1_acx7 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx0.out ( check__caps_acmp65_adelay1_acx0 out )  ( check__caps_acmp65_adelay1_acx1 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx1.out ( check__caps_acmp65_adelay1_acx2 in_50_6 )  ( check__caps_acmp65_adelay1_acx1 out )  ;
   - check_caps.cmp65.delay1.cx2.out ( check__caps_acmp65_adelay1_acx2 out )  ( check__caps_acmp65_adelay1_acx3 in_50_6 )  ;
   - check_caps.cmp65.delay1.cx3.out ( check__caps_acmp65_adelay1_acx4 in_50_6 )  ( check__caps_acmp65_adelay1_acx3 out )  ;
   - check_caps.cmp65.delay1.cx4.out ( check__caps_acmp65_adelay1_acx4 out )  ( check__caps_acmp65_adelay1_acx5 in_50_6 )  ;
   - check_caps.and.pulse ( check__caps_aand_alatch CLK )  ( check__caps_aand_apulseG_aand Y )  ;
   - check_caps.and.Rd ( check__caps_aand_alatch D )  ( check__caps_aand_aand Y )  ;
   - check_caps.and.pulseG.i7.Y ( check__caps_aand_apulseG_ai8 A )  ( check__caps_aand_apulseG_ai7 Y )  ;
   - check_caps.and.pulseG.i8.Y ( check__caps_aand_apulseG_ai8 Y )  ( check__caps_aand_apulseG_ai9 A )  ;
   - check_caps.and.pulseG.sig_inv ( check__caps_aand_apulseG_ai Y )  ( check__caps_aand_apulseG_anor B )  ;
   - check_caps.and.pulseG.sgn ( check__caps_aand_apulseG_aand A )  ( check__caps_aand_apulseG_anor Y )  ( check__caps_aand_apulseG_ai1 A )  ;
   - check_caps.and.pulseG.i9.Y ( check__caps_aand_apulseG_aand B )  ( check__caps_aand_apulseG_ai9 Y )  ;
   - check_caps.and.pulseG.i3.Y ( check__caps_aand_apulseG_ai4 A )  ( check__caps_aand_apulseG_ai3 Y )  ;
   - check_caps.and.pulseG.i4.Y ( check__caps_aand_apulseG_ai4 Y )  ( check__caps_aand_apulseG_ai5 A )  ;
   - check_caps.and.pulseG.i6.Y ( check__caps_aand_apulseG_ai7 A )  ( check__caps_aand_apulseG_ai6 Y )  ;
   - check_caps.and.pulseG.i5.Y ( check__caps_aand_apulseG_ai6 A )  ( check__caps_aand_apulseG_ai5 Y )  ;
   - check_caps.and.pulseG.i2.Y ( check__caps_aand_apulseG_ai3 A )  ( check__caps_aand_apulseG_ai2 Y )  ;
   - check_caps.and.pulseG.i1.Y ( check__caps_aand_apulseG_ai2 A )  ( check__caps_aand_apulseG_ai1 Y )  ;
   - check_caps.and.elem_c._Reset ( check__caps_aand_aelem__c_aa1 A )  ( check__caps_aand_aelem__c_ai1 Y )  ( check__caps_aand_aelem__c_aa2 A )  ;
   - check_caps.and.elem_c.a1.Y ( check__caps_aand_aelem__c_aa1 Y )  ( check__caps_aand_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_caps.and.elem_c.n1.Y ( check__caps_aand_aelem__c_an1 Y )  ( check__caps_aand_aelem__c_ac1_acx0 in_52_6 )  ;
   - check_caps.and.elem_c.a2.Y ( check__caps_aand_aelem__c_ac1_acx0 in_51_6 )  ( check__caps_aand_aelem__c_aa2 Y )  ;
   - check_caps.and.elem_c.delay.cx5.out ( check__caps_aand_aelem__c_adelay_acx6 in_50_6 )  ( check__caps_aand_aelem__c_adelay_acx5 out )  ;
   - check_caps.and.elem_c.delay.cx6.out ( check__caps_aand_aelem__c_adelay_acx6 out )  ( check__caps_aand_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_caps.and.elem_c.delay.cx0.out ( check__caps_aand_aelem__c_adelay_acx0 out )  ( check__caps_aand_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_caps.and.elem_c.delay.cx1.out ( check__caps_aand_aelem__c_adelay_acx2 in_50_6 )  ( check__caps_aand_aelem__c_adelay_acx1 out )  ;
   - check_caps.and.elem_c.delay.cx2.out ( check__caps_aand_aelem__c_adelay_acx2 out )  ( check__caps_aand_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_caps.and.elem_c.delay.cx3.out ( check__caps_aand_aelem__c_adelay_acx4 in_50_6 )  ( check__caps_aand_aelem__c_adelay_acx3 out )  ;
   - check_caps.and.elem_c.delay.cx4.out ( check__caps_aand_aelem__c_adelay_acx4 out )  ( check__caps_aand_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_caps.and.elem_c.c1.cx0.out ( check__caps_aand_aelem__c_ac1_acx0 out )  ( check__caps_aand_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_caps.cmp91.tmp_Rr1 ( check__caps_acmp91_adelay2_acx0 in_50_6 )  ( check__caps_acmp91_adelay1_acx7 out )  ;
   - check_caps.cmp91.tmp_Rr2 ( check__caps_acmp91_adelay2_acx7 out )  ( check__caps_acmp91_adelay3_acx0 in_50_6 )  ;
   - check_caps.cmp91.tmp_Ra ( check__caps_acmp91_ainv__r A )  ( check__caps_acmp91_anor Y )  ;
   - check_caps.cmp91.inv_r.Y ( check__caps_acmp91_ainv__r Y )  ( check__caps_acmp91_acelem_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp[1] ( check__caps_acmp91_ainv__l2 Y )  ( check__caps_acmp91_aor__l2 B )  ;
   - check_caps.cmp91.pulse ( check__caps_acmp91_apulseG_aand Y )  ( check__caps_acmp91_al1_50_6 CLK )  ( check__caps_acmp91_al1_51_6 CLK ) 
 ( check__caps_acmp91_al1_52_6 CLK )  ( check__caps_acmp91_al1_53_6 CLK )  ( check__caps_acmp91_al1_54_6 CLK )  ( check__caps_acmp91_al1_55_6 CLK ) 
 ( check__caps_acmp91_al1_56_6 CLK )  ( check__caps_acmp91_al1_57_6 CLK )  ( check__caps_acmp91_al2_50_6 CLK )  ( check__caps_acmp91_al2_51_6 CLK ) 
 ( check__caps_acmp91_al2_52_6 CLK )  ( check__caps_acmp91_al2_53_6 CLK )  ( check__caps_acmp91_al2_54_6 CLK )  ( check__caps_acmp91_al2_55_6 CLK ) 
 ( check__caps_acmp91_al2_56_6 CLK )  ( check__caps_acmp91_al2_57_6 CLK )  ;
   - check_caps.cmp91.in1[0] ( check__caps_acmp91_aadd_50_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_50_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_50_6 Q )  ;
   - check_caps.cmp91.in2[0] ( check__caps_acmp91_aadd_50_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_50_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_50_6 Q )  ;
   - check_caps.cmp91.cin0 ( check__caps_acmp91_aadd_50_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_50_6_acx0 in_52_6 )  ( check__caps_acmp91_atoGND Y )  ;
   - check_caps.cmp91.cout[0] ( check__caps_acmp91_aadd_50_6_acx1 out )  ( check__caps_acmp91_aadd_51_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_51_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[0] ( check__caps_acmp91_aadd_50_6_acx3 out )  ;
   - check_caps.cmp91.in1[1] ( check__caps_acmp91_aadd_51_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_51_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_51_6 Q )  ;
   - check_caps.cmp91.in2[1] ( check__caps_acmp91_aadd_51_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_51_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_51_6 Q )  ;
   - check_caps.cmp91.cout[1] ( check__caps_acmp91_aadd_51_6_acx1 out )  ( check__caps_acmp91_aadd_52_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_52_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[1] ( check__caps_acmp91_aadd_51_6_acx3 out )  ;
   - check_caps.cmp91.in1[2] ( check__caps_acmp91_aadd_52_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_52_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_52_6 Q )  ;
   - check_caps.cmp91.in2[2] ( check__caps_acmp91_aadd_52_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_52_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_52_6 Q )  ;
   - check_caps.cmp91.cout[2] ( check__caps_acmp91_aadd_52_6_acx1 out )  ( check__caps_acmp91_aadd_53_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_53_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[2] ( check__caps_acmp91_aadd_52_6_acx3 out )  ;
   - check_caps.cmp91.in1[3] ( check__caps_acmp91_aadd_53_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_53_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_53_6 Q )  ;
   - check_caps.cmp91.in2[3] ( check__caps_acmp91_aadd_53_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_53_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_53_6 Q )  ;
   - check_caps.cmp91.cout[3] ( check__caps_acmp91_aadd_53_6_acx1 out )  ( check__caps_acmp91_aadd_54_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_54_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[3] ( check__caps_acmp91_aadd_53_6_acx3 out )  ;
   - check_caps.cmp91.in1[4] ( check__caps_acmp91_aadd_54_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_54_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_54_6 Q )  ;
   - check_caps.cmp91.in2[4] ( check__caps_acmp91_aadd_54_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_54_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_54_6 Q )  ;
   - check_caps.cmp91.cout[4] ( check__caps_acmp91_aadd_54_6_acx1 out )  ( check__caps_acmp91_aadd_55_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_55_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[4] ( check__caps_acmp91_aadd_54_6_acx3 out )  ;
   - check_caps.cmp91.in1[5] ( check__caps_acmp91_aadd_55_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_55_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_55_6 Q )  ;
   - check_caps.cmp91.in2[5] ( check__caps_acmp91_aadd_55_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_55_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_55_6 Q )  ;
   - check_caps.cmp91.cout[5] ( check__caps_acmp91_aadd_55_6_acx1 out )  ( check__caps_acmp91_aadd_56_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_56_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[5] ( check__caps_acmp91_aadd_55_6_acx3 out )  ;
   - check_caps.cmp91.in1[6] ( check__caps_acmp91_aadd_56_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_56_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_56_6 Q )  ;
   - check_caps.cmp91.in2[6] ( check__caps_acmp91_aadd_56_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_56_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_56_6 Q )  ;
   - check_caps.cmp91.cout[6] ( check__caps_acmp91_aadd_56_6_acx1 out )  ( check__caps_acmp91_aadd_57_6_acx2 in_52_6 )  ( check__caps_acmp91_aadd_57_6_acx0 in_52_6 )  ;
   - check_caps.cmp91.tmp_arr[6] ( check__caps_acmp91_aadd_56_6_acx3 out )  ;
   - check_caps.cmp91.in1[7] ( check__caps_acmp91_aadd_57_6_acx2 in_50_6 )  ( check__caps_acmp91_aadd_57_6_acx0 in_50_6 )  ( check__caps_acmp91_al1_57_6 Q )  ;
   - check_caps.cmp91.in2[7] ( check__caps_acmp91_aadd_57_6_acx2 in_51_6 )  ( check__caps_acmp91_aadd_57_6_acx0 in_51_6 )  ( check__caps_acmp91_al2_57_6 Q )  ;
   - check_caps.cmp91.cout[7] ( check__caps_acmp91_aadd_57_6_acx1 out )  ;
   - check_caps.cmp91.tmp[0] ( check__caps_acmp91_ainv__l1 Y )  ( check__caps_acmp91_aor__l1 B )  ;
   - check_caps.cmp91.or_l1.Y ( check__caps_acmp91_aor__l1 Y )  ( check__caps_acmp91_acelem_acx0 in_50_6 )  ;
   - check_caps.cmp91.or_l2.Y ( check__caps_acmp91_aor__l2 Y )  ( check__caps_acmp91_acelem_acx0 in_51_6 )  ;
   - check_caps.cmp91.delay2.cx5.out ( check__caps_acmp91_adelay2_acx6 in_50_6 )  ( check__caps_acmp91_adelay2_acx5 out )  ;
   - check_caps.cmp91.delay2.cx6.out ( check__caps_acmp91_adelay2_acx6 out )  ( check__caps_acmp91_adelay2_acx7 in_50_6 )  ;
   - check_caps.cmp91.delay2.cx0.out ( check__caps_acmp91_adelay2_acx0 out )  ( check__caps_acmp91_adelay2_acx1 in_50_6 )  ;
   - check_caps.cmp91.delay2.cx1.out ( check__caps_acmp91_adelay2_acx2 in_50_6 )  ( check__caps_acmp91_adelay2_acx1 out )  ;
   - check_caps.cmp91.delay2.cx2.out ( check__caps_acmp91_adelay2_acx2 out )  ( check__caps_acmp91_adelay2_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay2.cx3.out ( check__caps_acmp91_adelay2_acx4 in_50_6 )  ( check__caps_acmp91_adelay2_acx3 out )  ;
   - check_caps.cmp91.delay2.cx4.out ( check__caps_acmp91_adelay2_acx4 out )  ( check__caps_acmp91_adelay2_acx5 in_50_6 )  ;
   - check_caps.cmp91.pulseG.i7.Y ( check__caps_acmp91_apulseG_ai8 A )  ( check__caps_acmp91_apulseG_ai7 Y )  ;
   - check_caps.cmp91.pulseG.i8.Y ( check__caps_acmp91_apulseG_ai8 Y )  ( check__caps_acmp91_apulseG_ai9 A )  ;
   - check_caps.cmp91.pulseG.sig_inv ( check__caps_acmp91_apulseG_ai Y )  ( check__caps_acmp91_apulseG_anor B )  ;
   - check_caps.cmp91.pulseG.sgn ( check__caps_acmp91_apulseG_aand A )  ( check__caps_acmp91_apulseG_anor Y )  ( check__caps_acmp91_apulseG_ai1 A )  ;
   - check_caps.cmp91.pulseG.i9.Y ( check__caps_acmp91_apulseG_aand B )  ( check__caps_acmp91_apulseG_ai9 Y )  ;
   - check_caps.cmp91.pulseG.i3.Y ( check__caps_acmp91_apulseG_ai4 A )  ( check__caps_acmp91_apulseG_ai3 Y )  ;
   - check_caps.cmp91.pulseG.i4.Y ( check__caps_acmp91_apulseG_ai4 Y )  ( check__caps_acmp91_apulseG_ai5 A )  ;
   - check_caps.cmp91.pulseG.i6.Y ( check__caps_acmp91_apulseG_ai7 A )  ( check__caps_acmp91_apulseG_ai6 Y )  ;
   - check_caps.cmp91.pulseG.i5.Y ( check__caps_acmp91_apulseG_ai6 A )  ( check__caps_acmp91_apulseG_ai5 Y )  ;
   - check_caps.cmp91.pulseG.i2.Y ( check__caps_acmp91_apulseG_ai3 A )  ( check__caps_acmp91_apulseG_ai2 Y )  ;
   - check_caps.cmp91.pulseG.i1.Y ( check__caps_acmp91_apulseG_ai2 A )  ( check__caps_acmp91_apulseG_ai1 Y )  ;
   - check_caps.cmp91.add[0]._YC ( check__caps_acmp91_aadd_50_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_50_6_acx0 out )  ( check__caps_acmp91_aadd_50_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[0]._YS ( check__caps_acmp91_aadd_50_6_acx2 out )  ( check__caps_acmp91_aadd_50_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[1]._YC ( check__caps_acmp91_aadd_51_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_51_6_acx0 out )  ( check__caps_acmp91_aadd_51_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[1]._YS ( check__caps_acmp91_aadd_51_6_acx2 out )  ( check__caps_acmp91_aadd_51_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[2]._YC ( check__caps_acmp91_aadd_52_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_52_6_acx0 out )  ( check__caps_acmp91_aadd_52_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[2]._YS ( check__caps_acmp91_aadd_52_6_acx2 out )  ( check__caps_acmp91_aadd_52_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[3]._YC ( check__caps_acmp91_aadd_53_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_53_6_acx0 out )  ( check__caps_acmp91_aadd_53_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[3]._YS ( check__caps_acmp91_aadd_53_6_acx2 out )  ( check__caps_acmp91_aadd_53_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[4]._YC ( check__caps_acmp91_aadd_54_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_54_6_acx0 out )  ( check__caps_acmp91_aadd_54_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[4]._YS ( check__caps_acmp91_aadd_54_6_acx2 out )  ( check__caps_acmp91_aadd_54_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[5]._YC ( check__caps_acmp91_aadd_55_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_55_6_acx0 out )  ( check__caps_acmp91_aadd_55_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[5]._YS ( check__caps_acmp91_aadd_55_6_acx2 out )  ( check__caps_acmp91_aadd_55_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[6]._YC ( check__caps_acmp91_aadd_56_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_56_6_acx0 out )  ( check__caps_acmp91_aadd_56_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[6]._YS ( check__caps_acmp91_aadd_56_6_acx2 out )  ( check__caps_acmp91_aadd_56_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.add[7]._YC ( check__caps_acmp91_aadd_57_6_acx2 in_53_6 )  ( check__caps_acmp91_aadd_57_6_acx0 out )  ( check__caps_acmp91_aadd_57_6_acx1 in_50_6 )  ;
   - check_caps.cmp91.add[7]._YS ( check__caps_acmp91_aadd_57_6_acx2 out )  ( check__caps_acmp91_aadd_57_6_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx5.out ( check__caps_acmp91_adelay3_acx6 in_50_6 )  ( check__caps_acmp91_adelay3_acx5 out )  ;
   - check_caps.cmp91.delay3.cx6.out ( check__caps_acmp91_adelay3_acx6 out )  ( check__caps_acmp91_adelay3_acx7 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx0.out ( check__caps_acmp91_adelay3_acx0 out )  ( check__caps_acmp91_adelay3_acx1 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx1.out ( check__caps_acmp91_adelay3_acx2 in_50_6 )  ( check__caps_acmp91_adelay3_acx1 out )  ;
   - check_caps.cmp91.delay3.cx2.out ( check__caps_acmp91_adelay3_acx2 out )  ( check__caps_acmp91_adelay3_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay3.cx3.out ( check__caps_acmp91_adelay3_acx4 in_50_6 )  ( check__caps_acmp91_adelay3_acx3 out )  ;
   - check_caps.cmp91.delay3.cx4.out ( check__caps_acmp91_adelay3_acx4 out )  ( check__caps_acmp91_adelay3_acx5 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx5.out ( check__caps_acmp91_adelay1_acx6 in_50_6 )  ( check__caps_acmp91_adelay1_acx5 out )  ;
   - check_caps.cmp91.delay1.cx6.out ( check__caps_acmp91_adelay1_acx6 out )  ( check__caps_acmp91_adelay1_acx7 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx0.out ( check__caps_acmp91_adelay1_acx0 out )  ( check__caps_acmp91_adelay1_acx1 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx1.out ( check__caps_acmp91_adelay1_acx2 in_50_6 )  ( check__caps_acmp91_adelay1_acx1 out )  ;
   - check_caps.cmp91.delay1.cx2.out ( check__caps_acmp91_adelay1_acx2 out )  ( check__caps_acmp91_adelay1_acx3 in_50_6 )  ;
   - check_caps.cmp91.delay1.cx3.out ( check__caps_acmp91_adelay1_acx4 in_50_6 )  ( check__caps_acmp91_adelay1_acx3 out )  ;
   - check_caps.cmp91.delay1.cx4.out ( check__caps_acmp91_adelay1_acx4 out )  ( check__caps_acmp91_adelay1_acx5 in_50_6 )  ;
   - check_caps.inv.pulse ( check__caps_ainv_alatch CLK )  ( check__caps_ainv_apulseG_aand Y )  ;
   - check_caps.inv.Rd ( check__caps_ainv_alatch D )  ( check__caps_ainv_ain Y )  ;
   - check_caps.inv.pulseG.i7.Y ( check__caps_ainv_apulseG_ai8 A )  ( check__caps_ainv_apulseG_ai7 Y )  ;
   - check_caps.inv.pulseG.i8.Y ( check__caps_ainv_apulseG_ai8 Y )  ( check__caps_ainv_apulseG_ai9 A )  ;
   - check_caps.inv.pulseG.sig_inv ( check__caps_ainv_apulseG_ai Y )  ( check__caps_ainv_apulseG_anor B )  ;
   - check_caps.inv.pulseG.sgn ( check__caps_ainv_apulseG_aand A )  ( check__caps_ainv_apulseG_anor Y )  ( check__caps_ainv_apulseG_ai1 A )  ;
   - check_caps.inv.pulseG.i9.Y ( check__caps_ainv_apulseG_aand B )  ( check__caps_ainv_apulseG_ai9 Y )  ;
   - check_caps.inv.pulseG.i3.Y ( check__caps_ainv_apulseG_ai4 A )  ( check__caps_ainv_apulseG_ai3 Y )  ;
   - check_caps.inv.pulseG.i4.Y ( check__caps_ainv_apulseG_ai4 Y )  ( check__caps_ainv_apulseG_ai5 A )  ;
   - check_caps.inv.pulseG.i6.Y ( check__caps_ainv_apulseG_ai7 A )  ( check__caps_ainv_apulseG_ai6 Y )  ;
   - check_caps.inv.pulseG.i5.Y ( check__caps_ainv_apulseG_ai6 A )  ( check__caps_ainv_apulseG_ai5 Y )  ;
   - check_caps.inv.pulseG.i2.Y ( check__caps_ainv_apulseG_ai3 A )  ( check__caps_ainv_apulseG_ai2 Y )  ;
   - check_caps.inv.pulseG.i1.Y ( check__caps_ainv_apulseG_ai2 A )  ( check__caps_ainv_apulseG_ai1 Y )  ;
   - check_caps.inv.elem_c._Reset ( check__caps_ainv_aelem__c_aa1 A )  ( check__caps_ainv_aelem__c_ai1 Y )  ;
   - check_caps.inv.elem_c.a1.Y ( check__caps_ainv_aelem__c_aa1 Y )  ( check__caps_ainv_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_caps.inv.elem_c.n1.Y ( check__caps_ainv_aelem__c_an1 Y )  ( check__caps_ainv_aelem__c_ac1_acx0 in_51_6 )  ;
   - check_caps.inv.elem_c.delay.cx5.out ( check__caps_ainv_aelem__c_adelay_acx6 in_50_6 )  ( check__caps_ainv_aelem__c_adelay_acx5 out )  ;
   - check_caps.inv.elem_c.delay.cx6.out ( check__caps_ainv_aelem__c_adelay_acx6 out )  ( check__caps_ainv_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_caps.inv.elem_c.delay.cx0.out ( check__caps_ainv_aelem__c_adelay_acx0 out )  ( check__caps_ainv_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_caps.inv.elem_c.delay.cx1.out ( check__caps_ainv_aelem__c_adelay_acx2 in_50_6 )  ( check__caps_ainv_aelem__c_adelay_acx1 out )  ;
   - check_caps.inv.elem_c.delay.cx2.out ( check__caps_ainv_aelem__c_adelay_acx2 out )  ( check__caps_ainv_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_caps.inv.elem_c.delay.cx3.out ( check__caps_ainv_aelem__c_adelay_acx4 in_50_6 )  ( check__caps_ainv_aelem__c_adelay_acx3 out )  ;
   - check_caps.inv.elem_c.delay.cx4.out ( check__caps_ainv_aelem__c_adelay_acx4 out )  ( check__caps_ainv_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_caps.inv.elem_c.c1.cx0.out ( check__caps_ainv_aelem__c_ac1_acx0 out )  ( check__caps_ainv_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_caps.cp.pulse ( check__caps_acp_apulseG_aand Y )  ( check__caps_acp_al_50_6 CLK )  ( check__caps_acp_al_51_6 CLK ) 
 ( check__caps_acp_al_52_6 CLK )  ( check__caps_acp_al_53_6 CLK )  ( check__caps_acp_al_54_6 CLK )  ( check__caps_acp_al_55_6 CLK ) 
 ( check__caps_acp_al_56_6 CLK )  ( check__caps_acp_al_57_6 CLK )  ;
   - check_caps.cp.tmp[0] ( check__caps_acp_aor__1 B )  ( check__caps_acp_ainv__3 Y )  ;
   - check_caps.cp.or_1.Y ( check__caps_acp_aor__1 Y )  ( check__caps_acp_acelem_acx0 in_50_6 )  ;
   - check_caps.cp.tmp[1] ( check__caps_acp_ainv__1 A )  ( check__caps_acp_anor__2 Y )  ;
   - check_caps.cp.inv_1.Y ( check__caps_acp_ainv__1 Y )  ( check__caps_acp_acelem_acx0 in_51_6 )  ;
   - check_caps.cp.tmp[2] ( check__caps_acp_ainv__2 A )  ( check__caps_acp_anor__3 Y )  ;
   - check_caps.cp.inv_2.Y ( check__caps_acp_ainv__2 Y )  ( check__caps_acp_acelem_acx0 in_52_6 )  ;
   - check_caps.cp.pulseG.i7.Y ( check__caps_acp_apulseG_ai8 A )  ( check__caps_acp_apulseG_ai7 Y )  ;
   - check_caps.cp.pulseG.i8.Y ( check__caps_acp_apulseG_ai8 Y )  ( check__caps_acp_apulseG_ai9 A )  ;
   - check_caps.cp.pulseG.sig_inv ( check__caps_acp_apulseG_ai Y )  ( check__caps_acp_apulseG_anor B )  ;
   - check_caps.cp.pulseG.sgn ( check__caps_acp_apulseG_aand A )  ( check__caps_acp_apulseG_anor Y )  ( check__caps_acp_apulseG_ai1 A )  ;
   - check_caps.cp.pulseG.i9.Y ( check__caps_acp_apulseG_aand B )  ( check__caps_acp_apulseG_ai9 Y )  ;
   - check_caps.cp.pulseG.i3.Y ( check__caps_acp_apulseG_ai4 A )  ( check__caps_acp_apulseG_ai3 Y )  ;
   - check_caps.cp.pulseG.i4.Y ( check__caps_acp_apulseG_ai4 Y )  ( check__caps_acp_apulseG_ai5 A )  ;
   - check_caps.cp.pulseG.i6.Y ( check__caps_acp_apulseG_ai7 A )  ( check__caps_acp_apulseG_ai6 Y )  ;
   - check_caps.cp.pulseG.i5.Y ( check__caps_acp_apulseG_ai6 A )  ( check__caps_acp_apulseG_ai5 Y )  ;
   - check_caps.cp.pulseG.i2.Y ( check__caps_acp_apulseG_ai3 A )  ( check__caps_acp_apulseG_ai2 Y )  ;
   - check_caps.cp.pulseG.i1.Y ( check__caps_acp_apulseG_ai2 A )  ( check__caps_acp_apulseG_ai1 Y )  ;
   - check_caps.cp.delay1.cx5.out ( check__caps_acp_adelay1_acx6 in_50_6 )  ( check__caps_acp_adelay1_acx5 out )  ;
   - check_caps.cp.delay1.cx6.out ( check__caps_acp_adelay1_acx6 out )  ( check__caps_acp_adelay1_acx7 in_50_6 )  ;
   - check_caps.cp.delay1.cx0.out ( check__caps_acp_adelay1_acx0 out )  ( check__caps_acp_adelay1_acx1 in_50_6 )  ;
   - check_caps.cp.delay1.cx1.out ( check__caps_acp_adelay1_acx2 in_50_6 )  ( check__caps_acp_adelay1_acx1 out )  ;
   - check_caps.cp.delay1.cx2.out ( check__caps_acp_adelay1_acx2 out )  ( check__caps_acp_adelay1_acx3 in_50_6 )  ;
   - check_caps.cp.delay1.cx3.out ( check__caps_acp_adelay1_acx4 in_50_6 )  ( check__caps_acp_adelay1_acx3 out )  ;
   - check_caps.cp.delay1.cx4.out ( check__caps_acp_adelay1_acx4 out )  ( check__caps_acp_adelay1_acx5 in_50_6 )  ;
   - shift_split.tmpRr ( shift__split_adelay2_acx0 in_50_6 )  ( shift__split_adelay1_acx7 out )  ;
   - shift_split.outRequest ( shift__split_adelay2_acx7 out )  ( shift__split_aand2 A )  ( shift__split_aand1 A )  ;
   - shift_split.pulse ( shift__split_apulseG_aand Y )  ( shift__split_acontrolLatch CLK )  ( shift__split_al_50_6 CLK ) 
 ( shift__split_al_51_6 CLK )  ( shift__split_al_52_6 CLK )  ( shift__split_al_53_6 CLK )  ( shift__split_al_54_6 CLK ) 
 ( shift__split_al_55_6 CLK )  ( shift__split_al_56_6 CLK )  ( shift__split_al_57_6 CLK )  ;
   - shift_split.tmp ( shift__split_ainv__r A )  ( shift__split_anor__R Y )  ;
   - shift_split.inv_r.Y ( shift__split_ainv__r Y )  ( shift__split_acelem_acx0 in_52_6 )  ;
   - shift_split.LrTemp ( shift__split_ainv__l Y )  ( shift__split_aor1 B )  ;
   - shift_split.or1.Y ( shift__split_aor1 Y )  ( shift__split_acelem_acx0 in_50_6 )  ;
   - shift_split.controlOut ( shift__split_ainv__ctr A )  ( shift__split_acontrolLatch Q )  ( shift__split_aand1 B )  ;
   - shift_split.ctrlOut_inv ( shift__split_ainv__ctr Y )  ( shift__split_aand2 B )  ;
   - shift_split.RaTemp ( shift__split_anor__R B )  ( shift__split_aor Y )  ;
   - shift_split.CrTemp ( shift__split_aor2 B )  ( shift__split_ainv__c Y )  ;
   - shift_split.or2.Y ( shift__split_aor2 Y )  ( shift__split_acelem_acx0 in_51_6 )  ;
   - shift_split.delay2.cx5.out ( shift__split_adelay2_acx6 in_50_6 )  ( shift__split_adelay2_acx5 out )  ;
   - shift_split.delay2.cx6.out ( shift__split_adelay2_acx6 out )  ( shift__split_adelay2_acx7 in_50_6 )  ;
   - shift_split.delay2.cx0.out ( shift__split_adelay2_acx0 out )  ( shift__split_adelay2_acx1 in_50_6 )  ;
   - shift_split.delay2.cx1.out ( shift__split_adelay2_acx2 in_50_6 )  ( shift__split_adelay2_acx1 out )  ;
   - shift_split.delay2.cx2.out ( shift__split_adelay2_acx2 out )  ( shift__split_adelay2_acx3 in_50_6 )  ;
   - shift_split.delay2.cx3.out ( shift__split_adelay2_acx4 in_50_6 )  ( shift__split_adelay2_acx3 out )  ;
   - shift_split.delay2.cx4.out ( shift__split_adelay2_acx4 out )  ( shift__split_adelay2_acx5 in_50_6 )  ;
   - shift_split.pulseG.i7.Y ( shift__split_apulseG_ai8 A )  ( shift__split_apulseG_ai7 Y )  ;
   - shift_split.pulseG.i8.Y ( shift__split_apulseG_ai8 Y )  ( shift__split_apulseG_ai9 A )  ;
   - shift_split.pulseG.sig_inv ( shift__split_apulseG_ai Y )  ( shift__split_apulseG_anor B )  ;
   - shift_split.pulseG.sgn ( shift__split_apulseG_aand A )  ( shift__split_apulseG_anor Y )  ( shift__split_apulseG_ai1 A )  ;
   - shift_split.pulseG.i9.Y ( shift__split_apulseG_aand B )  ( shift__split_apulseG_ai9 Y )  ;
   - shift_split.pulseG.i3.Y ( shift__split_apulseG_ai4 A )  ( shift__split_apulseG_ai3 Y )  ;
   - shift_split.pulseG.i4.Y ( shift__split_apulseG_ai4 Y )  ( shift__split_apulseG_ai5 A )  ;
   - shift_split.pulseG.i6.Y ( shift__split_apulseG_ai7 A )  ( shift__split_apulseG_ai6 Y )  ;
   - shift_split.pulseG.i5.Y ( shift__split_apulseG_ai6 A )  ( shift__split_apulseG_ai5 Y )  ;
   - shift_split.pulseG.i2.Y ( shift__split_apulseG_ai3 A )  ( shift__split_apulseG_ai2 Y )  ;
   - shift_split.pulseG.i1.Y ( shift__split_apulseG_ai2 A )  ( shift__split_apulseG_ai1 Y )  ;
   - shift_split.delay1.cx5.out ( shift__split_adelay1_acx6 in_50_6 )  ( shift__split_adelay1_acx5 out )  ;
   - shift_split.delay1.cx6.out ( shift__split_adelay1_acx6 out )  ( shift__split_adelay1_acx7 in_50_6 )  ;
   - shift_split.delay1.cx0.out ( shift__split_adelay1_acx0 out )  ( shift__split_adelay1_acx1 in_50_6 )  ;
   - shift_split.delay1.cx1.out ( shift__split_adelay1_acx2 in_50_6 )  ( shift__split_adelay1_acx1 out )  ;
   - shift_split.delay1.cx2.out ( shift__split_adelay1_acx2 out )  ( shift__split_adelay1_acx3 in_50_6 )  ;
   - shift_split.delay1.cx3.out ( shift__split_adelay1_acx4 in_50_6 )  ( shift__split_adelay1_acx3 out )  ;
   - shift_split.delay1.cx4.out ( shift__split_adelay1_acx4 out )  ( shift__split_adelay1_acx5 in_50_6 )  ;
   - copy_P.pulse ( copy__P_apulseG_aand Y )  ( copy__P_al_50_6 CLK )  ( copy__P_al_51_6 CLK ) 
 ( copy__P_al_52_6 CLK )  ( copy__P_al_53_6 CLK )  ( copy__P_al_54_6 CLK )  ( copy__P_al_55_6 CLK ) 
 ( copy__P_al_56_6 CLK )  ( copy__P_al_57_6 CLK )  ;
   - copy_P.tmp[0] ( copy__P_aor__1 B )  ( copy__P_ainv__3 Y )  ;
   - copy_P.or_1.Y ( copy__P_aor__1 Y )  ( copy__P_acelem_acx0 in_50_6 )  ;
   - copy_P.tmp[1] ( copy__P_ainv__1 A )  ( copy__P_anor__2 Y )  ;
   - copy_P.inv_1.Y ( copy__P_ainv__1 Y )  ( copy__P_acelem_acx0 in_51_6 )  ;
   - copy_P.tmp[2] ( copy__P_ainv__2 A )  ( copy__P_anor__3 Y )  ;
   - copy_P.inv_2.Y ( copy__P_ainv__2 Y )  ( copy__P_acelem_acx0 in_52_6 )  ;
   - copy_P.pulseG.i7.Y ( copy__P_apulseG_ai8 A )  ( copy__P_apulseG_ai7 Y )  ;
   - copy_P.pulseG.i8.Y ( copy__P_apulseG_ai8 Y )  ( copy__P_apulseG_ai9 A )  ;
   - copy_P.pulseG.sig_inv ( copy__P_apulseG_ai Y )  ( copy__P_apulseG_anor B )  ;
   - copy_P.pulseG.sgn ( copy__P_apulseG_aand A )  ( copy__P_apulseG_anor Y )  ( copy__P_apulseG_ai1 A )  ;
   - copy_P.pulseG.i9.Y ( copy__P_apulseG_aand B )  ( copy__P_apulseG_ai9 Y )  ;
   - copy_P.pulseG.i3.Y ( copy__P_apulseG_ai4 A )  ( copy__P_apulseG_ai3 Y )  ;
   - copy_P.pulseG.i4.Y ( copy__P_apulseG_ai4 Y )  ( copy__P_apulseG_ai5 A )  ;
   - copy_P.pulseG.i6.Y ( copy__P_apulseG_ai7 A )  ( copy__P_apulseG_ai6 Y )  ;
   - copy_P.pulseG.i5.Y ( copy__P_apulseG_ai6 A )  ( copy__P_apulseG_ai5 Y )  ;
   - copy_P.pulseG.i2.Y ( copy__P_apulseG_ai3 A )  ( copy__P_apulseG_ai2 Y )  ;
   - copy_P.pulseG.i1.Y ( copy__P_apulseG_ai2 A )  ( copy__P_apulseG_ai1 Y )  ;
   - copy_P.delay1.cx5.out ( copy__P_adelay1_acx6 in_50_6 )  ( copy__P_adelay1_acx5 out )  ;
   - copy_P.delay1.cx6.out ( copy__P_adelay1_acx6 out )  ( copy__P_adelay1_acx7 in_50_6 )  ;
   - copy_P.delay1.cx0.out ( copy__P_adelay1_acx0 out )  ( copy__P_adelay1_acx1 in_50_6 )  ;
   - copy_P.delay1.cx1.out ( copy__P_adelay1_acx2 in_50_6 )  ( copy__P_adelay1_acx1 out )  ;
   - copy_P.delay1.cx2.out ( copy__P_adelay1_acx2 out )  ( copy__P_adelay1_acx3 in_50_6 )  ;
   - copy_P.delay1.cx3.out ( copy__P_adelay1_acx4 in_50_6 )  ( copy__P_adelay1_acx3 out )  ;
   - copy_P.delay1.cx4.out ( copy__P_adelay1_acx4 out )  ( copy__P_adelay1_acx5 in_50_6 )  ;
   - copy_ctrl_shift.pulse ( copy__ctrl__shift_apulseG_aand Y )  ( copy__ctrl__shift_al_50_6 CLK )  ;
   - copy_ctrl_shift.tmp[0] ( copy__ctrl__shift_aor__1 B )  ( copy__ctrl__shift_ainv__3 Y )  ;
   - copy_ctrl_shift.or_1.Y ( copy__ctrl__shift_aor__1 Y )  ( copy__ctrl__shift_acelem_acx0 in_50_6 )  ;
   - copy_ctrl_shift.tmp[1] ( copy__ctrl__shift_ainv__1 A )  ( copy__ctrl__shift_anor__2 Y )  ;
   - copy_ctrl_shift.inv_1.Y ( copy__ctrl__shift_ainv__1 Y )  ( copy__ctrl__shift_acelem_acx0 in_51_6 )  ;
   - copy_ctrl_shift.tmp[2] ( copy__ctrl__shift_ainv__2 A )  ( copy__ctrl__shift_anor__3 Y )  ;
   - copy_ctrl_shift.inv_2.Y ( copy__ctrl__shift_ainv__2 Y )  ( copy__ctrl__shift_acelem_acx0 in_52_6 )  ;
   - copy_ctrl_shift.pulseG.i7.Y ( copy__ctrl__shift_apulseG_ai8 A )  ( copy__ctrl__shift_apulseG_ai7 Y )  ;
   - copy_ctrl_shift.pulseG.i8.Y ( copy__ctrl__shift_apulseG_ai8 Y )  ( copy__ctrl__shift_apulseG_ai9 A )  ;
   - copy_ctrl_shift.pulseG.sig_inv ( copy__ctrl__shift_apulseG_ai Y )  ( copy__ctrl__shift_apulseG_anor B )  ;
   - copy_ctrl_shift.pulseG.sgn ( copy__ctrl__shift_apulseG_aand A )  ( copy__ctrl__shift_apulseG_anor Y )  ( copy__ctrl__shift_apulseG_ai1 A )  ;
   - copy_ctrl_shift.pulseG.i9.Y ( copy__ctrl__shift_apulseG_aand B )  ( copy__ctrl__shift_apulseG_ai9 Y )  ;
   - copy_ctrl_shift.pulseG.i3.Y ( copy__ctrl__shift_apulseG_ai4 A )  ( copy__ctrl__shift_apulseG_ai3 Y )  ;
   - copy_ctrl_shift.pulseG.i4.Y ( copy__ctrl__shift_apulseG_ai4 Y )  ( copy__ctrl__shift_apulseG_ai5 A )  ;
   - copy_ctrl_shift.pulseG.i6.Y ( copy__ctrl__shift_apulseG_ai7 A )  ( copy__ctrl__shift_apulseG_ai6 Y )  ;
   - copy_ctrl_shift.pulseG.i5.Y ( copy__ctrl__shift_apulseG_ai6 A )  ( copy__ctrl__shift_apulseG_ai5 Y )  ;
   - copy_ctrl_shift.pulseG.i2.Y ( copy__ctrl__shift_apulseG_ai3 A )  ( copy__ctrl__shift_apulseG_ai2 Y )  ;
   - copy_ctrl_shift.pulseG.i1.Y ( copy__ctrl__shift_apulseG_ai2 A )  ( copy__ctrl__shift_apulseG_ai1 Y )  ;
   - copy_ctrl_shift.delay1.cx5.out ( copy__ctrl__shift_adelay1_acx6 in_50_6 )  ( copy__ctrl__shift_adelay1_acx5 out )  ;
   - copy_ctrl_shift.delay1.cx6.out ( copy__ctrl__shift_adelay1_acx6 out )  ( copy__ctrl__shift_adelay1_acx7 in_50_6 )  ;
   - copy_ctrl_shift.delay1.cx0.out ( copy__ctrl__shift_adelay1_acx0 out )  ( copy__ctrl__shift_adelay1_acx1 in_50_6 )  ;
   - copy_ctrl_shift.delay1.cx1.out ( copy__ctrl__shift_adelay1_acx2 in_50_6 )  ( copy__ctrl__shift_adelay1_acx1 out )  ;
   - copy_ctrl_shift.delay1.cx2.out ( copy__ctrl__shift_adelay1_acx2 out )  ( copy__ctrl__shift_adelay1_acx3 in_50_6 )  ;
   - copy_ctrl_shift.delay1.cx3.out ( copy__ctrl__shift_adelay1_acx4 in_50_6 )  ( copy__ctrl__shift_adelay1_acx3 out )  ;
   - copy_ctrl_shift.delay1.cx4.out ( copy__ctrl__shift_adelay1_acx4 out )  ( copy__ctrl__shift_adelay1_acx5 in_50_6 )  ;
   - shft.compOut.d[0] ( shft_acomps_al_50_6 D )  ( shft_acomp_aadd_57_6_acx3 out )  ;
   - shft.compOut.r ( shft_acomps_ainv__3 A )  ( shft_acomp_adelay3_acx7 out )  ;
   - shft.compOut.a ( shft_acomps_apulseG_ai A )  ( shft_acomps_adelay1_acx0 in_50_6 )  ( shft_acomps_acelem_acx0 out ) 
 ( shft_acomp_anor B )  ;
   - shft.comp1.d[0] ( shft_acomps_al_50_6 Q )  ( shft_amerge_amux_50_6 S )  ( shft_amerge_amux_51_6 S ) 
 ( shft_amerge_amux_52_6 S )  ( shft_amerge_amux_53_6 S )  ( shft_amerge_amux_54_6 S )  ( shft_amerge_amux_55_6 S ) 
 ( shft_amerge_amux_56_6 S )  ( shft_amerge_amux_57_6 S )  ( shft_amerge_ainv1__Cd A )  ( shft_amerge_aand1 A ) 
 ( shft_asplit_acontrolLatch D )  ;
   - shft.comp1.r ( shft_acomps_adelay1_acx7 out )  ( shft_amerge_adelay1_acx0 in_50_6 )  ( shft_asplit_ainv__c A )  ;
   - shft.comp1.a ( shft_acomps_anor__2 B )  ( shft_asplit_apulseG_ai A )  ( shft_asplit_adelay1_acx0 in_50_6 ) 
 ( shft_asplit_acelem_acx0 out )  ( shft_asums_anor__3 B )  ;
   - shft.comp2.a ( shft_acomps_anor__3 B )  ( shft_amerge_adelay2_acx0 in_50_6 )  ( shft_amerge_apulseG_ai A ) 
 ( shft_amerge_aor Y )  ;
   - shft.Sum.d[0] ( shft_aadd__key_aadd_50_6_acx3 out )  ( shft_asums_al_50_6 D )  ;
   - shft.Sum.d[1] ( shft_aadd__key_aadd_51_6_acx3 out )  ( shft_asums_al_51_6 D )  ;
   - shft.Sum.d[2] ( shft_aadd__key_aadd_52_6_acx3 out )  ( shft_asums_al_52_6 D )  ;
   - shft.Sum.d[3] ( shft_aadd__key_aadd_53_6_acx3 out )  ( shft_asums_al_53_6 D )  ;
   - shft.Sum.d[4] ( shft_aadd__key_aadd_54_6_acx3 out )  ( shft_asums_al_54_6 D )  ;
   - shft.Sum.d[5] ( shft_aadd__key_aadd_55_6_acx3 out )  ( shft_asums_al_55_6 D )  ;
   - shft.Sum.d[6] ( shft_aadd__key_aadd_56_6_acx3 out )  ( shft_asums_al_56_6 D )  ;
   - shft.Sum.d[7] ( shft_aadd__key_aadd_57_6_acx3 out )  ( shft_asums_al_57_6 D )  ;
   - shft.Sum.r ( shft_aadd__key_adelay2_acx7 out )  ( shft_asums_ainv__3 A )  ;
   - shft.Sum.a ( shft_aadd__key_anor B )  ( shft_asums_apulseG_ai A )  ( shft_asums_adelay1_acx0 in_50_6 ) 
 ( shft_asums_acelem_acx0 out )  ;
   - shft.subIn.d[0] ( shft_amerge_amux_50_6 A )  ( shft_asplit_al_50_6 Q )  ( shft_asub_al1_50_6 D )  ;
   - shft.subIn.d[1] ( shft_amerge_amux_51_6 A )  ( shft_asplit_al_51_6 Q )  ( shft_asub_al1_51_6 D )  ;
   - shft.subIn.d[2] ( shft_amerge_amux_52_6 A )  ( shft_asplit_al_52_6 Q )  ( shft_asub_al1_52_6 D )  ;
   - shft.subIn.d[3] ( shft_amerge_amux_53_6 A )  ( shft_asplit_al_53_6 Q )  ( shft_asub_al1_53_6 D )  ;
   - shft.subIn.d[4] ( shft_amerge_amux_54_6 A )  ( shft_asplit_al_54_6 Q )  ( shft_asub_al1_54_6 D )  ;
   - shft.subIn.d[5] ( shft_amerge_amux_55_6 A )  ( shft_asplit_al_55_6 Q )  ( shft_asub_al1_55_6 D )  ;
   - shft.subIn.d[6] ( shft_amerge_amux_56_6 A )  ( shft_asplit_al_56_6 Q )  ( shft_asub_al1_56_6 D )  ;
   - shft.subIn.d[7] ( shft_amerge_amux_57_6 A )  ( shft_asplit_al_57_6 Q )  ( shft_asub_al1_57_6 D )  ;
   - shft.toMux.r ( shft_amerge_ainv__L1 A )  ( shft_asplit_aand1 Y )  ;
   - shft.toMux.a ( shft_amerge_acelem1_acx0 out )  ( shft_amerge_aor A )  ( shft_asplit_aor A )  ;
   - shft.subOut.d[0] ( shft_amerge_amux_50_6 B )  ( shft_asub_aadd_50_6_acx3 out )  ;
   - shft.subOut.d[1] ( shft_amerge_amux_51_6 B )  ( shft_asub_aadd_51_6_acx3 out )  ;
   - shft.subOut.d[2] ( shft_amerge_amux_52_6 B )  ( shft_asub_aadd_52_6_acx3 out )  ;
   - shft.subOut.d[3] ( shft_amerge_amux_53_6 B )  ( shft_asub_aadd_53_6_acx3 out )  ;
   - shft.subOut.d[4] ( shft_amerge_amux_54_6 B )  ( shft_asub_aadd_54_6_acx3 out )  ;
   - shft.subOut.d[5] ( shft_amerge_amux_55_6 B )  ( shft_asub_aadd_55_6_acx3 out )  ;
   - shft.subOut.d[6] ( shft_amerge_amux_56_6 B )  ( shft_asub_aadd_56_6_acx3 out )  ;
   - shft.subOut.d[7] ( shft_amerge_amux_57_6 B )  ( shft_asub_aadd_57_6_acx3 out )  ;
   - shft.subOut.r ( shft_amerge_ainv__L2 A )  ( shft_asub_adelay2_acx7 out )  ;
   - shft.subOut.a ( shft_amerge_acelem2_acx0 out )  ( shft_amerge_aor B )  ( shft_asub_anor B )  ;
   - shft.compSum.d[0] ( shft_asplit_al_50_6 D )  ( shft_asums_al_50_6 Q )  ( shft_acomp_al1_50_6 D )  ;
   - shft.compSum.d[1] ( shft_asplit_al_51_6 D )  ( shft_asums_al_51_6 Q )  ( shft_acomp_al1_51_6 D )  ;
   - shft.compSum.d[2] ( shft_asplit_al_52_6 D )  ( shft_asums_al_52_6 Q )  ( shft_acomp_al1_52_6 D )  ;
   - shft.compSum.d[3] ( shft_asplit_al_53_6 D )  ( shft_asums_al_53_6 Q )  ( shft_acomp_al1_53_6 D )  ;
   - shft.compSum.d[4] ( shft_asplit_al_54_6 D )  ( shft_asums_al_54_6 Q )  ( shft_acomp_al1_54_6 D )  ;
   - shft.compSum.d[5] ( shft_asplit_al_55_6 D )  ( shft_asums_al_55_6 Q )  ( shft_acomp_al1_55_6 D )  ;
   - shft.compSum.d[6] ( shft_asplit_al_56_6 D )  ( shft_asums_al_56_6 Q )  ( shft_acomp_al1_56_6 D )  ;
   - shft.compSum.d[7] ( shft_asplit_al_57_6 D )  ( shft_asums_al_57_6 Q )  ( shft_acomp_al1_57_6 D )  ;
   - shft.compSum.r ( shft_asplit_ainv__l A )  ( shft_asums_adelay1_acx7 out )  ( shft_acomp_ainv__l1 A )  ;
   - shft.subIn.r ( shft_asplit_aand2 Y )  ( shft_asub_ainv__l1 A )  ;
   - shft.subIn.a ( shft_asplit_aor B )  ( shft_asub_apulseG_ai A )  ( shft_asub_adelay1_acx0 in_50_6 ) 
 ( shft_asub_acelem_acx0 out )  ( shft_asrc2_anor B )  ;
   - shft.compSum.a ( shft_asums_anor__2 B )  ( shft_acomp_apulseG_ai A )  ( shft_acomp_adelay1_acx0 in_50_6 ) 
 ( shft_acomp_acelem_acx0 out )  ( shft_asrc1_anor B )  ;
   - shft.negSrc1.d[0] ( shft_acomp_al2_50_6 D )  ( shft_asrc1_asetGND0 Y )  ;
   - shft.negSrc1.d[1] ( shft_acomp_al2_51_6 D )  ( shft_asrc1_asetGND1 Y )  ;
   - shft.negSrc1.d[2] ( shft_acomp_al2_52_6 D )  ( shft_asrc1_asetGND2 Y )  ;
   - shft.negSrc1.d[3] ( shft_acomp_al2_53_6 D )  ( shft_asrc1_asetGND3 Y )  ;
   - shft.negSrc1.d[4] ( shft_acomp_al2_54_6 D )  ( shft_asrc1_asetGND4 Y )  ;
   - shft.negSrc1.d[5] ( shft_acomp_al2_55_6 D )  ( shft_asrc1_asetGND5 Y )  ;
   - shft.negSrc1.d[6] ( shft_acomp_al2_56_6 D )  ( shft_asrc1_asetGND6 Y )  ;
   - shft.negSrc1.d[7] ( shft_acomp_al2_57_6 D )  ( shft_asrc1_asetGND7 Y )  ;
   - shft.negSrc1.r ( shft_acomp_ainv__l2 A )  ( shft_asrc1_anor Y )  ;
   - shft.negSrc2.d[0] ( shft_asub_al2_50_6 D )  ( shft_asrc2_asetGND0 Y )  ;
   - shft.negSrc2.d[1] ( shft_asub_al2_51_6 D )  ( shft_asrc2_asetGND1 Y )  ;
   - shft.negSrc2.d[2] ( shft_asub_al2_52_6 D )  ( shft_asrc2_asetGND2 Y )  ;
   - shft.negSrc2.d[3] ( shft_asub_al2_53_6 D )  ( shft_asrc2_asetGND3 Y )  ;
   - shft.negSrc2.d[4] ( shft_asub_al2_54_6 D )  ( shft_asrc2_asetGND4 Y )  ;
   - shft.negSrc2.d[5] ( shft_asub_al2_55_6 D )  ( shft_asrc2_asetGND5 Y )  ;
   - shft.negSrc2.d[6] ( shft_asub_al2_56_6 D )  ( shft_asrc2_asetGND6 Y )  ;
   - shft.negSrc2.d[7] ( shft_asub_al2_57_6 D )  ( shft_asrc2_asetGND7 Y )  ;
   - shft.negSrc2.r ( shft_asub_ainv__l2 A )  ( shft_asrc2_anor Y )  ;
   - shft.comps.pulse ( shft_acomps_apulseG_aand Y )  ( shft_acomps_al_50_6 CLK )  ;
   - shft.comps.tmp[0] ( shft_acomps_aor__1 B )  ( shft_acomps_ainv__3 Y )  ;
   - shft.comps.or_1.Y ( shft_acomps_aor__1 Y )  ( shft_acomps_acelem_acx0 in_50_6 )  ;
   - shft.comps.tmp[1] ( shft_acomps_ainv__1 A )  ( shft_acomps_anor__2 Y )  ;
   - shft.comps.inv_1.Y ( shft_acomps_ainv__1 Y )  ( shft_acomps_acelem_acx0 in_51_6 )  ;
   - shft.comps.tmp[2] ( shft_acomps_ainv__2 A )  ( shft_acomps_anor__3 Y )  ;
   - shft.comps.inv_2.Y ( shft_acomps_ainv__2 Y )  ( shft_acomps_acelem_acx0 in_52_6 )  ;
   - shft.comps.pulseG.i7.Y ( shft_acomps_apulseG_ai8 A )  ( shft_acomps_apulseG_ai7 Y )  ;
   - shft.comps.pulseG.i8.Y ( shft_acomps_apulseG_ai8 Y )  ( shft_acomps_apulseG_ai9 A )  ;
   - shft.comps.pulseG.sig_inv ( shft_acomps_apulseG_ai Y )  ( shft_acomps_apulseG_anor B )  ;
   - shft.comps.pulseG.sgn ( shft_acomps_apulseG_aand A )  ( shft_acomps_apulseG_anor Y )  ( shft_acomps_apulseG_ai1 A )  ;
   - shft.comps.pulseG.i9.Y ( shft_acomps_apulseG_aand B )  ( shft_acomps_apulseG_ai9 Y )  ;
   - shft.comps.pulseG.i3.Y ( shft_acomps_apulseG_ai4 A )  ( shft_acomps_apulseG_ai3 Y )  ;
   - shft.comps.pulseG.i4.Y ( shft_acomps_apulseG_ai4 Y )  ( shft_acomps_apulseG_ai5 A )  ;
   - shft.comps.pulseG.i6.Y ( shft_acomps_apulseG_ai7 A )  ( shft_acomps_apulseG_ai6 Y )  ;
   - shft.comps.pulseG.i5.Y ( shft_acomps_apulseG_ai6 A )  ( shft_acomps_apulseG_ai5 Y )  ;
   - shft.comps.pulseG.i2.Y ( shft_acomps_apulseG_ai3 A )  ( shft_acomps_apulseG_ai2 Y )  ;
   - shft.comps.pulseG.i1.Y ( shft_acomps_apulseG_ai2 A )  ( shft_acomps_apulseG_ai1 Y )  ;
   - shft.comps.delay1.cx5.out ( shft_acomps_adelay1_acx6 in_50_6 )  ( shft_acomps_adelay1_acx5 out )  ;
   - shft.comps.delay1.cx6.out ( shft_acomps_adelay1_acx6 out )  ( shft_acomps_adelay1_acx7 in_50_6 )  ;
   - shft.comps.delay1.cx0.out ( shft_acomps_adelay1_acx0 out )  ( shft_acomps_adelay1_acx1 in_50_6 )  ;
   - shft.comps.delay1.cx1.out ( shft_acomps_adelay1_acx2 in_50_6 )  ( shft_acomps_adelay1_acx1 out )  ;
   - shft.comps.delay1.cx2.out ( shft_acomps_adelay1_acx2 out )  ( shft_acomps_adelay1_acx3 in_50_6 )  ;
   - shft.comps.delay1.cx3.out ( shft_acomps_adelay1_acx4 in_50_6 )  ( shft_acomps_adelay1_acx3 out )  ;
   - shft.comps.delay1.cx4.out ( shft_acomps_adelay1_acx4 out )  ( shft_acomps_adelay1_acx5 in_50_6 )  ;
   - shft.add_key.tmp_Rr ( shft_aadd__key_adelay2_acx0 in_50_6 )  ( shft_aadd__key_adelay1_acx7 out )  ;
   - shft.add_key.tmp_Ra ( shft_aadd__key_ainv__r A )  ( shft_aadd__key_anor Y )  ;
   - shft.add_key.inv_r.Y ( shft_aadd__key_ainv__r Y )  ( shft_aadd__key_acelem_acx0 in_52_6 )  ;
   - shft.add_key.tmp[1] ( shft_aadd__key_ainv__l2 Y )  ( shft_aadd__key_aor__l2 B )  ;
   - shft.add_key.pulse ( shft_aadd__key_apulseG_aand Y )  ( shft_aadd__key_al1_50_6 CLK )  ( shft_aadd__key_al1_51_6 CLK ) 
 ( shft_aadd__key_al1_52_6 CLK )  ( shft_aadd__key_al1_53_6 CLK )  ( shft_aadd__key_al1_54_6 CLK )  ( shft_aadd__key_al1_55_6 CLK ) 
 ( shft_aadd__key_al1_56_6 CLK )  ( shft_aadd__key_al1_57_6 CLK )  ( shft_aadd__key_al2_50_6 CLK )  ( shft_aadd__key_al2_51_6 CLK ) 
 ( shft_aadd__key_al2_52_6 CLK )  ( shft_aadd__key_al2_53_6 CLK )  ( shft_aadd__key_al2_54_6 CLK )  ( shft_aadd__key_al2_55_6 CLK ) 
 ( shft_aadd__key_al2_56_6 CLK )  ( shft_aadd__key_al2_57_6 CLK )  ;
   - shft.add_key.in1[0] ( shft_aadd__key_aadd_50_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_50_6_acx0 in_50_6 )  ( shft_aadd__key_al1_50_6 Q )  ;
   - shft.add_key.in2[0] ( shft_aadd__key_aadd_50_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_50_6_acx0 in_51_6 )  ( shft_aadd__key_al2_50_6 Q )  ;
   - shft.add_key.cin0 ( shft_aadd__key_aadd_50_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_50_6_acx0 in_52_6 )  ( shft_aadd__key_atoGND Y )  ;
   - shft.add_key.cout[0] ( shft_aadd__key_aadd_50_6_acx1 out )  ( shft_aadd__key_aadd_51_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_51_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[1] ( shft_aadd__key_aadd_51_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_51_6_acx0 in_50_6 )  ( shft_aadd__key_al1_51_6 Q )  ;
   - shft.add_key.in2[1] ( shft_aadd__key_aadd_51_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_51_6_acx0 in_51_6 )  ( shft_aadd__key_al2_51_6 Q )  ;
   - shft.add_key.cout[1] ( shft_aadd__key_aadd_51_6_acx1 out )  ( shft_aadd__key_aadd_52_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_52_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[2] ( shft_aadd__key_aadd_52_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_52_6_acx0 in_50_6 )  ( shft_aadd__key_al1_52_6 Q )  ;
   - shft.add_key.in2[2] ( shft_aadd__key_aadd_52_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_52_6_acx0 in_51_6 )  ( shft_aadd__key_al2_52_6 Q )  ;
   - shft.add_key.cout[2] ( shft_aadd__key_aadd_52_6_acx1 out )  ( shft_aadd__key_aadd_53_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_53_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[3] ( shft_aadd__key_aadd_53_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_53_6_acx0 in_50_6 )  ( shft_aadd__key_al1_53_6 Q )  ;
   - shft.add_key.in2[3] ( shft_aadd__key_aadd_53_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_53_6_acx0 in_51_6 )  ( shft_aadd__key_al2_53_6 Q )  ;
   - shft.add_key.cout[3] ( shft_aadd__key_aadd_53_6_acx1 out )  ( shft_aadd__key_aadd_54_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_54_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[4] ( shft_aadd__key_aadd_54_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_54_6_acx0 in_50_6 )  ( shft_aadd__key_al1_54_6 Q )  ;
   - shft.add_key.in2[4] ( shft_aadd__key_aadd_54_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_54_6_acx0 in_51_6 )  ( shft_aadd__key_al2_54_6 Q )  ;
   - shft.add_key.cout[4] ( shft_aadd__key_aadd_54_6_acx1 out )  ( shft_aadd__key_aadd_55_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_55_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[5] ( shft_aadd__key_aadd_55_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_55_6_acx0 in_50_6 )  ( shft_aadd__key_al1_55_6 Q )  ;
   - shft.add_key.in2[5] ( shft_aadd__key_aadd_55_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_55_6_acx0 in_51_6 )  ( shft_aadd__key_al2_55_6 Q )  ;
   - shft.add_key.cout[5] ( shft_aadd__key_aadd_55_6_acx1 out )  ( shft_aadd__key_aadd_56_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_56_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[6] ( shft_aadd__key_aadd_56_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_56_6_acx0 in_50_6 )  ( shft_aadd__key_al1_56_6 Q )  ;
   - shft.add_key.in2[6] ( shft_aadd__key_aadd_56_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_56_6_acx0 in_51_6 )  ( shft_aadd__key_al2_56_6 Q )  ;
   - shft.add_key.cout[6] ( shft_aadd__key_aadd_56_6_acx1 out )  ( shft_aadd__key_aadd_57_6_acx2 in_52_6 )  ( shft_aadd__key_aadd_57_6_acx0 in_52_6 )  ;
   - shft.add_key.in1[7] ( shft_aadd__key_aadd_57_6_acx2 in_50_6 )  ( shft_aadd__key_aadd_57_6_acx0 in_50_6 )  ( shft_aadd__key_al1_57_6 Q )  ;
   - shft.add_key.in2[7] ( shft_aadd__key_aadd_57_6_acx2 in_51_6 )  ( shft_aadd__key_aadd_57_6_acx0 in_51_6 )  ( shft_aadd__key_al2_57_6 Q )  ;
   - shft.add_key.cout[7] ( shft_aadd__key_aadd_57_6_acx1 out )  ;
   - shft.add_key.tmp[0] ( shft_aadd__key_ainv__l1 Y )  ( shft_aadd__key_aor__l1 B )  ;
   - shft.add_key.or_l1.Y ( shft_aadd__key_aor__l1 Y )  ( shft_aadd__key_acelem_acx0 in_50_6 )  ;
   - shft.add_key.or_l2.Y ( shft_aadd__key_aor__l2 Y )  ( shft_aadd__key_acelem_acx0 in_51_6 )  ;
   - shft.add_key.delay2.cx5.out ( shft_aadd__key_adelay2_acx6 in_50_6 )  ( shft_aadd__key_adelay2_acx5 out )  ;
   - shft.add_key.delay2.cx6.out ( shft_aadd__key_adelay2_acx6 out )  ( shft_aadd__key_adelay2_acx7 in_50_6 )  ;
   - shft.add_key.delay2.cx0.out ( shft_aadd__key_adelay2_acx0 out )  ( shft_aadd__key_adelay2_acx1 in_50_6 )  ;
   - shft.add_key.delay2.cx1.out ( shft_aadd__key_adelay2_acx2 in_50_6 )  ( shft_aadd__key_adelay2_acx1 out )  ;
   - shft.add_key.delay2.cx2.out ( shft_aadd__key_adelay2_acx2 out )  ( shft_aadd__key_adelay2_acx3 in_50_6 )  ;
   - shft.add_key.delay2.cx3.out ( shft_aadd__key_adelay2_acx4 in_50_6 )  ( shft_aadd__key_adelay2_acx3 out )  ;
   - shft.add_key.delay2.cx4.out ( shft_aadd__key_adelay2_acx4 out )  ( shft_aadd__key_adelay2_acx5 in_50_6 )  ;
   - shft.add_key.pulseG.i7.Y ( shft_aadd__key_apulseG_ai8 A )  ( shft_aadd__key_apulseG_ai7 Y )  ;
   - shft.add_key.pulseG.i8.Y ( shft_aadd__key_apulseG_ai8 Y )  ( shft_aadd__key_apulseG_ai9 A )  ;
   - shft.add_key.pulseG.sig_inv ( shft_aadd__key_apulseG_ai Y )  ( shft_aadd__key_apulseG_anor B )  ;
   - shft.add_key.pulseG.sgn ( shft_aadd__key_apulseG_aand A )  ( shft_aadd__key_apulseG_anor Y )  ( shft_aadd__key_apulseG_ai1 A )  ;
   - shft.add_key.pulseG.i9.Y ( shft_aadd__key_apulseG_aand B )  ( shft_aadd__key_apulseG_ai9 Y )  ;
   - shft.add_key.pulseG.i3.Y ( shft_aadd__key_apulseG_ai4 A )  ( shft_aadd__key_apulseG_ai3 Y )  ;
   - shft.add_key.pulseG.i4.Y ( shft_aadd__key_apulseG_ai4 Y )  ( shft_aadd__key_apulseG_ai5 A )  ;
   - shft.add_key.pulseG.i6.Y ( shft_aadd__key_apulseG_ai7 A )  ( shft_aadd__key_apulseG_ai6 Y )  ;
   - shft.add_key.pulseG.i5.Y ( shft_aadd__key_apulseG_ai6 A )  ( shft_aadd__key_apulseG_ai5 Y )  ;
   - shft.add_key.pulseG.i2.Y ( shft_aadd__key_apulseG_ai3 A )  ( shft_aadd__key_apulseG_ai2 Y )  ;
   - shft.add_key.pulseG.i1.Y ( shft_aadd__key_apulseG_ai2 A )  ( shft_aadd__key_apulseG_ai1 Y )  ;
   - shft.add_key.add[0]._YC ( shft_aadd__key_aadd_50_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_50_6_acx0 out )  ( shft_aadd__key_aadd_50_6_acx1 in_50_6 )  ;
   - shft.add_key.add[0]._YS ( shft_aadd__key_aadd_50_6_acx2 out )  ( shft_aadd__key_aadd_50_6_acx3 in_50_6 )  ;
   - shft.add_key.add[1]._YC ( shft_aadd__key_aadd_51_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_51_6_acx0 out )  ( shft_aadd__key_aadd_51_6_acx1 in_50_6 )  ;
   - shft.add_key.add[1]._YS ( shft_aadd__key_aadd_51_6_acx2 out )  ( shft_aadd__key_aadd_51_6_acx3 in_50_6 )  ;
   - shft.add_key.add[2]._YC ( shft_aadd__key_aadd_52_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_52_6_acx0 out )  ( shft_aadd__key_aadd_52_6_acx1 in_50_6 )  ;
   - shft.add_key.add[2]._YS ( shft_aadd__key_aadd_52_6_acx2 out )  ( shft_aadd__key_aadd_52_6_acx3 in_50_6 )  ;
   - shft.add_key.add[3]._YC ( shft_aadd__key_aadd_53_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_53_6_acx0 out )  ( shft_aadd__key_aadd_53_6_acx1 in_50_6 )  ;
   - shft.add_key.add[3]._YS ( shft_aadd__key_aadd_53_6_acx2 out )  ( shft_aadd__key_aadd_53_6_acx3 in_50_6 )  ;
   - shft.add_key.add[4]._YC ( shft_aadd__key_aadd_54_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_54_6_acx0 out )  ( shft_aadd__key_aadd_54_6_acx1 in_50_6 )  ;
   - shft.add_key.add[4]._YS ( shft_aadd__key_aadd_54_6_acx2 out )  ( shft_aadd__key_aadd_54_6_acx3 in_50_6 )  ;
   - shft.add_key.add[5]._YC ( shft_aadd__key_aadd_55_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_55_6_acx0 out )  ( shft_aadd__key_aadd_55_6_acx1 in_50_6 )  ;
   - shft.add_key.add[5]._YS ( shft_aadd__key_aadd_55_6_acx2 out )  ( shft_aadd__key_aadd_55_6_acx3 in_50_6 )  ;
   - shft.add_key.add[6]._YC ( shft_aadd__key_aadd_56_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_56_6_acx0 out )  ( shft_aadd__key_aadd_56_6_acx1 in_50_6 )  ;
   - shft.add_key.add[6]._YS ( shft_aadd__key_aadd_56_6_acx2 out )  ( shft_aadd__key_aadd_56_6_acx3 in_50_6 )  ;
   - shft.add_key.add[7]._YC ( shft_aadd__key_aadd_57_6_acx2 in_53_6 )  ( shft_aadd__key_aadd_57_6_acx0 out )  ( shft_aadd__key_aadd_57_6_acx1 in_50_6 )  ;
   - shft.add_key.add[7]._YS ( shft_aadd__key_aadd_57_6_acx2 out )  ( shft_aadd__key_aadd_57_6_acx3 in_50_6 )  ;
   - shft.add_key.delay1.cx5.out ( shft_aadd__key_adelay1_acx6 in_50_6 )  ( shft_aadd__key_adelay1_acx5 out )  ;
   - shft.add_key.delay1.cx6.out ( shft_aadd__key_adelay1_acx6 out )  ( shft_aadd__key_adelay1_acx7 in_50_6 )  ;
   - shft.add_key.delay1.cx0.out ( shft_aadd__key_adelay1_acx0 out )  ( shft_aadd__key_adelay1_acx1 in_50_6 )  ;
   - shft.add_key.delay1.cx1.out ( shft_aadd__key_adelay1_acx2 in_50_6 )  ( shft_aadd__key_adelay1_acx1 out )  ;
   - shft.add_key.delay1.cx2.out ( shft_aadd__key_adelay1_acx2 out )  ( shft_aadd__key_adelay1_acx3 in_50_6 )  ;
   - shft.add_key.delay1.cx3.out ( shft_aadd__key_adelay1_acx4 in_50_6 )  ( shft_aadd__key_adelay1_acx3 out )  ;
   - shft.add_key.delay1.cx4.out ( shft_aadd__key_adelay1_acx4 out )  ( shft_aadd__key_adelay1_acx5 in_50_6 )  ;
   - shft.merge.data[0] ( shft_amerge_amux_50_6 Y )  ( shft_amerge_al_50_6 D )  ;
   - shft.merge.data[1] ( shft_amerge_amux_51_6 Y )  ( shft_amerge_al_51_6 D )  ;
   - shft.merge.data[2] ( shft_amerge_amux_52_6 Y )  ( shft_amerge_al_52_6 D )  ;
   - shft.merge.data[3] ( shft_amerge_amux_53_6 Y )  ( shft_amerge_al_53_6 D )  ;
   - shft.merge.data[4] ( shft_amerge_amux_54_6 Y )  ( shft_amerge_al_54_6 D )  ;
   - shft.merge.data[5] ( shft_amerge_amux_55_6 Y )  ( shft_amerge_al_55_6 D )  ;
   - shft.merge.data[6] ( shft_amerge_amux_56_6 Y )  ( shft_amerge_al_56_6 D )  ;
   - shft.merge.data[7] ( shft_amerge_amux_57_6 Y )  ( shft_amerge_al_57_6 D )  ;
   - shft.merge.tmpRr ( shft_amerge_adelay2_acx7 out )  ( shft_amerge_adelay3_acx0 in_50_6 )  ;
   - shft.merge.pulse ( shft_amerge_apulseG_aand Y )  ( shft_amerge_al_50_6 CLK )  ( shft_amerge_al_51_6 CLK ) 
 ( shft_amerge_al_52_6 CLK )  ( shft_amerge_al_53_6 CLK )  ( shft_amerge_al_54_6 CLK )  ( shft_amerge_al_55_6 CLK ) 
 ( shft_amerge_al_56_6 CLK )  ( shft_amerge_al_57_6 CLK )  ;
   - shft.merge.inv_Rd3.A ( shft_amerge_ainv__Rd3 A )  ( shft_amerge_al_52_6 Q )  ;
   - shft.merge.inv_Rd1.A ( shft_amerge_al_50_6 Q )  ( shft_amerge_ainv__Rd1 A )  ;
   - shft.merge.inv_Rd2.A ( shft_amerge_al_51_6 Q )  ( shft_amerge_ainv__Rd2 A )  ;
   - shft.merge.inv_Rd4.A ( shft_amerge_al_53_6 Q )  ( shft_amerge_ainv__Rd4 A )  ;
   - shft.merge.inv_Rd5.A ( shft_amerge_al_54_6 Q )  ( shft_amerge_ainv__Rd5 A )  ;
   - shft.merge.inv_Rd6.A ( shft_amerge_al_55_6 Q )  ( shft_amerge_ainv__Rd6 A )  ;
   - shft.merge.inv_Rd7.A ( shft_amerge_al_56_6 Q )  ( shft_amerge_ainv__Rd7 A )  ;
   - shft.merge.inv_Rd8.A ( shft_amerge_al_57_6 Q )  ( shft_amerge_ainv__Rd8 A )  ;
   - shft.merge.tmp[0] ( shft_amerge_aor__L1 B )  ( shft_amerge_ainv__L1 Y )  ;
   - shft.merge.or_L1.Y ( shft_amerge_aor__L1 Y )  ( shft_amerge_acelem1_acx0 in_50_6 )  ;
   - shft.merge.tmp[3] ( shft_amerge_aor__Cf B )  ( shft_amerge_ainv__Cf Y )  ;
   - shft.merge.or_Cf.Y ( shft_amerge_aor__Cf Y )  ( shft_amerge_acelem2_acx0 in_51_6 )  ;
   - shft.merge.CdInv ( shft_amerge_aand2 A )  ( shft_amerge_ainv1__Cd Y )  ;
   - shft.merge.Crbuff ( shft_amerge_aand2 B )  ( shft_amerge_adelay1_acx7 out )  ( shft_amerge_aand1 B )  ;
   - shft.merge.tmpCf ( shft_amerge_aand2 Y )  ( shft_amerge_ainv__Cf A )  ;
   - shft.merge.tmp_Ra ( shft_amerge_anor__Ra Y )  ( shft_amerge_ainv__Ra A )  ;
   - shft.merge.tmp[1] ( shft_amerge_ainv__L2 Y )  ( shft_amerge_aor__L2 B )  ;
   - shft.merge.or_L2.Y ( shft_amerge_aor__L2 Y )  ( shft_amerge_acelem2_acx0 in_50_6 )  ;
   - shft.merge.inv_Ra.Y ( shft_amerge_ainv__Ra Y )  ( shft_amerge_acelem1_acx0 in_52_6 )  ( shft_amerge_acelem2_acx0 in_52_6 )  ;
   - shft.merge.tmp[2] ( shft_amerge_aor__Ct B )  ( shft_amerge_ainv__Ct Y )  ;
   - shft.merge.or_Ct.Y ( shft_amerge_aor__Ct Y )  ( shft_amerge_acelem1_acx0 in_51_6 )  ;
   - shft.merge.tmpCt ( shft_amerge_ainv__Ct A )  ( shft_amerge_aand1 Y )  ;
   - shft.merge.delay2.cx5.out ( shft_amerge_adelay2_acx6 in_50_6 )  ( shft_amerge_adelay2_acx5 out )  ;
   - shft.merge.delay2.cx6.out ( shft_amerge_adelay2_acx6 out )  ( shft_amerge_adelay2_acx7 in_50_6 )  ;
   - shft.merge.delay2.cx0.out ( shft_amerge_adelay2_acx0 out )  ( shft_amerge_adelay2_acx1 in_50_6 )  ;
   - shft.merge.delay2.cx1.out ( shft_amerge_adelay2_acx2 in_50_6 )  ( shft_amerge_adelay2_acx1 out )  ;
   - shft.merge.delay2.cx2.out ( shft_amerge_adelay2_acx2 out )  ( shft_amerge_adelay2_acx3 in_50_6 )  ;
   - shft.merge.delay2.cx3.out ( shft_amerge_adelay2_acx4 in_50_6 )  ( shft_amerge_adelay2_acx3 out )  ;
   - shft.merge.delay2.cx4.out ( shft_amerge_adelay2_acx4 out )  ( shft_amerge_adelay2_acx5 in_50_6 )  ;
   - shft.merge.pulseG.i7.Y ( shft_amerge_apulseG_ai8 A )  ( shft_amerge_apulseG_ai7 Y )  ;
   - shft.merge.pulseG.i8.Y ( shft_amerge_apulseG_ai8 Y )  ( shft_amerge_apulseG_ai9 A )  ;
   - shft.merge.pulseG.sig_inv ( shft_amerge_apulseG_ai Y )  ( shft_amerge_apulseG_anor B )  ;
   - shft.merge.pulseG.sgn ( shft_amerge_apulseG_aand A )  ( shft_amerge_apulseG_anor Y )  ( shft_amerge_apulseG_ai1 A )  ;
   - shft.merge.pulseG.i9.Y ( shft_amerge_apulseG_aand B )  ( shft_amerge_apulseG_ai9 Y )  ;
   - shft.merge.pulseG.i3.Y ( shft_amerge_apulseG_ai4 A )  ( shft_amerge_apulseG_ai3 Y )  ;
   - shft.merge.pulseG.i4.Y ( shft_amerge_apulseG_ai4 Y )  ( shft_amerge_apulseG_ai5 A )  ;
   - shft.merge.pulseG.i6.Y ( shft_amerge_apulseG_ai7 A )  ( shft_amerge_apulseG_ai6 Y )  ;
   - shft.merge.pulseG.i5.Y ( shft_amerge_apulseG_ai6 A )  ( shft_amerge_apulseG_ai5 Y )  ;
   - shft.merge.pulseG.i2.Y ( shft_amerge_apulseG_ai3 A )  ( shft_amerge_apulseG_ai2 Y )  ;
   - shft.merge.pulseG.i1.Y ( shft_amerge_apulseG_ai2 A )  ( shft_amerge_apulseG_ai1 Y )  ;
   - shft.merge.delay3.cx5.out ( shft_amerge_adelay3_acx6 in_50_6 )  ( shft_amerge_adelay3_acx5 out )  ;
   - shft.merge.delay3.cx6.out ( shft_amerge_adelay3_acx6 out )  ( shft_amerge_adelay3_acx7 in_50_6 )  ;
   - shft.merge.delay3.cx0.out ( shft_amerge_adelay3_acx0 out )  ( shft_amerge_adelay3_acx1 in_50_6 )  ;
   - shft.merge.delay3.cx1.out ( shft_amerge_adelay3_acx2 in_50_6 )  ( shft_amerge_adelay3_acx1 out )  ;
   - shft.merge.delay3.cx2.out ( shft_amerge_adelay3_acx2 out )  ( shft_amerge_adelay3_acx3 in_50_6 )  ;
   - shft.merge.delay3.cx3.out ( shft_amerge_adelay3_acx4 in_50_6 )  ( shft_amerge_adelay3_acx3 out )  ;
   - shft.merge.delay3.cx4.out ( shft_amerge_adelay3_acx4 out )  ( shft_amerge_adelay3_acx5 in_50_6 )  ;
   - shft.merge.delay1.cx5.out ( shft_amerge_adelay1_acx6 in_50_6 )  ( shft_amerge_adelay1_acx5 out )  ;
   - shft.merge.delay1.cx6.out ( shft_amerge_adelay1_acx6 out )  ( shft_amerge_adelay1_acx7 in_50_6 )  ;
   - shft.merge.delay1.cx0.out ( shft_amerge_adelay1_acx0 out )  ( shft_amerge_adelay1_acx1 in_50_6 )  ;
   - shft.merge.delay1.cx1.out ( shft_amerge_adelay1_acx2 in_50_6 )  ( shft_amerge_adelay1_acx1 out )  ;
   - shft.merge.delay1.cx2.out ( shft_amerge_adelay1_acx2 out )  ( shft_amerge_adelay1_acx3 in_50_6 )  ;
   - shft.merge.delay1.cx3.out ( shft_amerge_adelay1_acx4 in_50_6 )  ( shft_amerge_adelay1_acx3 out )  ;
   - shft.merge.delay1.cx4.out ( shft_amerge_adelay1_acx4 out )  ( shft_amerge_adelay1_acx5 in_50_6 )  ;
   - shft.split.tmpRr ( shft_asplit_adelay2_acx0 in_50_6 )  ( shft_asplit_adelay1_acx7 out )  ;
   - shft.split.outRequest ( shft_asplit_adelay2_acx7 out )  ( shft_asplit_aand2 A )  ( shft_asplit_aand1 A )  ;
   - shft.split.pulse ( shft_asplit_apulseG_aand Y )  ( shft_asplit_acontrolLatch CLK )  ( shft_asplit_al_50_6 CLK ) 
 ( shft_asplit_al_51_6 CLK )  ( shft_asplit_al_52_6 CLK )  ( shft_asplit_al_53_6 CLK )  ( shft_asplit_al_54_6 CLK ) 
 ( shft_asplit_al_55_6 CLK )  ( shft_asplit_al_56_6 CLK )  ( shft_asplit_al_57_6 CLK )  ;
   - shft.split.tmp ( shft_asplit_ainv__r A )  ( shft_asplit_anor__R Y )  ;
   - shft.split.inv_r.Y ( shft_asplit_ainv__r Y )  ( shft_asplit_acelem_acx0 in_52_6 )  ;
   - shft.split.LrTemp ( shft_asplit_ainv__l Y )  ( shft_asplit_aor1 B )  ;
   - shft.split.or1.Y ( shft_asplit_aor1 Y )  ( shft_asplit_acelem_acx0 in_50_6 )  ;
   - shft.split.controlOut ( shft_asplit_ainv__ctr A )  ( shft_asplit_acontrolLatch Q )  ( shft_asplit_aand1 B )  ;
   - shft.split.ctrlOut_inv ( shft_asplit_ainv__ctr Y )  ( shft_asplit_aand2 B )  ;
   - shft.split.RaTemp ( shft_asplit_anor__R B )  ( shft_asplit_aor Y )  ;
   - shft.split.CrTemp ( shft_asplit_aor2 B )  ( shft_asplit_ainv__c Y )  ;
   - shft.split.or2.Y ( shft_asplit_aor2 Y )  ( shft_asplit_acelem_acx0 in_51_6 )  ;
   - shft.split.delay2.cx5.out ( shft_asplit_adelay2_acx6 in_50_6 )  ( shft_asplit_adelay2_acx5 out )  ;
   - shft.split.delay2.cx6.out ( shft_asplit_adelay2_acx6 out )  ( shft_asplit_adelay2_acx7 in_50_6 )  ;
   - shft.split.delay2.cx0.out ( shft_asplit_adelay2_acx0 out )  ( shft_asplit_adelay2_acx1 in_50_6 )  ;
   - shft.split.delay2.cx1.out ( shft_asplit_adelay2_acx2 in_50_6 )  ( shft_asplit_adelay2_acx1 out )  ;
   - shft.split.delay2.cx2.out ( shft_asplit_adelay2_acx2 out )  ( shft_asplit_adelay2_acx3 in_50_6 )  ;
   - shft.split.delay2.cx3.out ( shft_asplit_adelay2_acx4 in_50_6 )  ( shft_asplit_adelay2_acx3 out )  ;
   - shft.split.delay2.cx4.out ( shft_asplit_adelay2_acx4 out )  ( shft_asplit_adelay2_acx5 in_50_6 )  ;
   - shft.split.pulseG.i7.Y ( shft_asplit_apulseG_ai8 A )  ( shft_asplit_apulseG_ai7 Y )  ;
   - shft.split.pulseG.i8.Y ( shft_asplit_apulseG_ai8 Y )  ( shft_asplit_apulseG_ai9 A )  ;
   - shft.split.pulseG.sig_inv ( shft_asplit_apulseG_ai Y )  ( shft_asplit_apulseG_anor B )  ;
   - shft.split.pulseG.sgn ( shft_asplit_apulseG_aand A )  ( shft_asplit_apulseG_anor Y )  ( shft_asplit_apulseG_ai1 A )  ;
   - shft.split.pulseG.i9.Y ( shft_asplit_apulseG_aand B )  ( shft_asplit_apulseG_ai9 Y )  ;
   - shft.split.pulseG.i3.Y ( shft_asplit_apulseG_ai4 A )  ( shft_asplit_apulseG_ai3 Y )  ;
   - shft.split.pulseG.i4.Y ( shft_asplit_apulseG_ai4 Y )  ( shft_asplit_apulseG_ai5 A )  ;
   - shft.split.pulseG.i6.Y ( shft_asplit_apulseG_ai7 A )  ( shft_asplit_apulseG_ai6 Y )  ;
   - shft.split.pulseG.i5.Y ( shft_asplit_apulseG_ai6 A )  ( shft_asplit_apulseG_ai5 Y )  ;
   - shft.split.pulseG.i2.Y ( shft_asplit_apulseG_ai3 A )  ( shft_asplit_apulseG_ai2 Y )  ;
   - shft.split.pulseG.i1.Y ( shft_asplit_apulseG_ai2 A )  ( shft_asplit_apulseG_ai1 Y )  ;
   - shft.split.delay1.cx5.out ( shft_asplit_adelay1_acx6 in_50_6 )  ( shft_asplit_adelay1_acx5 out )  ;
   - shft.split.delay1.cx6.out ( shft_asplit_adelay1_acx6 out )  ( shft_asplit_adelay1_acx7 in_50_6 )  ;
   - shft.split.delay1.cx0.out ( shft_asplit_adelay1_acx0 out )  ( shft_asplit_adelay1_acx1 in_50_6 )  ;
   - shft.split.delay1.cx1.out ( shft_asplit_adelay1_acx2 in_50_6 )  ( shft_asplit_adelay1_acx1 out )  ;
   - shft.split.delay1.cx2.out ( shft_asplit_adelay1_acx2 out )  ( shft_asplit_adelay1_acx3 in_50_6 )  ;
   - shft.split.delay1.cx3.out ( shft_asplit_adelay1_acx4 in_50_6 )  ( shft_asplit_adelay1_acx3 out )  ;
   - shft.split.delay1.cx4.out ( shft_asplit_adelay1_acx4 out )  ( shft_asplit_adelay1_acx5 in_50_6 )  ;
   - shft.sums.pulse ( shft_asums_apulseG_aand Y )  ( shft_asums_al_50_6 CLK )  ( shft_asums_al_51_6 CLK ) 
 ( shft_asums_al_52_6 CLK )  ( shft_asums_al_53_6 CLK )  ( shft_asums_al_54_6 CLK )  ( shft_asums_al_55_6 CLK ) 
 ( shft_asums_al_56_6 CLK )  ( shft_asums_al_57_6 CLK )  ;
   - shft.sums.tmp[0] ( shft_asums_aor__1 B )  ( shft_asums_ainv__3 Y )  ;
   - shft.sums.or_1.Y ( shft_asums_aor__1 Y )  ( shft_asums_acelem_acx0 in_50_6 )  ;
   - shft.sums.tmp[1] ( shft_asums_ainv__1 A )  ( shft_asums_anor__2 Y )  ;
   - shft.sums.inv_1.Y ( shft_asums_ainv__1 Y )  ( shft_asums_acelem_acx0 in_51_6 )  ;
   - shft.sums.tmp[2] ( shft_asums_ainv__2 A )  ( shft_asums_anor__3 Y )  ;
   - shft.sums.inv_2.Y ( shft_asums_ainv__2 Y )  ( shft_asums_acelem_acx0 in_52_6 )  ;
   - shft.sums.pulseG.i7.Y ( shft_asums_apulseG_ai8 A )  ( shft_asums_apulseG_ai7 Y )  ;
   - shft.sums.pulseG.i8.Y ( shft_asums_apulseG_ai8 Y )  ( shft_asums_apulseG_ai9 A )  ;
   - shft.sums.pulseG.sig_inv ( shft_asums_apulseG_ai Y )  ( shft_asums_apulseG_anor B )  ;
   - shft.sums.pulseG.sgn ( shft_asums_apulseG_aand A )  ( shft_asums_apulseG_anor Y )  ( shft_asums_apulseG_ai1 A )  ;
   - shft.sums.pulseG.i9.Y ( shft_asums_apulseG_aand B )  ( shft_asums_apulseG_ai9 Y )  ;
   - shft.sums.pulseG.i3.Y ( shft_asums_apulseG_ai4 A )  ( shft_asums_apulseG_ai3 Y )  ;
   - shft.sums.pulseG.i4.Y ( shft_asums_apulseG_ai4 Y )  ( shft_asums_apulseG_ai5 A )  ;
   - shft.sums.pulseG.i6.Y ( shft_asums_apulseG_ai7 A )  ( shft_asums_apulseG_ai6 Y )  ;
   - shft.sums.pulseG.i5.Y ( shft_asums_apulseG_ai6 A )  ( shft_asums_apulseG_ai5 Y )  ;
   - shft.sums.pulseG.i2.Y ( shft_asums_apulseG_ai3 A )  ( shft_asums_apulseG_ai2 Y )  ;
   - shft.sums.pulseG.i1.Y ( shft_asums_apulseG_ai2 A )  ( shft_asums_apulseG_ai1 Y )  ;
   - shft.sums.delay1.cx5.out ( shft_asums_adelay1_acx6 in_50_6 )  ( shft_asums_adelay1_acx5 out )  ;
   - shft.sums.delay1.cx6.out ( shft_asums_adelay1_acx6 out )  ( shft_asums_adelay1_acx7 in_50_6 )  ;
   - shft.sums.delay1.cx0.out ( shft_asums_adelay1_acx0 out )  ( shft_asums_adelay1_acx1 in_50_6 )  ;
   - shft.sums.delay1.cx1.out ( shft_asums_adelay1_acx2 in_50_6 )  ( shft_asums_adelay1_acx1 out )  ;
   - shft.sums.delay1.cx2.out ( shft_asums_adelay1_acx2 out )  ( shft_asums_adelay1_acx3 in_50_6 )  ;
   - shft.sums.delay1.cx3.out ( shft_asums_adelay1_acx4 in_50_6 )  ( shft_asums_adelay1_acx3 out )  ;
   - shft.sums.delay1.cx4.out ( shft_asums_adelay1_acx4 out )  ( shft_asums_adelay1_acx5 in_50_6 )  ;
   - shft.comp.tmp_Rr1 ( shft_acomp_adelay2_acx0 in_50_6 )  ( shft_acomp_adelay1_acx7 out )  ;
   - shft.comp.tmp_Rr2 ( shft_acomp_adelay2_acx7 out )  ( shft_acomp_adelay3_acx0 in_50_6 )  ;
   - shft.comp.tmp_Ra ( shft_acomp_ainv__r A )  ( shft_acomp_anor Y )  ;
   - shft.comp.inv_r.Y ( shft_acomp_ainv__r Y )  ( shft_acomp_acelem_acx0 in_52_6 )  ;
   - shft.comp.tmp[1] ( shft_acomp_ainv__l2 Y )  ( shft_acomp_aor__l2 B )  ;
   - shft.comp.pulse ( shft_acomp_apulseG_aand Y )  ( shft_acomp_al1_50_6 CLK )  ( shft_acomp_al1_51_6 CLK ) 
 ( shft_acomp_al1_52_6 CLK )  ( shft_acomp_al1_53_6 CLK )  ( shft_acomp_al1_54_6 CLK )  ( shft_acomp_al1_55_6 CLK ) 
 ( shft_acomp_al1_56_6 CLK )  ( shft_acomp_al1_57_6 CLK )  ( shft_acomp_al2_50_6 CLK )  ( shft_acomp_al2_51_6 CLK ) 
 ( shft_acomp_al2_52_6 CLK )  ( shft_acomp_al2_53_6 CLK )  ( shft_acomp_al2_54_6 CLK )  ( shft_acomp_al2_55_6 CLK ) 
 ( shft_acomp_al2_56_6 CLK )  ( shft_acomp_al2_57_6 CLK )  ;
   - shft.comp.in1[0] ( shft_acomp_aadd_50_6_acx2 in_50_6 )  ( shft_acomp_aadd_50_6_acx0 in_50_6 )  ( shft_acomp_al1_50_6 Q )  ;
   - shft.comp.in2[0] ( shft_acomp_aadd_50_6_acx2 in_51_6 )  ( shft_acomp_aadd_50_6_acx0 in_51_6 )  ( shft_acomp_al2_50_6 Q )  ;
   - shft.comp.cin0 ( shft_acomp_aadd_50_6_acx2 in_52_6 )  ( shft_acomp_aadd_50_6_acx0 in_52_6 )  ( shft_acomp_atoGND Y )  ;
   - shft.comp.cout[0] ( shft_acomp_aadd_50_6_acx1 out )  ( shft_acomp_aadd_51_6_acx2 in_52_6 )  ( shft_acomp_aadd_51_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[0] ( shft_acomp_aadd_50_6_acx3 out )  ;
   - shft.comp.in1[1] ( shft_acomp_aadd_51_6_acx2 in_50_6 )  ( shft_acomp_aadd_51_6_acx0 in_50_6 )  ( shft_acomp_al1_51_6 Q )  ;
   - shft.comp.in2[1] ( shft_acomp_aadd_51_6_acx2 in_51_6 )  ( shft_acomp_aadd_51_6_acx0 in_51_6 )  ( shft_acomp_al2_51_6 Q )  ;
   - shft.comp.cout[1] ( shft_acomp_aadd_51_6_acx1 out )  ( shft_acomp_aadd_52_6_acx2 in_52_6 )  ( shft_acomp_aadd_52_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[1] ( shft_acomp_aadd_51_6_acx3 out )  ;
   - shft.comp.in1[2] ( shft_acomp_aadd_52_6_acx2 in_50_6 )  ( shft_acomp_aadd_52_6_acx0 in_50_6 )  ( shft_acomp_al1_52_6 Q )  ;
   - shft.comp.in2[2] ( shft_acomp_aadd_52_6_acx2 in_51_6 )  ( shft_acomp_aadd_52_6_acx0 in_51_6 )  ( shft_acomp_al2_52_6 Q )  ;
   - shft.comp.cout[2] ( shft_acomp_aadd_52_6_acx1 out )  ( shft_acomp_aadd_53_6_acx2 in_52_6 )  ( shft_acomp_aadd_53_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[2] ( shft_acomp_aadd_52_6_acx3 out )  ;
   - shft.comp.in1[3] ( shft_acomp_aadd_53_6_acx2 in_50_6 )  ( shft_acomp_aadd_53_6_acx0 in_50_6 )  ( shft_acomp_al1_53_6 Q )  ;
   - shft.comp.in2[3] ( shft_acomp_aadd_53_6_acx2 in_51_6 )  ( shft_acomp_aadd_53_6_acx0 in_51_6 )  ( shft_acomp_al2_53_6 Q )  ;
   - shft.comp.cout[3] ( shft_acomp_aadd_53_6_acx1 out )  ( shft_acomp_aadd_54_6_acx2 in_52_6 )  ( shft_acomp_aadd_54_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[3] ( shft_acomp_aadd_53_6_acx3 out )  ;
   - shft.comp.in1[4] ( shft_acomp_aadd_54_6_acx2 in_50_6 )  ( shft_acomp_aadd_54_6_acx0 in_50_6 )  ( shft_acomp_al1_54_6 Q )  ;
   - shft.comp.in2[4] ( shft_acomp_aadd_54_6_acx2 in_51_6 )  ( shft_acomp_aadd_54_6_acx0 in_51_6 )  ( shft_acomp_al2_54_6 Q )  ;
   - shft.comp.cout[4] ( shft_acomp_aadd_54_6_acx1 out )  ( shft_acomp_aadd_55_6_acx2 in_52_6 )  ( shft_acomp_aadd_55_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[4] ( shft_acomp_aadd_54_6_acx3 out )  ;
   - shft.comp.in1[5] ( shft_acomp_aadd_55_6_acx2 in_50_6 )  ( shft_acomp_aadd_55_6_acx0 in_50_6 )  ( shft_acomp_al1_55_6 Q )  ;
   - shft.comp.in2[5] ( shft_acomp_aadd_55_6_acx2 in_51_6 )  ( shft_acomp_aadd_55_6_acx0 in_51_6 )  ( shft_acomp_al2_55_6 Q )  ;
   - shft.comp.cout[5] ( shft_acomp_aadd_55_6_acx1 out )  ( shft_acomp_aadd_56_6_acx2 in_52_6 )  ( shft_acomp_aadd_56_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[5] ( shft_acomp_aadd_55_6_acx3 out )  ;
   - shft.comp.in1[6] ( shft_acomp_aadd_56_6_acx2 in_50_6 )  ( shft_acomp_aadd_56_6_acx0 in_50_6 )  ( shft_acomp_al1_56_6 Q )  ;
   - shft.comp.in2[6] ( shft_acomp_aadd_56_6_acx2 in_51_6 )  ( shft_acomp_aadd_56_6_acx0 in_51_6 )  ( shft_acomp_al2_56_6 Q )  ;
   - shft.comp.cout[6] ( shft_acomp_aadd_56_6_acx1 out )  ( shft_acomp_aadd_57_6_acx2 in_52_6 )  ( shft_acomp_aadd_57_6_acx0 in_52_6 )  ;
   - shft.comp.tmp_arr[6] ( shft_acomp_aadd_56_6_acx3 out )  ;
   - shft.comp.in1[7] ( shft_acomp_aadd_57_6_acx2 in_50_6 )  ( shft_acomp_aadd_57_6_acx0 in_50_6 )  ( shft_acomp_al1_57_6 Q )  ;
   - shft.comp.in2[7] ( shft_acomp_aadd_57_6_acx2 in_51_6 )  ( shft_acomp_aadd_57_6_acx0 in_51_6 )  ( shft_acomp_al2_57_6 Q )  ;
   - shft.comp.cout[7] ( shft_acomp_aadd_57_6_acx1 out )  ;
   - shft.comp.tmp[0] ( shft_acomp_ainv__l1 Y )  ( shft_acomp_aor__l1 B )  ;
   - shft.comp.or_l1.Y ( shft_acomp_aor__l1 Y )  ( shft_acomp_acelem_acx0 in_50_6 )  ;
   - shft.comp.or_l2.Y ( shft_acomp_aor__l2 Y )  ( shft_acomp_acelem_acx0 in_51_6 )  ;
   - shft.comp.delay2.cx5.out ( shft_acomp_adelay2_acx6 in_50_6 )  ( shft_acomp_adelay2_acx5 out )  ;
   - shft.comp.delay2.cx6.out ( shft_acomp_adelay2_acx6 out )  ( shft_acomp_adelay2_acx7 in_50_6 )  ;
   - shft.comp.delay2.cx0.out ( shft_acomp_adelay2_acx0 out )  ( shft_acomp_adelay2_acx1 in_50_6 )  ;
   - shft.comp.delay2.cx1.out ( shft_acomp_adelay2_acx2 in_50_6 )  ( shft_acomp_adelay2_acx1 out )  ;
   - shft.comp.delay2.cx2.out ( shft_acomp_adelay2_acx2 out )  ( shft_acomp_adelay2_acx3 in_50_6 )  ;
   - shft.comp.delay2.cx3.out ( shft_acomp_adelay2_acx4 in_50_6 )  ( shft_acomp_adelay2_acx3 out )  ;
   - shft.comp.delay2.cx4.out ( shft_acomp_adelay2_acx4 out )  ( shft_acomp_adelay2_acx5 in_50_6 )  ;
   - shft.comp.pulseG.i7.Y ( shft_acomp_apulseG_ai8 A )  ( shft_acomp_apulseG_ai7 Y )  ;
   - shft.comp.pulseG.i8.Y ( shft_acomp_apulseG_ai8 Y )  ( shft_acomp_apulseG_ai9 A )  ;
   - shft.comp.pulseG.sig_inv ( shft_acomp_apulseG_ai Y )  ( shft_acomp_apulseG_anor B )  ;
   - shft.comp.pulseG.sgn ( shft_acomp_apulseG_aand A )  ( shft_acomp_apulseG_anor Y )  ( shft_acomp_apulseG_ai1 A )  ;
   - shft.comp.pulseG.i9.Y ( shft_acomp_apulseG_aand B )  ( shft_acomp_apulseG_ai9 Y )  ;
   - shft.comp.pulseG.i3.Y ( shft_acomp_apulseG_ai4 A )  ( shft_acomp_apulseG_ai3 Y )  ;
   - shft.comp.pulseG.i4.Y ( shft_acomp_apulseG_ai4 Y )  ( shft_acomp_apulseG_ai5 A )  ;
   - shft.comp.pulseG.i6.Y ( shft_acomp_apulseG_ai7 A )  ( shft_acomp_apulseG_ai6 Y )  ;
   - shft.comp.pulseG.i5.Y ( shft_acomp_apulseG_ai6 A )  ( shft_acomp_apulseG_ai5 Y )  ;
   - shft.comp.pulseG.i2.Y ( shft_acomp_apulseG_ai3 A )  ( shft_acomp_apulseG_ai2 Y )  ;
   - shft.comp.pulseG.i1.Y ( shft_acomp_apulseG_ai2 A )  ( shft_acomp_apulseG_ai1 Y )  ;
   - shft.comp.add[0]._YC ( shft_acomp_aadd_50_6_acx2 in_53_6 )  ( shft_acomp_aadd_50_6_acx0 out )  ( shft_acomp_aadd_50_6_acx1 in_50_6 )  ;
   - shft.comp.add[0]._YS ( shft_acomp_aadd_50_6_acx2 out )  ( shft_acomp_aadd_50_6_acx3 in_50_6 )  ;
   - shft.comp.add[1]._YC ( shft_acomp_aadd_51_6_acx2 in_53_6 )  ( shft_acomp_aadd_51_6_acx0 out )  ( shft_acomp_aadd_51_6_acx1 in_50_6 )  ;
   - shft.comp.add[1]._YS ( shft_acomp_aadd_51_6_acx2 out )  ( shft_acomp_aadd_51_6_acx3 in_50_6 )  ;
   - shft.comp.add[2]._YC ( shft_acomp_aadd_52_6_acx2 in_53_6 )  ( shft_acomp_aadd_52_6_acx0 out )  ( shft_acomp_aadd_52_6_acx1 in_50_6 )  ;
   - shft.comp.add[2]._YS ( shft_acomp_aadd_52_6_acx2 out )  ( shft_acomp_aadd_52_6_acx3 in_50_6 )  ;
   - shft.comp.add[3]._YC ( shft_acomp_aadd_53_6_acx2 in_53_6 )  ( shft_acomp_aadd_53_6_acx0 out )  ( shft_acomp_aadd_53_6_acx1 in_50_6 )  ;
   - shft.comp.add[3]._YS ( shft_acomp_aadd_53_6_acx2 out )  ( shft_acomp_aadd_53_6_acx3 in_50_6 )  ;
   - shft.comp.add[4]._YC ( shft_acomp_aadd_54_6_acx2 in_53_6 )  ( shft_acomp_aadd_54_6_acx0 out )  ( shft_acomp_aadd_54_6_acx1 in_50_6 )  ;
   - shft.comp.add[4]._YS ( shft_acomp_aadd_54_6_acx2 out )  ( shft_acomp_aadd_54_6_acx3 in_50_6 )  ;
   - shft.comp.add[5]._YC ( shft_acomp_aadd_55_6_acx2 in_53_6 )  ( shft_acomp_aadd_55_6_acx0 out )  ( shft_acomp_aadd_55_6_acx1 in_50_6 )  ;
   - shft.comp.add[5]._YS ( shft_acomp_aadd_55_6_acx2 out )  ( shft_acomp_aadd_55_6_acx3 in_50_6 )  ;
   - shft.comp.add[6]._YC ( shft_acomp_aadd_56_6_acx2 in_53_6 )  ( shft_acomp_aadd_56_6_acx0 out )  ( shft_acomp_aadd_56_6_acx1 in_50_6 )  ;
   - shft.comp.add[6]._YS ( shft_acomp_aadd_56_6_acx2 out )  ( shft_acomp_aadd_56_6_acx3 in_50_6 )  ;
   - shft.comp.add[7]._YC ( shft_acomp_aadd_57_6_acx2 in_53_6 )  ( shft_acomp_aadd_57_6_acx0 out )  ( shft_acomp_aadd_57_6_acx1 in_50_6 )  ;
   - shft.comp.add[7]._YS ( shft_acomp_aadd_57_6_acx2 out )  ( shft_acomp_aadd_57_6_acx3 in_50_6 )  ;
   - shft.comp.delay3.cx5.out ( shft_acomp_adelay3_acx6 in_50_6 )  ( shft_acomp_adelay3_acx5 out )  ;
   - shft.comp.delay3.cx6.out ( shft_acomp_adelay3_acx6 out )  ( shft_acomp_adelay3_acx7 in_50_6 )  ;
   - shft.comp.delay3.cx0.out ( shft_acomp_adelay3_acx0 out )  ( shft_acomp_adelay3_acx1 in_50_6 )  ;
   - shft.comp.delay3.cx1.out ( shft_acomp_adelay3_acx2 in_50_6 )  ( shft_acomp_adelay3_acx1 out )  ;
   - shft.comp.delay3.cx2.out ( shft_acomp_adelay3_acx2 out )  ( shft_acomp_adelay3_acx3 in_50_6 )  ;
   - shft.comp.delay3.cx3.out ( shft_acomp_adelay3_acx4 in_50_6 )  ( shft_acomp_adelay3_acx3 out )  ;
   - shft.comp.delay3.cx4.out ( shft_acomp_adelay3_acx4 out )  ( shft_acomp_adelay3_acx5 in_50_6 )  ;
   - shft.comp.delay1.cx5.out ( shft_acomp_adelay1_acx6 in_50_6 )  ( shft_acomp_adelay1_acx5 out )  ;
   - shft.comp.delay1.cx6.out ( shft_acomp_adelay1_acx6 out )  ( shft_acomp_adelay1_acx7 in_50_6 )  ;
   - shft.comp.delay1.cx0.out ( shft_acomp_adelay1_acx0 out )  ( shft_acomp_adelay1_acx1 in_50_6 )  ;
   - shft.comp.delay1.cx1.out ( shft_acomp_adelay1_acx2 in_50_6 )  ( shft_acomp_adelay1_acx1 out )  ;
   - shft.comp.delay1.cx2.out ( shft_acomp_adelay1_acx2 out )  ( shft_acomp_adelay1_acx3 in_50_6 )  ;
   - shft.comp.delay1.cx3.out ( shft_acomp_adelay1_acx4 in_50_6 )  ( shft_acomp_adelay1_acx3 out )  ;
   - shft.comp.delay1.cx4.out ( shft_acomp_adelay1_acx4 out )  ( shft_acomp_adelay1_acx5 in_50_6 )  ;
   - shft.sub.tmp_Rr ( shft_asub_adelay2_acx0 in_50_6 )  ( shft_asub_adelay1_acx7 out )  ;
   - shft.sub.tmp_Ra ( shft_asub_ainv__r A )  ( shft_asub_anor Y )  ;
   - shft.sub.inv_r.Y ( shft_asub_ainv__r Y )  ( shft_asub_acelem_acx0 in_52_6 )  ;
   - shft.sub.tmp[1] ( shft_asub_ainv__l2 Y )  ( shft_asub_aor__l2 B )  ;
   - shft.sub.pulse ( shft_asub_apulseG_aand Y )  ( shft_asub_al1_50_6 CLK )  ( shft_asub_al1_51_6 CLK ) 
 ( shft_asub_al1_52_6 CLK )  ( shft_asub_al1_53_6 CLK )  ( shft_asub_al1_54_6 CLK )  ( shft_asub_al1_55_6 CLK ) 
 ( shft_asub_al1_56_6 CLK )  ( shft_asub_al1_57_6 CLK )  ( shft_asub_al2_50_6 CLK )  ( shft_asub_al2_51_6 CLK ) 
 ( shft_asub_al2_52_6 CLK )  ( shft_asub_al2_53_6 CLK )  ( shft_asub_al2_54_6 CLK )  ( shft_asub_al2_55_6 CLK ) 
 ( shft_asub_al2_56_6 CLK )  ( shft_asub_al2_57_6 CLK )  ;
   - shft.sub.in1[0] ( shft_asub_aadd_50_6_acx2 in_50_6 )  ( shft_asub_aadd_50_6_acx0 in_50_6 )  ( shft_asub_al1_50_6 Q )  ;
   - shft.sub.in2[0] ( shft_asub_aadd_50_6_acx2 in_51_6 )  ( shft_asub_aadd_50_6_acx0 in_51_6 )  ( shft_asub_al2_50_6 Q )  ;
   - shft.sub.cin0 ( shft_asub_aadd_50_6_acx2 in_52_6 )  ( shft_asub_aadd_50_6_acx0 in_52_6 )  ( shft_asub_atoGND Y )  ;
   - shft.sub.cout[0] ( shft_asub_aadd_50_6_acx1 out )  ( shft_asub_aadd_51_6_acx2 in_52_6 )  ( shft_asub_aadd_51_6_acx0 in_52_6 )  ;
   - shft.sub.in1[1] ( shft_asub_aadd_51_6_acx2 in_50_6 )  ( shft_asub_aadd_51_6_acx0 in_50_6 )  ( shft_asub_al1_51_6 Q )  ;
   - shft.sub.in2[1] ( shft_asub_aadd_51_6_acx2 in_51_6 )  ( shft_asub_aadd_51_6_acx0 in_51_6 )  ( shft_asub_al2_51_6 Q )  ;
   - shft.sub.cout[1] ( shft_asub_aadd_51_6_acx1 out )  ( shft_asub_aadd_52_6_acx2 in_52_6 )  ( shft_asub_aadd_52_6_acx0 in_52_6 )  ;
   - shft.sub.in1[2] ( shft_asub_aadd_52_6_acx2 in_50_6 )  ( shft_asub_aadd_52_6_acx0 in_50_6 )  ( shft_asub_al1_52_6 Q )  ;
   - shft.sub.in2[2] ( shft_asub_aadd_52_6_acx2 in_51_6 )  ( shft_asub_aadd_52_6_acx0 in_51_6 )  ( shft_asub_al2_52_6 Q )  ;
   - shft.sub.cout[2] ( shft_asub_aadd_52_6_acx1 out )  ( shft_asub_aadd_53_6_acx2 in_52_6 )  ( shft_asub_aadd_53_6_acx0 in_52_6 )  ;
   - shft.sub.in1[3] ( shft_asub_aadd_53_6_acx2 in_50_6 )  ( shft_asub_aadd_53_6_acx0 in_50_6 )  ( shft_asub_al1_53_6 Q )  ;
   - shft.sub.in2[3] ( shft_asub_aadd_53_6_acx2 in_51_6 )  ( shft_asub_aadd_53_6_acx0 in_51_6 )  ( shft_asub_al2_53_6 Q )  ;
   - shft.sub.cout[3] ( shft_asub_aadd_53_6_acx1 out )  ( shft_asub_aadd_54_6_acx2 in_52_6 )  ( shft_asub_aadd_54_6_acx0 in_52_6 )  ;
   - shft.sub.in1[4] ( shft_asub_aadd_54_6_acx2 in_50_6 )  ( shft_asub_aadd_54_6_acx0 in_50_6 )  ( shft_asub_al1_54_6 Q )  ;
   - shft.sub.in2[4] ( shft_asub_aadd_54_6_acx2 in_51_6 )  ( shft_asub_aadd_54_6_acx0 in_51_6 )  ( shft_asub_al2_54_6 Q )  ;
   - shft.sub.cout[4] ( shft_asub_aadd_54_6_acx1 out )  ( shft_asub_aadd_55_6_acx2 in_52_6 )  ( shft_asub_aadd_55_6_acx0 in_52_6 )  ;
   - shft.sub.in1[5] ( shft_asub_aadd_55_6_acx2 in_50_6 )  ( shft_asub_aadd_55_6_acx0 in_50_6 )  ( shft_asub_al1_55_6 Q )  ;
   - shft.sub.in2[5] ( shft_asub_aadd_55_6_acx2 in_51_6 )  ( shft_asub_aadd_55_6_acx0 in_51_6 )  ( shft_asub_al2_55_6 Q )  ;
   - shft.sub.cout[5] ( shft_asub_aadd_55_6_acx1 out )  ( shft_asub_aadd_56_6_acx2 in_52_6 )  ( shft_asub_aadd_56_6_acx0 in_52_6 )  ;
   - shft.sub.in1[6] ( shft_asub_aadd_56_6_acx2 in_50_6 )  ( shft_asub_aadd_56_6_acx0 in_50_6 )  ( shft_asub_al1_56_6 Q )  ;
   - shft.sub.in2[6] ( shft_asub_aadd_56_6_acx2 in_51_6 )  ( shft_asub_aadd_56_6_acx0 in_51_6 )  ( shft_asub_al2_56_6 Q )  ;
   - shft.sub.cout[6] ( shft_asub_aadd_56_6_acx1 out )  ( shft_asub_aadd_57_6_acx2 in_52_6 )  ( shft_asub_aadd_57_6_acx0 in_52_6 )  ;
   - shft.sub.in1[7] ( shft_asub_aadd_57_6_acx2 in_50_6 )  ( shft_asub_aadd_57_6_acx0 in_50_6 )  ( shft_asub_al1_57_6 Q )  ;
   - shft.sub.in2[7] ( shft_asub_aadd_57_6_acx2 in_51_6 )  ( shft_asub_aadd_57_6_acx0 in_51_6 )  ( shft_asub_al2_57_6 Q )  ;
   - shft.sub.cout[7] ( shft_asub_aadd_57_6_acx1 out )  ;
   - shft.sub.tmp[0] ( shft_asub_ainv__l1 Y )  ( shft_asub_aor__l1 B )  ;
   - shft.sub.or_l1.Y ( shft_asub_aor__l1 Y )  ( shft_asub_acelem_acx0 in_50_6 )  ;
   - shft.sub.or_l2.Y ( shft_asub_aor__l2 Y )  ( shft_asub_acelem_acx0 in_51_6 )  ;
   - shft.sub.delay2.cx5.out ( shft_asub_adelay2_acx6 in_50_6 )  ( shft_asub_adelay2_acx5 out )  ;
   - shft.sub.delay2.cx6.out ( shft_asub_adelay2_acx6 out )  ( shft_asub_adelay2_acx7 in_50_6 )  ;
   - shft.sub.delay2.cx0.out ( shft_asub_adelay2_acx0 out )  ( shft_asub_adelay2_acx1 in_50_6 )  ;
   - shft.sub.delay2.cx1.out ( shft_asub_adelay2_acx2 in_50_6 )  ( shft_asub_adelay2_acx1 out )  ;
   - shft.sub.delay2.cx2.out ( shft_asub_adelay2_acx2 out )  ( shft_asub_adelay2_acx3 in_50_6 )  ;
   - shft.sub.delay2.cx3.out ( shft_asub_adelay2_acx4 in_50_6 )  ( shft_asub_adelay2_acx3 out )  ;
   - shft.sub.delay2.cx4.out ( shft_asub_adelay2_acx4 out )  ( shft_asub_adelay2_acx5 in_50_6 )  ;
   - shft.sub.pulseG.i7.Y ( shft_asub_apulseG_ai8 A )  ( shft_asub_apulseG_ai7 Y )  ;
   - shft.sub.pulseG.i8.Y ( shft_asub_apulseG_ai8 Y )  ( shft_asub_apulseG_ai9 A )  ;
   - shft.sub.pulseG.sig_inv ( shft_asub_apulseG_ai Y )  ( shft_asub_apulseG_anor B )  ;
   - shft.sub.pulseG.sgn ( shft_asub_apulseG_aand A )  ( shft_asub_apulseG_anor Y )  ( shft_asub_apulseG_ai1 A )  ;
   - shft.sub.pulseG.i9.Y ( shft_asub_apulseG_aand B )  ( shft_asub_apulseG_ai9 Y )  ;
   - shft.sub.pulseG.i3.Y ( shft_asub_apulseG_ai4 A )  ( shft_asub_apulseG_ai3 Y )  ;
   - shft.sub.pulseG.i4.Y ( shft_asub_apulseG_ai4 Y )  ( shft_asub_apulseG_ai5 A )  ;
   - shft.sub.pulseG.i6.Y ( shft_asub_apulseG_ai7 A )  ( shft_asub_apulseG_ai6 Y )  ;
   - shft.sub.pulseG.i5.Y ( shft_asub_apulseG_ai6 A )  ( shft_asub_apulseG_ai5 Y )  ;
   - shft.sub.pulseG.i2.Y ( shft_asub_apulseG_ai3 A )  ( shft_asub_apulseG_ai2 Y )  ;
   - shft.sub.pulseG.i1.Y ( shft_asub_apulseG_ai2 A )  ( shft_asub_apulseG_ai1 Y )  ;
   - shft.sub.add[0]._YC ( shft_asub_aadd_50_6_acx2 in_53_6 )  ( shft_asub_aadd_50_6_acx0 out )  ( shft_asub_aadd_50_6_acx1 in_50_6 )  ;
   - shft.sub.add[0]._YS ( shft_asub_aadd_50_6_acx2 out )  ( shft_asub_aadd_50_6_acx3 in_50_6 )  ;
   - shft.sub.add[1]._YC ( shft_asub_aadd_51_6_acx2 in_53_6 )  ( shft_asub_aadd_51_6_acx0 out )  ( shft_asub_aadd_51_6_acx1 in_50_6 )  ;
   - shft.sub.add[1]._YS ( shft_asub_aadd_51_6_acx2 out )  ( shft_asub_aadd_51_6_acx3 in_50_6 )  ;
   - shft.sub.add[2]._YC ( shft_asub_aadd_52_6_acx2 in_53_6 )  ( shft_asub_aadd_52_6_acx0 out )  ( shft_asub_aadd_52_6_acx1 in_50_6 )  ;
   - shft.sub.add[2]._YS ( shft_asub_aadd_52_6_acx2 out )  ( shft_asub_aadd_52_6_acx3 in_50_6 )  ;
   - shft.sub.add[3]._YC ( shft_asub_aadd_53_6_acx2 in_53_6 )  ( shft_asub_aadd_53_6_acx0 out )  ( shft_asub_aadd_53_6_acx1 in_50_6 )  ;
   - shft.sub.add[3]._YS ( shft_asub_aadd_53_6_acx2 out )  ( shft_asub_aadd_53_6_acx3 in_50_6 )  ;
   - shft.sub.add[4]._YC ( shft_asub_aadd_54_6_acx2 in_53_6 )  ( shft_asub_aadd_54_6_acx0 out )  ( shft_asub_aadd_54_6_acx1 in_50_6 )  ;
   - shft.sub.add[4]._YS ( shft_asub_aadd_54_6_acx2 out )  ( shft_asub_aadd_54_6_acx3 in_50_6 )  ;
   - shft.sub.add[5]._YC ( shft_asub_aadd_55_6_acx2 in_53_6 )  ( shft_asub_aadd_55_6_acx0 out )  ( shft_asub_aadd_55_6_acx1 in_50_6 )  ;
   - shft.sub.add[5]._YS ( shft_asub_aadd_55_6_acx2 out )  ( shft_asub_aadd_55_6_acx3 in_50_6 )  ;
   - shft.sub.add[6]._YC ( shft_asub_aadd_56_6_acx2 in_53_6 )  ( shft_asub_aadd_56_6_acx0 out )  ( shft_asub_aadd_56_6_acx1 in_50_6 )  ;
   - shft.sub.add[6]._YS ( shft_asub_aadd_56_6_acx2 out )  ( shft_asub_aadd_56_6_acx3 in_50_6 )  ;
   - shft.sub.add[7]._YC ( shft_asub_aadd_57_6_acx2 in_53_6 )  ( shft_asub_aadd_57_6_acx0 out )  ( shft_asub_aadd_57_6_acx1 in_50_6 )  ;
   - shft.sub.add[7]._YS ( shft_asub_aadd_57_6_acx2 out )  ( shft_asub_aadd_57_6_acx3 in_50_6 )  ;
   - shft.sub.delay1.cx5.out ( shft_asub_adelay1_acx6 in_50_6 )  ( shft_asub_adelay1_acx5 out )  ;
   - shft.sub.delay1.cx6.out ( shft_asub_adelay1_acx6 out )  ( shft_asub_adelay1_acx7 in_50_6 )  ;
   - shft.sub.delay1.cx0.out ( shft_asub_adelay1_acx0 out )  ( shft_asub_adelay1_acx1 in_50_6 )  ;
   - shft.sub.delay1.cx1.out ( shft_asub_adelay1_acx2 in_50_6 )  ( shft_asub_adelay1_acx1 out )  ;
   - shft.sub.delay1.cx2.out ( shft_asub_adelay1_acx2 out )  ( shft_asub_adelay1_acx3 in_50_6 )  ;
   - shft.sub.delay1.cx3.out ( shft_asub_adelay1_acx4 in_50_6 )  ( shft_asub_adelay1_acx3 out )  ;
   - shft.sub.delay1.cx4.out ( shft_asub_adelay1_acx4 out )  ( shft_asub_adelay1_acx5 in_50_6 )  ;
   - pre.split65.d[0] ( pre_aadderLeft_al1_50_6 D )  ( pre_asplit_al_50_6 Q )  ( pre_aadderRight_al1_50_6 D )  ;
   - pre.split65.d[1] ( pre_aadderLeft_al1_51_6 D )  ( pre_asplit_al_51_6 Q )  ( pre_aadderRight_al1_51_6 D )  ;
   - pre.split65.d[2] ( pre_aadderLeft_al1_52_6 D )  ( pre_asplit_al_52_6 Q )  ( pre_aadderRight_al1_52_6 D )  ;
   - pre.split65.d[3] ( pre_aadderLeft_al1_53_6 D )  ( pre_asplit_al_53_6 Q )  ( pre_aadderRight_al1_53_6 D )  ;
   - pre.split65.d[4] ( pre_aadderLeft_al1_54_6 D )  ( pre_asplit_al_54_6 Q )  ( pre_aadderRight_al1_54_6 D )  ;
   - pre.split65.d[5] ( pre_aadderLeft_al1_55_6 D )  ( pre_asplit_al_55_6 Q )  ( pre_aadderRight_al1_55_6 D )  ;
   - pre.split65.d[6] ( pre_aadderLeft_al1_56_6 D )  ( pre_asplit_al_56_6 Q )  ( pre_aadderRight_al1_56_6 D )  ;
   - pre.split65.d[7] ( pre_aadderLeft_al1_57_6 D )  ( pre_asplit_al_57_6 Q )  ( pre_aadderRight_al1_57_6 D )  ;
   - pre.split65.r ( pre_aadderLeft_ainv__l1 A )  ( pre_asplit_aand2 Y )  ;
   - pre.split65.a ( pre_aadderLeft_apulseG_ai A )  ( pre_aadderLeft_adelay1_acx0 in_50_6 )  ( pre_aadderLeft_acelem_acx0 out ) 
 ( pre_asplit_aor B )  ( pre_asrc65_anor B )  ;
   - pre.srcOut65.d[0] ( pre_aadderLeft_al2_50_6 D )  ( pre_asrc65_aset0 Y )  ;
   - pre.srcOut65.d[1] ( pre_aadderLeft_al2_51_6 D )  ( pre_asrc65_aset1 Y )  ;
   - pre.srcOut65.d[2] ( pre_aadderLeft_al2_52_6 D )  ( pre_asrc65_aset2 Y )  ;
   - pre.srcOut65.d[3] ( pre_aadderLeft_al2_53_6 D )  ( pre_asrc65_aset3 Y )  ;
   - pre.srcOut65.d[4] ( pre_aadderLeft_al2_54_6 D )  ( pre_asrc65_aset4 Y )  ;
   - pre.srcOut65.d[5] ( pre_aadderLeft_al2_55_6 D )  ( pre_asrc65_aset5 Y )  ;
   - pre.srcOut65.d[6] ( pre_aadderLeft_al2_56_6 D )  ( pre_asrc65_aset6 Y )  ;
   - pre.srcOut65.d[7] ( pre_aadderLeft_al2_57_6 D )  ( pre_asrc65_aset7 Y )  ;
   - pre.srcOut65.r ( pre_aadderLeft_ainv__l2 A )  ( pre_asrc65_anor Y )  ;
   - pre.addOut65.d[0] ( pre_aadderLeft_aadd_50_6_acx3 out )  ( pre_amerge_amux_50_6 B )  ;
   - pre.addOut65.d[1] ( pre_aadderLeft_aadd_51_6_acx3 out )  ( pre_amerge_amux_51_6 B )  ;
   - pre.addOut65.d[2] ( pre_aadderLeft_aadd_52_6_acx3 out )  ( pre_amerge_amux_52_6 B )  ;
   - pre.addOut65.d[3] ( pre_aadderLeft_aadd_53_6_acx3 out )  ( pre_amerge_amux_53_6 B )  ;
   - pre.addOut65.d[4] ( pre_aadderLeft_aadd_54_6_acx3 out )  ( pre_amerge_amux_54_6 B )  ;
   - pre.addOut65.d[5] ( pre_aadderLeft_aadd_55_6_acx3 out )  ( pre_amerge_amux_55_6 B )  ;
   - pre.addOut65.d[6] ( pre_aadderLeft_aadd_56_6_acx3 out )  ( pre_amerge_amux_56_6 B )  ;
   - pre.addOut65.d[7] ( pre_aadderLeft_aadd_57_6_acx3 out )  ( pre_amerge_amux_57_6 B )  ;
   - pre.addOut65.r ( pre_aadderLeft_adelay2_acx7 out )  ( pre_amerge_ainv__L2 A )  ;
   - pre.addOut65.a ( pre_aadderLeft_anor B )  ( pre_amerge_acelem2_acx0 out )  ( pre_amerge_aor B )  ;
   - pre.addOut97.d[0] ( pre_amerge_amux_50_6 A )  ( pre_aadderRight_aadd_50_6_acx3 out )  ;
   - pre.addOut97.d[1] ( pre_amerge_amux_51_6 A )  ( pre_aadderRight_aadd_51_6_acx3 out )  ;
   - pre.addOut97.d[2] ( pre_amerge_amux_52_6 A )  ( pre_aadderRight_aadd_52_6_acx3 out )  ;
   - pre.addOut97.d[3] ( pre_amerge_amux_53_6 A )  ( pre_aadderRight_aadd_53_6_acx3 out )  ;
   - pre.addOut97.d[4] ( pre_amerge_amux_54_6 A )  ( pre_aadderRight_aadd_54_6_acx3 out )  ;
   - pre.addOut97.d[5] ( pre_amerge_amux_55_6 A )  ( pre_aadderRight_aadd_55_6_acx3 out )  ;
   - pre.addOut97.d[6] ( pre_amerge_amux_56_6 A )  ( pre_aadderRight_aadd_56_6_acx3 out )  ;
   - pre.addOut97.d[7] ( pre_amerge_amux_57_6 A )  ( pre_aadderRight_aadd_57_6_acx3 out )  ;
   - pre.addOut97.r ( pre_amerge_ainv__L1 A )  ( pre_aadderRight_adelay2_acx7 out )  ;
   - pre.addOut97.a ( pre_amerge_acelem1_acx0 out )  ( pre_amerge_aor A )  ( pre_aadderRight_anor B )  ;
   - pre.compMerge.d[0] ( pre_amerge_amux_50_6 S )  ( pre_amerge_amux_51_6 S )  ( pre_amerge_amux_52_6 S ) 
 ( pre_amerge_amux_53_6 S )  ( pre_amerge_amux_54_6 S )  ( pre_amerge_amux_55_6 S )  ( pre_amerge_amux_56_6 S ) 
 ( pre_amerge_amux_57_6 S )  ( pre_amerge_ainv1__Cd A )  ( pre_amerge_aand1 A )  ( pre_asplit_acontrolLatch D ) 
 ( pre_acp1_al_50_6 Q )  ;
   - pre.compMerge.r ( pre_amerge_adelay1_acx0 in_50_6 )  ( pre_asplit_ainv__c A )  ( pre_acp1_adelay1_acx7 out )  ;
   - pre.compMerge.a ( pre_amerge_adelay2_acx0 in_50_6 )  ( pre_amerge_apulseG_ai A )  ( pre_amerge_aor Y ) 
 ( pre_acp1_anor__3 B )  ;
   - pre.split97.r ( pre_asplit_aand1 Y )  ( pre_aadderRight_ainv__l1 A )  ;
   - pre.split97.a ( pre_asplit_aor A )  ( pre_asrc97_anor B )  ( pre_aadderRight_apulseG_ai A ) 
 ( pre_aadderRight_adelay1_acx0 in_50_6 )  ( pre_aadderRight_acelem_acx0 out )  ;
   - pre.srcOut97.d[0] ( pre_asrc97_asetGND0 Y )  ( pre_aadderRight_al2_50_6 D )  ;
   - pre.srcOut97.d[1] ( pre_asrc97_asetGND1 Y )  ( pre_aadderRight_al2_51_6 D )  ;
   - pre.srcOut97.d[2] ( pre_asrc97_asetGND2 Y )  ( pre_aadderRight_al2_52_6 D )  ;
   - pre.srcOut97.d[3] ( pre_asrc97_asetGND3 Y )  ( pre_aadderRight_al2_53_6 D )  ;
   - pre.srcOut97.d[4] ( pre_asrc97_asetGND4 Y )  ( pre_aadderRight_al2_54_6 D )  ;
   - pre.srcOut97.d[5] ( pre_asrc97_asetGND5 Y )  ( pre_aadderRight_al2_55_6 D )  ;
   - pre.srcOut97.d[6] ( pre_asrc97_asetGND6 Y )  ( pre_aadderRight_al2_56_6 D )  ;
   - pre.srcOut97.d[7] ( pre_asrc97_asetGND7 Y )  ( pre_aadderRight_al2_57_6 D )  ;
   - pre.srcOut97.r ( pre_asrc97_anor Y )  ( pre_aadderRight_ainv__l2 A )  ;
   - pre.adderLeft.tmp_Rr ( pre_aadderLeft_adelay2_acx0 in_50_6 )  ( pre_aadderLeft_adelay1_acx7 out )  ;
   - pre.adderLeft.tmp_Ra ( pre_aadderLeft_ainv__r A )  ( pre_aadderLeft_anor Y )  ;
   - pre.adderLeft.inv_r.Y ( pre_aadderLeft_ainv__r Y )  ( pre_aadderLeft_acelem_acx0 in_52_6 )  ;
   - pre.adderLeft.tmp[1] ( pre_aadderLeft_ainv__l2 Y )  ( pre_aadderLeft_aor__l2 B )  ;
   - pre.adderLeft.pulse ( pre_aadderLeft_apulseG_aand Y )  ( pre_aadderLeft_al1_50_6 CLK )  ( pre_aadderLeft_al1_51_6 CLK ) 
 ( pre_aadderLeft_al1_52_6 CLK )  ( pre_aadderLeft_al1_53_6 CLK )  ( pre_aadderLeft_al1_54_6 CLK )  ( pre_aadderLeft_al1_55_6 CLK ) 
 ( pre_aadderLeft_al1_56_6 CLK )  ( pre_aadderLeft_al1_57_6 CLK )  ( pre_aadderLeft_al2_50_6 CLK )  ( pre_aadderLeft_al2_51_6 CLK ) 
 ( pre_aadderLeft_al2_52_6 CLK )  ( pre_aadderLeft_al2_53_6 CLK )  ( pre_aadderLeft_al2_54_6 CLK )  ( pre_aadderLeft_al2_55_6 CLK ) 
 ( pre_aadderLeft_al2_56_6 CLK )  ( pre_aadderLeft_al2_57_6 CLK )  ;
   - pre.adderLeft.in1[0] ( pre_aadderLeft_aadd_50_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_50_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_50_6 Q )  ;
   - pre.adderLeft.in2[0] ( pre_aadderLeft_aadd_50_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_50_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_50_6 Q )  ;
   - pre.adderLeft.cin0 ( pre_aadderLeft_aadd_50_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_50_6_acx0 in_52_6 )  ( pre_aadderLeft_atoGND Y )  ;
   - pre.adderLeft.cout[0] ( pre_aadderLeft_aadd_50_6_acx1 out )  ( pre_aadderLeft_aadd_51_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_51_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[1] ( pre_aadderLeft_aadd_51_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_51_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_51_6 Q )  ;
   - pre.adderLeft.in2[1] ( pre_aadderLeft_aadd_51_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_51_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_51_6 Q )  ;
   - pre.adderLeft.cout[1] ( pre_aadderLeft_aadd_51_6_acx1 out )  ( pre_aadderLeft_aadd_52_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_52_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[2] ( pre_aadderLeft_aadd_52_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_52_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_52_6 Q )  ;
   - pre.adderLeft.in2[2] ( pre_aadderLeft_aadd_52_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_52_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_52_6 Q )  ;
   - pre.adderLeft.cout[2] ( pre_aadderLeft_aadd_52_6_acx1 out )  ( pre_aadderLeft_aadd_53_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_53_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[3] ( pre_aadderLeft_aadd_53_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_53_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_53_6 Q )  ;
   - pre.adderLeft.in2[3] ( pre_aadderLeft_aadd_53_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_53_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_53_6 Q )  ;
   - pre.adderLeft.cout[3] ( pre_aadderLeft_aadd_53_6_acx1 out )  ( pre_aadderLeft_aadd_54_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_54_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[4] ( pre_aadderLeft_aadd_54_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_54_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_54_6 Q )  ;
   - pre.adderLeft.in2[4] ( pre_aadderLeft_aadd_54_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_54_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_54_6 Q )  ;
   - pre.adderLeft.cout[4] ( pre_aadderLeft_aadd_54_6_acx1 out )  ( pre_aadderLeft_aadd_55_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_55_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[5] ( pre_aadderLeft_aadd_55_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_55_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_55_6 Q )  ;
   - pre.adderLeft.in2[5] ( pre_aadderLeft_aadd_55_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_55_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_55_6 Q )  ;
   - pre.adderLeft.cout[5] ( pre_aadderLeft_aadd_55_6_acx1 out )  ( pre_aadderLeft_aadd_56_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_56_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[6] ( pre_aadderLeft_aadd_56_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_56_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_56_6 Q )  ;
   - pre.adderLeft.in2[6] ( pre_aadderLeft_aadd_56_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_56_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_56_6 Q )  ;
   - pre.adderLeft.cout[6] ( pre_aadderLeft_aadd_56_6_acx1 out )  ( pre_aadderLeft_aadd_57_6_acx2 in_52_6 )  ( pre_aadderLeft_aadd_57_6_acx0 in_52_6 )  ;
   - pre.adderLeft.in1[7] ( pre_aadderLeft_aadd_57_6_acx2 in_50_6 )  ( pre_aadderLeft_aadd_57_6_acx0 in_50_6 )  ( pre_aadderLeft_al1_57_6 Q )  ;
   - pre.adderLeft.in2[7] ( pre_aadderLeft_aadd_57_6_acx2 in_51_6 )  ( pre_aadderLeft_aadd_57_6_acx0 in_51_6 )  ( pre_aadderLeft_al2_57_6 Q )  ;
   - pre.adderLeft.cout[7] ( pre_aadderLeft_aadd_57_6_acx1 out )  ;
   - pre.adderLeft.tmp[0] ( pre_aadderLeft_ainv__l1 Y )  ( pre_aadderLeft_aor__l1 B )  ;
   - pre.adderLeft.or_l1.Y ( pre_aadderLeft_aor__l1 Y )  ( pre_aadderLeft_acelem_acx0 in_50_6 )  ;
   - pre.adderLeft.or_l2.Y ( pre_aadderLeft_aor__l2 Y )  ( pre_aadderLeft_acelem_acx0 in_51_6 )  ;
   - pre.adderLeft.delay2.cx5.out ( pre_aadderLeft_adelay2_acx6 in_50_6 )  ( pre_aadderLeft_adelay2_acx5 out )  ;
   - pre.adderLeft.delay2.cx6.out ( pre_aadderLeft_adelay2_acx6 out )  ( pre_aadderLeft_adelay2_acx7 in_50_6 )  ;
   - pre.adderLeft.delay2.cx0.out ( pre_aadderLeft_adelay2_acx0 out )  ( pre_aadderLeft_adelay2_acx1 in_50_6 )  ;
   - pre.adderLeft.delay2.cx1.out ( pre_aadderLeft_adelay2_acx2 in_50_6 )  ( pre_aadderLeft_adelay2_acx1 out )  ;
   - pre.adderLeft.delay2.cx2.out ( pre_aadderLeft_adelay2_acx2 out )  ( pre_aadderLeft_adelay2_acx3 in_50_6 )  ;
   - pre.adderLeft.delay2.cx3.out ( pre_aadderLeft_adelay2_acx4 in_50_6 )  ( pre_aadderLeft_adelay2_acx3 out )  ;
   - pre.adderLeft.delay2.cx4.out ( pre_aadderLeft_adelay2_acx4 out )  ( pre_aadderLeft_adelay2_acx5 in_50_6 )  ;
   - pre.adderLeft.pulseG.i7.Y ( pre_aadderLeft_apulseG_ai8 A )  ( pre_aadderLeft_apulseG_ai7 Y )  ;
   - pre.adderLeft.pulseG.i8.Y ( pre_aadderLeft_apulseG_ai8 Y )  ( pre_aadderLeft_apulseG_ai9 A )  ;
   - pre.adderLeft.pulseG.sig_inv ( pre_aadderLeft_apulseG_ai Y )  ( pre_aadderLeft_apulseG_anor B )  ;
   - pre.adderLeft.pulseG.sgn ( pre_aadderLeft_apulseG_aand A )  ( pre_aadderLeft_apulseG_anor Y )  ( pre_aadderLeft_apulseG_ai1 A )  ;
   - pre.adderLeft.pulseG.i9.Y ( pre_aadderLeft_apulseG_aand B )  ( pre_aadderLeft_apulseG_ai9 Y )  ;
   - pre.adderLeft.pulseG.i3.Y ( pre_aadderLeft_apulseG_ai4 A )  ( pre_aadderLeft_apulseG_ai3 Y )  ;
   - pre.adderLeft.pulseG.i4.Y ( pre_aadderLeft_apulseG_ai4 Y )  ( pre_aadderLeft_apulseG_ai5 A )  ;
   - pre.adderLeft.pulseG.i6.Y ( pre_aadderLeft_apulseG_ai7 A )  ( pre_aadderLeft_apulseG_ai6 Y )  ;
   - pre.adderLeft.pulseG.i5.Y ( pre_aadderLeft_apulseG_ai6 A )  ( pre_aadderLeft_apulseG_ai5 Y )  ;
   - pre.adderLeft.pulseG.i2.Y ( pre_aadderLeft_apulseG_ai3 A )  ( pre_aadderLeft_apulseG_ai2 Y )  ;
   - pre.adderLeft.pulseG.i1.Y ( pre_aadderLeft_apulseG_ai2 A )  ( pre_aadderLeft_apulseG_ai1 Y )  ;
   - pre.adderLeft.add[0]._YC ( pre_aadderLeft_aadd_50_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_50_6_acx0 out )  ( pre_aadderLeft_aadd_50_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[0]._YS ( pre_aadderLeft_aadd_50_6_acx2 out )  ( pre_aadderLeft_aadd_50_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[1]._YC ( pre_aadderLeft_aadd_51_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_51_6_acx0 out )  ( pre_aadderLeft_aadd_51_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[1]._YS ( pre_aadderLeft_aadd_51_6_acx2 out )  ( pre_aadderLeft_aadd_51_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[2]._YC ( pre_aadderLeft_aadd_52_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_52_6_acx0 out )  ( pre_aadderLeft_aadd_52_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[2]._YS ( pre_aadderLeft_aadd_52_6_acx2 out )  ( pre_aadderLeft_aadd_52_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[3]._YC ( pre_aadderLeft_aadd_53_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_53_6_acx0 out )  ( pre_aadderLeft_aadd_53_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[3]._YS ( pre_aadderLeft_aadd_53_6_acx2 out )  ( pre_aadderLeft_aadd_53_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[4]._YC ( pre_aadderLeft_aadd_54_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_54_6_acx0 out )  ( pre_aadderLeft_aadd_54_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[4]._YS ( pre_aadderLeft_aadd_54_6_acx2 out )  ( pre_aadderLeft_aadd_54_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[5]._YC ( pre_aadderLeft_aadd_55_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_55_6_acx0 out )  ( pre_aadderLeft_aadd_55_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[5]._YS ( pre_aadderLeft_aadd_55_6_acx2 out )  ( pre_aadderLeft_aadd_55_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[6]._YC ( pre_aadderLeft_aadd_56_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_56_6_acx0 out )  ( pre_aadderLeft_aadd_56_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[6]._YS ( pre_aadderLeft_aadd_56_6_acx2 out )  ( pre_aadderLeft_aadd_56_6_acx3 in_50_6 )  ;
   - pre.adderLeft.add[7]._YC ( pre_aadderLeft_aadd_57_6_acx2 in_53_6 )  ( pre_aadderLeft_aadd_57_6_acx0 out )  ( pre_aadderLeft_aadd_57_6_acx1 in_50_6 )  ;
   - pre.adderLeft.add[7]._YS ( pre_aadderLeft_aadd_57_6_acx2 out )  ( pre_aadderLeft_aadd_57_6_acx3 in_50_6 )  ;
   - pre.adderLeft.delay1.cx5.out ( pre_aadderLeft_adelay1_acx6 in_50_6 )  ( pre_aadderLeft_adelay1_acx5 out )  ;
   - pre.adderLeft.delay1.cx6.out ( pre_aadderLeft_adelay1_acx6 out )  ( pre_aadderLeft_adelay1_acx7 in_50_6 )  ;
   - pre.adderLeft.delay1.cx0.out ( pre_aadderLeft_adelay1_acx0 out )  ( pre_aadderLeft_adelay1_acx1 in_50_6 )  ;
   - pre.adderLeft.delay1.cx1.out ( pre_aadderLeft_adelay1_acx2 in_50_6 )  ( pre_aadderLeft_adelay1_acx1 out )  ;
   - pre.adderLeft.delay1.cx2.out ( pre_aadderLeft_adelay1_acx2 out )  ( pre_aadderLeft_adelay1_acx3 in_50_6 )  ;
   - pre.adderLeft.delay1.cx3.out ( pre_aadderLeft_adelay1_acx4 in_50_6 )  ( pre_aadderLeft_adelay1_acx3 out )  ;
   - pre.adderLeft.delay1.cx4.out ( pre_aadderLeft_adelay1_acx4 out )  ( pre_aadderLeft_adelay1_acx5 in_50_6 )  ;
   - pre.merge.data[0] ( pre_amerge_amux_50_6 Y )  ( pre_amerge_al_50_6 D )  ;
   - pre.merge.data[1] ( pre_amerge_amux_51_6 Y )  ( pre_amerge_al_51_6 D )  ;
   - pre.merge.data[2] ( pre_amerge_amux_52_6 Y )  ( pre_amerge_al_52_6 D )  ;
   - pre.merge.data[3] ( pre_amerge_amux_53_6 Y )  ( pre_amerge_al_53_6 D )  ;
   - pre.merge.data[4] ( pre_amerge_amux_54_6 Y )  ( pre_amerge_al_54_6 D )  ;
   - pre.merge.data[5] ( pre_amerge_amux_55_6 Y )  ( pre_amerge_al_55_6 D )  ;
   - pre.merge.data[6] ( pre_amerge_amux_56_6 Y )  ( pre_amerge_al_56_6 D )  ;
   - pre.merge.data[7] ( pre_amerge_amux_57_6 Y )  ( pre_amerge_al_57_6 D )  ;
   - pre.merge.tmpRr ( pre_amerge_adelay2_acx7 out )  ( pre_amerge_adelay3_acx0 in_50_6 )  ;
   - pre.merge.pulse ( pre_amerge_apulseG_aand Y )  ( pre_amerge_al_50_6 CLK )  ( pre_amerge_al_51_6 CLK ) 
 ( pre_amerge_al_52_6 CLK )  ( pre_amerge_al_53_6 CLK )  ( pre_amerge_al_54_6 CLK )  ( pre_amerge_al_55_6 CLK ) 
 ( pre_amerge_al_56_6 CLK )  ( pre_amerge_al_57_6 CLK )  ;
   - pre.merge.inv_Rd3.A ( pre_amerge_ainv__Rd3 A )  ( pre_amerge_al_52_6 Q )  ;
   - pre.merge.inv_Rd1.A ( pre_amerge_al_50_6 Q )  ( pre_amerge_ainv__Rd1 A )  ;
   - pre.merge.inv_Rd2.A ( pre_amerge_al_51_6 Q )  ( pre_amerge_ainv__Rd2 A )  ;
   - pre.merge.inv_Rd4.A ( pre_amerge_al_53_6 Q )  ( pre_amerge_ainv__Rd4 A )  ;
   - pre.merge.inv_Rd5.A ( pre_amerge_al_54_6 Q )  ( pre_amerge_ainv__Rd5 A )  ;
   - pre.merge.inv_Rd6.A ( pre_amerge_al_55_6 Q )  ( pre_amerge_ainv__Rd6 A )  ;
   - pre.merge.inv_Rd7.A ( pre_amerge_al_56_6 Q )  ( pre_amerge_ainv__Rd7 A )  ;
   - pre.merge.inv_Rd8.A ( pre_amerge_al_57_6 Q )  ( pre_amerge_ainv__Rd8 A )  ;
   - pre.merge.tmp[0] ( pre_amerge_aor__L1 B )  ( pre_amerge_ainv__L1 Y )  ;
   - pre.merge.or_L1.Y ( pre_amerge_aor__L1 Y )  ( pre_amerge_acelem1_acx0 in_50_6 )  ;
   - pre.merge.tmp[3] ( pre_amerge_aor__Cf B )  ( pre_amerge_ainv__Cf Y )  ;
   - pre.merge.or_Cf.Y ( pre_amerge_aor__Cf Y )  ( pre_amerge_acelem2_acx0 in_51_6 )  ;
   - pre.merge.CdInv ( pre_amerge_aand2 A )  ( pre_amerge_ainv1__Cd Y )  ;
   - pre.merge.Crbuff ( pre_amerge_aand2 B )  ( pre_amerge_adelay1_acx7 out )  ( pre_amerge_aand1 B )  ;
   - pre.merge.tmpCf ( pre_amerge_aand2 Y )  ( pre_amerge_ainv__Cf A )  ;
   - pre.merge.tmp_Ra ( pre_amerge_anor__Ra Y )  ( pre_amerge_ainv__Ra A )  ;
   - pre.merge.tmp[1] ( pre_amerge_ainv__L2 Y )  ( pre_amerge_aor__L2 B )  ;
   - pre.merge.or_L2.Y ( pre_amerge_aor__L2 Y )  ( pre_amerge_acelem2_acx0 in_50_6 )  ;
   - pre.merge.inv_Ra.Y ( pre_amerge_ainv__Ra Y )  ( pre_amerge_acelem1_acx0 in_52_6 )  ( pre_amerge_acelem2_acx0 in_52_6 )  ;
   - pre.merge.tmp[2] ( pre_amerge_aor__Ct B )  ( pre_amerge_ainv__Ct Y )  ;
   - pre.merge.or_Ct.Y ( pre_amerge_aor__Ct Y )  ( pre_amerge_acelem1_acx0 in_51_6 )  ;
   - pre.merge.tmpCt ( pre_amerge_ainv__Ct A )  ( pre_amerge_aand1 Y )  ;
   - pre.merge.delay2.cx5.out ( pre_amerge_adelay2_acx6 in_50_6 )  ( pre_amerge_adelay2_acx5 out )  ;
   - pre.merge.delay2.cx6.out ( pre_amerge_adelay2_acx6 out )  ( pre_amerge_adelay2_acx7 in_50_6 )  ;
   - pre.merge.delay2.cx0.out ( pre_amerge_adelay2_acx0 out )  ( pre_amerge_adelay2_acx1 in_50_6 )  ;
   - pre.merge.delay2.cx1.out ( pre_amerge_adelay2_acx2 in_50_6 )  ( pre_amerge_adelay2_acx1 out )  ;
   - pre.merge.delay2.cx2.out ( pre_amerge_adelay2_acx2 out )  ( pre_amerge_adelay2_acx3 in_50_6 )  ;
   - pre.merge.delay2.cx3.out ( pre_amerge_adelay2_acx4 in_50_6 )  ( pre_amerge_adelay2_acx3 out )  ;
   - pre.merge.delay2.cx4.out ( pre_amerge_adelay2_acx4 out )  ( pre_amerge_adelay2_acx5 in_50_6 )  ;
   - pre.merge.pulseG.i7.Y ( pre_amerge_apulseG_ai8 A )  ( pre_amerge_apulseG_ai7 Y )  ;
   - pre.merge.pulseG.i8.Y ( pre_amerge_apulseG_ai8 Y )  ( pre_amerge_apulseG_ai9 A )  ;
   - pre.merge.pulseG.sig_inv ( pre_amerge_apulseG_ai Y )  ( pre_amerge_apulseG_anor B )  ;
   - pre.merge.pulseG.sgn ( pre_amerge_apulseG_aand A )  ( pre_amerge_apulseG_anor Y )  ( pre_amerge_apulseG_ai1 A )  ;
   - pre.merge.pulseG.i9.Y ( pre_amerge_apulseG_aand B )  ( pre_amerge_apulseG_ai9 Y )  ;
   - pre.merge.pulseG.i3.Y ( pre_amerge_apulseG_ai4 A )  ( pre_amerge_apulseG_ai3 Y )  ;
   - pre.merge.pulseG.i4.Y ( pre_amerge_apulseG_ai4 Y )  ( pre_amerge_apulseG_ai5 A )  ;
   - pre.merge.pulseG.i6.Y ( pre_amerge_apulseG_ai7 A )  ( pre_amerge_apulseG_ai6 Y )  ;
   - pre.merge.pulseG.i5.Y ( pre_amerge_apulseG_ai6 A )  ( pre_amerge_apulseG_ai5 Y )  ;
   - pre.merge.pulseG.i2.Y ( pre_amerge_apulseG_ai3 A )  ( pre_amerge_apulseG_ai2 Y )  ;
   - pre.merge.pulseG.i1.Y ( pre_amerge_apulseG_ai2 A )  ( pre_amerge_apulseG_ai1 Y )  ;
   - pre.merge.delay3.cx5.out ( pre_amerge_adelay3_acx6 in_50_6 )  ( pre_amerge_adelay3_acx5 out )  ;
   - pre.merge.delay3.cx6.out ( pre_amerge_adelay3_acx6 out )  ( pre_amerge_adelay3_acx7 in_50_6 )  ;
   - pre.merge.delay3.cx0.out ( pre_amerge_adelay3_acx0 out )  ( pre_amerge_adelay3_acx1 in_50_6 )  ;
   - pre.merge.delay3.cx1.out ( pre_amerge_adelay3_acx2 in_50_6 )  ( pre_amerge_adelay3_acx1 out )  ;
   - pre.merge.delay3.cx2.out ( pre_amerge_adelay3_acx2 out )  ( pre_amerge_adelay3_acx3 in_50_6 )  ;
   - pre.merge.delay3.cx3.out ( pre_amerge_adelay3_acx4 in_50_6 )  ( pre_amerge_adelay3_acx3 out )  ;
   - pre.merge.delay3.cx4.out ( pre_amerge_adelay3_acx4 out )  ( pre_amerge_adelay3_acx5 in_50_6 )  ;
   - pre.merge.delay1.cx5.out ( pre_amerge_adelay1_acx6 in_50_6 )  ( pre_amerge_adelay1_acx5 out )  ;
   - pre.merge.delay1.cx6.out ( pre_amerge_adelay1_acx6 out )  ( pre_amerge_adelay1_acx7 in_50_6 )  ;
   - pre.merge.delay1.cx0.out ( pre_amerge_adelay1_acx0 out )  ( pre_amerge_adelay1_acx1 in_50_6 )  ;
   - pre.merge.delay1.cx1.out ( pre_amerge_adelay1_acx2 in_50_6 )  ( pre_amerge_adelay1_acx1 out )  ;
   - pre.merge.delay1.cx2.out ( pre_amerge_adelay1_acx2 out )  ( pre_amerge_adelay1_acx3 in_50_6 )  ;
   - pre.merge.delay1.cx3.out ( pre_amerge_adelay1_acx4 in_50_6 )  ( pre_amerge_adelay1_acx3 out )  ;
   - pre.merge.delay1.cx4.out ( pre_amerge_adelay1_acx4 out )  ( pre_amerge_adelay1_acx5 in_50_6 )  ;
   - pre.split.tmpRr ( pre_asplit_adelay2_acx0 in_50_6 )  ( pre_asplit_adelay1_acx7 out )  ;
   - pre.split.outRequest ( pre_asplit_adelay2_acx7 out )  ( pre_asplit_aand2 A )  ( pre_asplit_aand1 A )  ;
   - pre.split.pulse ( pre_asplit_apulseG_aand Y )  ( pre_asplit_acontrolLatch CLK )  ( pre_asplit_al_50_6 CLK ) 
 ( pre_asplit_al_51_6 CLK )  ( pre_asplit_al_52_6 CLK )  ( pre_asplit_al_53_6 CLK )  ( pre_asplit_al_54_6 CLK ) 
 ( pre_asplit_al_55_6 CLK )  ( pre_asplit_al_56_6 CLK )  ( pre_asplit_al_57_6 CLK )  ;
   - pre.split.tmp ( pre_asplit_ainv__r A )  ( pre_asplit_anor__R Y )  ;
   - pre.split.inv_r.Y ( pre_asplit_ainv__r Y )  ( pre_asplit_acelem_acx0 in_52_6 )  ;
   - pre.split.LrTemp ( pre_asplit_ainv__l Y )  ( pre_asplit_aor1 B )  ;
   - pre.split.or1.Y ( pre_asplit_aor1 Y )  ( pre_asplit_acelem_acx0 in_50_6 )  ;
   - pre.split.controlOut ( pre_asplit_ainv__ctr A )  ( pre_asplit_acontrolLatch Q )  ( pre_asplit_aand1 B )  ;
   - pre.split.ctrlOut_inv ( pre_asplit_ainv__ctr Y )  ( pre_asplit_aand2 B )  ;
   - pre.split.RaTemp ( pre_asplit_anor__R B )  ( pre_asplit_aor Y )  ;
   - pre.split.CrTemp ( pre_asplit_aor2 B )  ( pre_asplit_ainv__c Y )  ;
   - pre.split.or2.Y ( pre_asplit_aor2 Y )  ( pre_asplit_acelem_acx0 in_51_6 )  ;
   - pre.split.delay2.cx5.out ( pre_asplit_adelay2_acx6 in_50_6 )  ( pre_asplit_adelay2_acx5 out )  ;
   - pre.split.delay2.cx6.out ( pre_asplit_adelay2_acx6 out )  ( pre_asplit_adelay2_acx7 in_50_6 )  ;
   - pre.split.delay2.cx0.out ( pre_asplit_adelay2_acx0 out )  ( pre_asplit_adelay2_acx1 in_50_6 )  ;
   - pre.split.delay2.cx1.out ( pre_asplit_adelay2_acx2 in_50_6 )  ( pre_asplit_adelay2_acx1 out )  ;
   - pre.split.delay2.cx2.out ( pre_asplit_adelay2_acx2 out )  ( pre_asplit_adelay2_acx3 in_50_6 )  ;
   - pre.split.delay2.cx3.out ( pre_asplit_adelay2_acx4 in_50_6 )  ( pre_asplit_adelay2_acx3 out )  ;
   - pre.split.delay2.cx4.out ( pre_asplit_adelay2_acx4 out )  ( pre_asplit_adelay2_acx5 in_50_6 )  ;
   - pre.split.pulseG.i7.Y ( pre_asplit_apulseG_ai8 A )  ( pre_asplit_apulseG_ai7 Y )  ;
   - pre.split.pulseG.i8.Y ( pre_asplit_apulseG_ai8 Y )  ( pre_asplit_apulseG_ai9 A )  ;
   - pre.split.pulseG.sig_inv ( pre_asplit_apulseG_ai Y )  ( pre_asplit_apulseG_anor B )  ;
   - pre.split.pulseG.sgn ( pre_asplit_apulseG_aand A )  ( pre_asplit_apulseG_anor Y )  ( pre_asplit_apulseG_ai1 A )  ;
   - pre.split.pulseG.i9.Y ( pre_asplit_apulseG_aand B )  ( pre_asplit_apulseG_ai9 Y )  ;
   - pre.split.pulseG.i3.Y ( pre_asplit_apulseG_ai4 A )  ( pre_asplit_apulseG_ai3 Y )  ;
   - pre.split.pulseG.i4.Y ( pre_asplit_apulseG_ai4 Y )  ( pre_asplit_apulseG_ai5 A )  ;
   - pre.split.pulseG.i6.Y ( pre_asplit_apulseG_ai7 A )  ( pre_asplit_apulseG_ai6 Y )  ;
   - pre.split.pulseG.i5.Y ( pre_asplit_apulseG_ai6 A )  ( pre_asplit_apulseG_ai5 Y )  ;
   - pre.split.pulseG.i2.Y ( pre_asplit_apulseG_ai3 A )  ( pre_asplit_apulseG_ai2 Y )  ;
   - pre.split.pulseG.i1.Y ( pre_asplit_apulseG_ai2 A )  ( pre_asplit_apulseG_ai1 Y )  ;
   - pre.split.delay1.cx5.out ( pre_asplit_adelay1_acx6 in_50_6 )  ( pre_asplit_adelay1_acx5 out )  ;
   - pre.split.delay1.cx6.out ( pre_asplit_adelay1_acx6 out )  ( pre_asplit_adelay1_acx7 in_50_6 )  ;
   - pre.split.delay1.cx0.out ( pre_asplit_adelay1_acx0 out )  ( pre_asplit_adelay1_acx1 in_50_6 )  ;
   - pre.split.delay1.cx1.out ( pre_asplit_adelay1_acx2 in_50_6 )  ( pre_asplit_adelay1_acx1 out )  ;
   - pre.split.delay1.cx2.out ( pre_asplit_adelay1_acx2 out )  ( pre_asplit_adelay1_acx3 in_50_6 )  ;
   - pre.split.delay1.cx3.out ( pre_asplit_adelay1_acx4 in_50_6 )  ( pre_asplit_adelay1_acx3 out )  ;
   - pre.split.delay1.cx4.out ( pre_asplit_adelay1_acx4 out )  ( pre_asplit_adelay1_acx5 in_50_6 )  ;
   - pre.cp1.pulse ( pre_acp1_apulseG_aand Y )  ( pre_acp1_al_50_6 CLK )  ;
   - pre.cp1.tmp[0] ( pre_acp1_aor__1 B )  ( pre_acp1_ainv__3 Y )  ;
   - pre.cp1.or_1.Y ( pre_acp1_aor__1 Y )  ( pre_acp1_acelem_acx0 in_50_6 )  ;
   - pre.cp1.tmp[1] ( pre_acp1_ainv__1 A )  ( pre_acp1_anor__2 Y )  ;
   - pre.cp1.inv_1.Y ( pre_acp1_ainv__1 Y )  ( pre_acp1_acelem_acx0 in_51_6 )  ;
   - pre.cp1.tmp[2] ( pre_acp1_ainv__2 A )  ( pre_acp1_anor__3 Y )  ;
   - pre.cp1.inv_2.Y ( pre_acp1_ainv__2 Y )  ( pre_acp1_acelem_acx0 in_52_6 )  ;
   - pre.cp1.pulseG.i7.Y ( pre_acp1_apulseG_ai8 A )  ( pre_acp1_apulseG_ai7 Y )  ;
   - pre.cp1.pulseG.i8.Y ( pre_acp1_apulseG_ai8 Y )  ( pre_acp1_apulseG_ai9 A )  ;
   - pre.cp1.pulseG.sig_inv ( pre_acp1_apulseG_ai Y )  ( pre_acp1_apulseG_anor B )  ;
   - pre.cp1.pulseG.sgn ( pre_acp1_apulseG_aand A )  ( pre_acp1_apulseG_anor Y )  ( pre_acp1_apulseG_ai1 A )  ;
   - pre.cp1.pulseG.i9.Y ( pre_acp1_apulseG_aand B )  ( pre_acp1_apulseG_ai9 Y )  ;
   - pre.cp1.pulseG.i3.Y ( pre_acp1_apulseG_ai4 A )  ( pre_acp1_apulseG_ai3 Y )  ;
   - pre.cp1.pulseG.i4.Y ( pre_acp1_apulseG_ai4 Y )  ( pre_acp1_apulseG_ai5 A )  ;
   - pre.cp1.pulseG.i6.Y ( pre_acp1_apulseG_ai7 A )  ( pre_acp1_apulseG_ai6 Y )  ;
   - pre.cp1.pulseG.i5.Y ( pre_acp1_apulseG_ai6 A )  ( pre_acp1_apulseG_ai5 Y )  ;
   - pre.cp1.pulseG.i2.Y ( pre_acp1_apulseG_ai3 A )  ( pre_acp1_apulseG_ai2 Y )  ;
   - pre.cp1.pulseG.i1.Y ( pre_acp1_apulseG_ai2 A )  ( pre_acp1_apulseG_ai1 Y )  ;
   - pre.cp1.delay1.cx5.out ( pre_acp1_adelay1_acx6 in_50_6 )  ( pre_acp1_adelay1_acx5 out )  ;
   - pre.cp1.delay1.cx6.out ( pre_acp1_adelay1_acx6 out )  ( pre_acp1_adelay1_acx7 in_50_6 )  ;
   - pre.cp1.delay1.cx0.out ( pre_acp1_adelay1_acx0 out )  ( pre_acp1_adelay1_acx1 in_50_6 )  ;
   - pre.cp1.delay1.cx1.out ( pre_acp1_adelay1_acx2 in_50_6 )  ( pre_acp1_adelay1_acx1 out )  ;
   - pre.cp1.delay1.cx2.out ( pre_acp1_adelay1_acx2 out )  ( pre_acp1_adelay1_acx3 in_50_6 )  ;
   - pre.cp1.delay1.cx3.out ( pre_acp1_adelay1_acx4 in_50_6 )  ( pre_acp1_adelay1_acx3 out )  ;
   - pre.cp1.delay1.cx4.out ( pre_acp1_adelay1_acx4 out )  ( pre_acp1_adelay1_acx5 in_50_6 )  ;
   - pre.adderRight.tmp_Rr ( pre_aadderRight_adelay2_acx0 in_50_6 )  ( pre_aadderRight_adelay1_acx7 out )  ;
   - pre.adderRight.tmp_Ra ( pre_aadderRight_ainv__r A )  ( pre_aadderRight_anor Y )  ;
   - pre.adderRight.inv_r.Y ( pre_aadderRight_ainv__r Y )  ( pre_aadderRight_acelem_acx0 in_52_6 )  ;
   - pre.adderRight.tmp[1] ( pre_aadderRight_ainv__l2 Y )  ( pre_aadderRight_aor__l2 B )  ;
   - pre.adderRight.pulse ( pre_aadderRight_apulseG_aand Y )  ( pre_aadderRight_al1_50_6 CLK )  ( pre_aadderRight_al1_51_6 CLK ) 
 ( pre_aadderRight_al1_52_6 CLK )  ( pre_aadderRight_al1_53_6 CLK )  ( pre_aadderRight_al1_54_6 CLK )  ( pre_aadderRight_al1_55_6 CLK ) 
 ( pre_aadderRight_al1_56_6 CLK )  ( pre_aadderRight_al1_57_6 CLK )  ( pre_aadderRight_al2_50_6 CLK )  ( pre_aadderRight_al2_51_6 CLK ) 
 ( pre_aadderRight_al2_52_6 CLK )  ( pre_aadderRight_al2_53_6 CLK )  ( pre_aadderRight_al2_54_6 CLK )  ( pre_aadderRight_al2_55_6 CLK ) 
 ( pre_aadderRight_al2_56_6 CLK )  ( pre_aadderRight_al2_57_6 CLK )  ;
   - pre.adderRight.in1[0] ( pre_aadderRight_aadd_50_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_50_6_acx0 in_50_6 )  ( pre_aadderRight_al1_50_6 Q )  ;
   - pre.adderRight.in2[0] ( pre_aadderRight_aadd_50_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_50_6_acx0 in_51_6 )  ( pre_aadderRight_al2_50_6 Q )  ;
   - pre.adderRight.cin0 ( pre_aadderRight_aadd_50_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_50_6_acx0 in_52_6 )  ( pre_aadderRight_atoGND Y )  ;
   - pre.adderRight.cout[0] ( pre_aadderRight_aadd_50_6_acx1 out )  ( pre_aadderRight_aadd_51_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_51_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[1] ( pre_aadderRight_aadd_51_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_51_6_acx0 in_50_6 )  ( pre_aadderRight_al1_51_6 Q )  ;
   - pre.adderRight.in2[1] ( pre_aadderRight_aadd_51_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_51_6_acx0 in_51_6 )  ( pre_aadderRight_al2_51_6 Q )  ;
   - pre.adderRight.cout[1] ( pre_aadderRight_aadd_51_6_acx1 out )  ( pre_aadderRight_aadd_52_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_52_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[2] ( pre_aadderRight_aadd_52_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_52_6_acx0 in_50_6 )  ( pre_aadderRight_al1_52_6 Q )  ;
   - pre.adderRight.in2[2] ( pre_aadderRight_aadd_52_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_52_6_acx0 in_51_6 )  ( pre_aadderRight_al2_52_6 Q )  ;
   - pre.adderRight.cout[2] ( pre_aadderRight_aadd_52_6_acx1 out )  ( pre_aadderRight_aadd_53_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_53_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[3] ( pre_aadderRight_aadd_53_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_53_6_acx0 in_50_6 )  ( pre_aadderRight_al1_53_6 Q )  ;
   - pre.adderRight.in2[3] ( pre_aadderRight_aadd_53_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_53_6_acx0 in_51_6 )  ( pre_aadderRight_al2_53_6 Q )  ;
   - pre.adderRight.cout[3] ( pre_aadderRight_aadd_53_6_acx1 out )  ( pre_aadderRight_aadd_54_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_54_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[4] ( pre_aadderRight_aadd_54_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_54_6_acx0 in_50_6 )  ( pre_aadderRight_al1_54_6 Q )  ;
   - pre.adderRight.in2[4] ( pre_aadderRight_aadd_54_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_54_6_acx0 in_51_6 )  ( pre_aadderRight_al2_54_6 Q )  ;
   - pre.adderRight.cout[4] ( pre_aadderRight_aadd_54_6_acx1 out )  ( pre_aadderRight_aadd_55_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_55_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[5] ( pre_aadderRight_aadd_55_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_55_6_acx0 in_50_6 )  ( pre_aadderRight_al1_55_6 Q )  ;
   - pre.adderRight.in2[5] ( pre_aadderRight_aadd_55_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_55_6_acx0 in_51_6 )  ( pre_aadderRight_al2_55_6 Q )  ;
   - pre.adderRight.cout[5] ( pre_aadderRight_aadd_55_6_acx1 out )  ( pre_aadderRight_aadd_56_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_56_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[6] ( pre_aadderRight_aadd_56_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_56_6_acx0 in_50_6 )  ( pre_aadderRight_al1_56_6 Q )  ;
   - pre.adderRight.in2[6] ( pre_aadderRight_aadd_56_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_56_6_acx0 in_51_6 )  ( pre_aadderRight_al2_56_6 Q )  ;
   - pre.adderRight.cout[6] ( pre_aadderRight_aadd_56_6_acx1 out )  ( pre_aadderRight_aadd_57_6_acx2 in_52_6 )  ( pre_aadderRight_aadd_57_6_acx0 in_52_6 )  ;
   - pre.adderRight.in1[7] ( pre_aadderRight_aadd_57_6_acx2 in_50_6 )  ( pre_aadderRight_aadd_57_6_acx0 in_50_6 )  ( pre_aadderRight_al1_57_6 Q )  ;
   - pre.adderRight.in2[7] ( pre_aadderRight_aadd_57_6_acx2 in_51_6 )  ( pre_aadderRight_aadd_57_6_acx0 in_51_6 )  ( pre_aadderRight_al2_57_6 Q )  ;
   - pre.adderRight.cout[7] ( pre_aadderRight_aadd_57_6_acx1 out )  ;
   - pre.adderRight.tmp[0] ( pre_aadderRight_ainv__l1 Y )  ( pre_aadderRight_aor__l1 B )  ;
   - pre.adderRight.or_l1.Y ( pre_aadderRight_aor__l1 Y )  ( pre_aadderRight_acelem_acx0 in_50_6 )  ;
   - pre.adderRight.or_l2.Y ( pre_aadderRight_aor__l2 Y )  ( pre_aadderRight_acelem_acx0 in_51_6 )  ;
   - pre.adderRight.delay2.cx5.out ( pre_aadderRight_adelay2_acx6 in_50_6 )  ( pre_aadderRight_adelay2_acx5 out )  ;
   - pre.adderRight.delay2.cx6.out ( pre_aadderRight_adelay2_acx6 out )  ( pre_aadderRight_adelay2_acx7 in_50_6 )  ;
   - pre.adderRight.delay2.cx0.out ( pre_aadderRight_adelay2_acx0 out )  ( pre_aadderRight_adelay2_acx1 in_50_6 )  ;
   - pre.adderRight.delay2.cx1.out ( pre_aadderRight_adelay2_acx2 in_50_6 )  ( pre_aadderRight_adelay2_acx1 out )  ;
   - pre.adderRight.delay2.cx2.out ( pre_aadderRight_adelay2_acx2 out )  ( pre_aadderRight_adelay2_acx3 in_50_6 )  ;
   - pre.adderRight.delay2.cx3.out ( pre_aadderRight_adelay2_acx4 in_50_6 )  ( pre_aadderRight_adelay2_acx3 out )  ;
   - pre.adderRight.delay2.cx4.out ( pre_aadderRight_adelay2_acx4 out )  ( pre_aadderRight_adelay2_acx5 in_50_6 )  ;
   - pre.adderRight.pulseG.i7.Y ( pre_aadderRight_apulseG_ai8 A )  ( pre_aadderRight_apulseG_ai7 Y )  ;
   - pre.adderRight.pulseG.i8.Y ( pre_aadderRight_apulseG_ai8 Y )  ( pre_aadderRight_apulseG_ai9 A )  ;
   - pre.adderRight.pulseG.sig_inv ( pre_aadderRight_apulseG_ai Y )  ( pre_aadderRight_apulseG_anor B )  ;
   - pre.adderRight.pulseG.sgn ( pre_aadderRight_apulseG_aand A )  ( pre_aadderRight_apulseG_anor Y )  ( pre_aadderRight_apulseG_ai1 A )  ;
   - pre.adderRight.pulseG.i9.Y ( pre_aadderRight_apulseG_aand B )  ( pre_aadderRight_apulseG_ai9 Y )  ;
   - pre.adderRight.pulseG.i3.Y ( pre_aadderRight_apulseG_ai4 A )  ( pre_aadderRight_apulseG_ai3 Y )  ;
   - pre.adderRight.pulseG.i4.Y ( pre_aadderRight_apulseG_ai4 Y )  ( pre_aadderRight_apulseG_ai5 A )  ;
   - pre.adderRight.pulseG.i6.Y ( pre_aadderRight_apulseG_ai7 A )  ( pre_aadderRight_apulseG_ai6 Y )  ;
   - pre.adderRight.pulseG.i5.Y ( pre_aadderRight_apulseG_ai6 A )  ( pre_aadderRight_apulseG_ai5 Y )  ;
   - pre.adderRight.pulseG.i2.Y ( pre_aadderRight_apulseG_ai3 A )  ( pre_aadderRight_apulseG_ai2 Y )  ;
   - pre.adderRight.pulseG.i1.Y ( pre_aadderRight_apulseG_ai2 A )  ( pre_aadderRight_apulseG_ai1 Y )  ;
   - pre.adderRight.add[0]._YC ( pre_aadderRight_aadd_50_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_50_6_acx0 out )  ( pre_aadderRight_aadd_50_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[0]._YS ( pre_aadderRight_aadd_50_6_acx2 out )  ( pre_aadderRight_aadd_50_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[1]._YC ( pre_aadderRight_aadd_51_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_51_6_acx0 out )  ( pre_aadderRight_aadd_51_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[1]._YS ( pre_aadderRight_aadd_51_6_acx2 out )  ( pre_aadderRight_aadd_51_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[2]._YC ( pre_aadderRight_aadd_52_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_52_6_acx0 out )  ( pre_aadderRight_aadd_52_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[2]._YS ( pre_aadderRight_aadd_52_6_acx2 out )  ( pre_aadderRight_aadd_52_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[3]._YC ( pre_aadderRight_aadd_53_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_53_6_acx0 out )  ( pre_aadderRight_aadd_53_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[3]._YS ( pre_aadderRight_aadd_53_6_acx2 out )  ( pre_aadderRight_aadd_53_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[4]._YC ( pre_aadderRight_aadd_54_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_54_6_acx0 out )  ( pre_aadderRight_aadd_54_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[4]._YS ( pre_aadderRight_aadd_54_6_acx2 out )  ( pre_aadderRight_aadd_54_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[5]._YC ( pre_aadderRight_aadd_55_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_55_6_acx0 out )  ( pre_aadderRight_aadd_55_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[5]._YS ( pre_aadderRight_aadd_55_6_acx2 out )  ( pre_aadderRight_aadd_55_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[6]._YC ( pre_aadderRight_aadd_56_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_56_6_acx0 out )  ( pre_aadderRight_aadd_56_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[6]._YS ( pre_aadderRight_aadd_56_6_acx2 out )  ( pre_aadderRight_aadd_56_6_acx3 in_50_6 )  ;
   - pre.adderRight.add[7]._YC ( pre_aadderRight_aadd_57_6_acx2 in_53_6 )  ( pre_aadderRight_aadd_57_6_acx0 out )  ( pre_aadderRight_aadd_57_6_acx1 in_50_6 )  ;
   - pre.adderRight.add[7]._YS ( pre_aadderRight_aadd_57_6_acx2 out )  ( pre_aadderRight_aadd_57_6_acx3 in_50_6 )  ;
   - pre.adderRight.delay1.cx5.out ( pre_aadderRight_adelay1_acx6 in_50_6 )  ( pre_aadderRight_adelay1_acx5 out )  ;
   - pre.adderRight.delay1.cx6.out ( pre_aadderRight_adelay1_acx6 out )  ( pre_aadderRight_adelay1_acx7 in_50_6 )  ;
   - pre.adderRight.delay1.cx0.out ( pre_aadderRight_adelay1_acx0 out )  ( pre_aadderRight_adelay1_acx1 in_50_6 )  ;
   - pre.adderRight.delay1.cx1.out ( pre_aadderRight_adelay1_acx2 in_50_6 )  ( pre_aadderRight_adelay1_acx1 out )  ;
   - pre.adderRight.delay1.cx2.out ( pre_aadderRight_adelay1_acx2 out )  ( pre_aadderRight_adelay1_acx3 in_50_6 )  ;
   - pre.adderRight.delay1.cx3.out ( pre_aadderRight_adelay1_acx4 in_50_6 )  ( pre_aadderRight_adelay1_acx3 out )  ;
   - pre.adderRight.delay1.cx4.out ( pre_aadderRight_adelay1_acx4 out )  ( pre_aadderRight_adelay1_acx5 in_50_6 )  ;
   - check_lower.neg123.d[0] ( check__lower_asrcNeg123_asetGND0 Y )  ( check__lower_acmp123_al2_50_6 D )  ;
   - check_lower.neg123.d[1] ( check__lower_asrcNeg123_asetGND1 Y )  ( check__lower_acmp123_al2_51_6 D )  ;
   - check_lower.neg123.d[2] ( check__lower_asrcNeg123_asetGND2 Y )  ( check__lower_acmp123_al2_52_6 D )  ;
   - check_lower.neg123.d[3] ( check__lower_asrcNeg123_asetGND3 Y )  ( check__lower_acmp123_al2_53_6 D )  ;
   - check_lower.neg123.d[4] ( check__lower_asrcNeg123_asetGND4 Y )  ( check__lower_acmp123_al2_54_6 D )  ;
   - check_lower.neg123.d[5] ( check__lower_asrcNeg123_asetGND5 Y )  ( check__lower_acmp123_al2_55_6 D )  ;
   - check_lower.neg123.d[6] ( check__lower_asrcNeg123_asetGND6 Y )  ( check__lower_acmp123_al2_56_6 D )  ;
   - check_lower.neg123.d[7] ( check__lower_asrcNeg123_asetGND7 Y )  ( check__lower_acmp123_al2_57_6 D )  ;
   - check_lower.neg123.r ( check__lower_asrcNeg123_anor Y )  ( check__lower_acmp123_ainv__l2 A )  ;
   - check_lower.neg123.a ( check__lower_asrcNeg123_anor B )  ( check__lower_acmp123_apulseG_ai A )  ( check__lower_acmp123_adelay1_acx0 in_50_6 ) 
 ( check__lower_acmp123_acelem_acx0 out )  ( check__lower_acp_anor__3 B )  ;
   - check_lower.invSub97.d[0] ( check__lower_aand_aand A )  ( check__lower_ainv_alatch Q )  ;
   - check_lower.invSub97.r ( check__lower_aand_aelem__c_aa1 B )  ( check__lower_ainv_aelem__c_adelay_acx7 out )  ;
   - check_lower.invSub97.a ( check__lower_aand_apulseG_ai A )  ( check__lower_aand_aelem__c_adelay_acx0 in_50_6 )  ( check__lower_aand_aelem__c_ac1_acx1 out ) 
 ( check__lower_acmp123_anor B )  ( check__lower_ainv_aelem__c_an1 B )  ;
   - check_lower.afterSub123.d[0] ( check__lower_aand_aand B )  ( check__lower_acmp123_aadd_57_6_acx3 out )  ;
   - check_lower.afterSub123.r ( check__lower_aand_aelem__c_aa2 B )  ( check__lower_acmp123_adelay3_acx7 out )  ;
   - check_lower.to97comp.d[0] ( check__lower_acmp97_al1_50_6 D )  ( check__lower_acmp123_al1_50_6 D )  ( check__lower_acp_al_50_6 Q )  ;
   - check_lower.to97comp.d[1] ( check__lower_acmp97_al1_51_6 D )  ( check__lower_acmp123_al1_51_6 D )  ( check__lower_acp_al_51_6 Q )  ;
   - check_lower.to97comp.d[2] ( check__lower_acmp97_al1_52_6 D )  ( check__lower_acmp123_al1_52_6 D )  ( check__lower_acp_al_52_6 Q )  ;
   - check_lower.to97comp.d[3] ( check__lower_acmp97_al1_53_6 D )  ( check__lower_acmp123_al1_53_6 D )  ( check__lower_acp_al_53_6 Q )  ;
   - check_lower.to97comp.d[4] ( check__lower_acmp97_al1_54_6 D )  ( check__lower_acmp123_al1_54_6 D )  ( check__lower_acp_al_54_6 Q )  ;
   - check_lower.to97comp.d[5] ( check__lower_acmp97_al1_55_6 D )  ( check__lower_acmp123_al1_55_6 D )  ( check__lower_acp_al_55_6 Q )  ;
   - check_lower.to97comp.d[6] ( check__lower_acmp97_al1_56_6 D )  ( check__lower_acmp123_al1_56_6 D )  ( check__lower_acp_al_56_6 Q )  ;
   - check_lower.to97comp.d[7] ( check__lower_acmp97_al1_57_6 D )  ( check__lower_acmp123_al1_57_6 D )  ( check__lower_acp_al_57_6 Q )  ;
   - check_lower.to97comp.r ( check__lower_acmp97_ainv__l1 A )  ( check__lower_acmp123_ainv__l1 A )  ( check__lower_acp_adelay1_acx7 out )  ;
   - check_lower.neg97.a ( check__lower_acmp97_apulseG_ai A )  ( check__lower_acmp97_adelay1_acx0 in_50_6 )  ( check__lower_acmp97_acelem_acx0 out ) 
 ( check__lower_asrcNeg97_anor B )  ( check__lower_acp_anor__2 B )  ;
   - check_lower.neg97.d[0] ( check__lower_acmp97_al2_50_6 D )  ( check__lower_asrcNeg97_asetGND0 Y )  ;
   - check_lower.neg97.d[1] ( check__lower_acmp97_al2_51_6 D )  ( check__lower_asrcNeg97_asetGND1 Y )  ;
   - check_lower.neg97.d[2] ( check__lower_acmp97_al2_52_6 D )  ( check__lower_asrcNeg97_asetGND2 Y )  ;
   - check_lower.neg97.d[3] ( check__lower_acmp97_al2_53_6 D )  ( check__lower_asrcNeg97_asetGND3 Y )  ;
   - check_lower.neg97.d[4] ( check__lower_acmp97_al2_54_6 D )  ( check__lower_asrcNeg97_asetGND4 Y )  ;
   - check_lower.neg97.d[5] ( check__lower_acmp97_al2_55_6 D )  ( check__lower_asrcNeg97_asetGND5 Y )  ;
   - check_lower.neg97.d[6] ( check__lower_acmp97_al2_56_6 D )  ( check__lower_asrcNeg97_asetGND6 Y )  ;
   - check_lower.neg97.d[7] ( check__lower_acmp97_al2_57_6 D )  ( check__lower_asrcNeg97_asetGND7 Y )  ;
   - check_lower.neg97.r ( check__lower_acmp97_ainv__l2 A )  ( check__lower_asrcNeg97_anor Y )  ;
   - check_lower.afterSub97.d[0] ( check__lower_acmp97_aadd_57_6_acx3 out )  ( check__lower_ainv_ain A )  ;
   - check_lower.afterSub97.r ( check__lower_acmp97_adelay3_acx7 out )  ( check__lower_ainv_aelem__c_aa1 B )  ;
   - check_lower.afterSub97.a ( check__lower_acmp97_anor B )  ( check__lower_ainv_apulseG_ai A )  ( check__lower_ainv_aelem__c_adelay_acx0 in_50_6 ) 
 ( check__lower_ainv_aelem__c_ac1_acx1 out )  ;
   - check_lower.and.pulse ( check__lower_aand_alatch CLK )  ( check__lower_aand_apulseG_aand Y )  ;
   - check_lower.and.Rd ( check__lower_aand_alatch D )  ( check__lower_aand_aand Y )  ;
   - check_lower.and.pulseG.i7.Y ( check__lower_aand_apulseG_ai8 A )  ( check__lower_aand_apulseG_ai7 Y )  ;
   - check_lower.and.pulseG.i8.Y ( check__lower_aand_apulseG_ai8 Y )  ( check__lower_aand_apulseG_ai9 A )  ;
   - check_lower.and.pulseG.sig_inv ( check__lower_aand_apulseG_ai Y )  ( check__lower_aand_apulseG_anor B )  ;
   - check_lower.and.pulseG.sgn ( check__lower_aand_apulseG_aand A )  ( check__lower_aand_apulseG_anor Y )  ( check__lower_aand_apulseG_ai1 A )  ;
   - check_lower.and.pulseG.i9.Y ( check__lower_aand_apulseG_aand B )  ( check__lower_aand_apulseG_ai9 Y )  ;
   - check_lower.and.pulseG.i3.Y ( check__lower_aand_apulseG_ai4 A )  ( check__lower_aand_apulseG_ai3 Y )  ;
   - check_lower.and.pulseG.i4.Y ( check__lower_aand_apulseG_ai4 Y )  ( check__lower_aand_apulseG_ai5 A )  ;
   - check_lower.and.pulseG.i6.Y ( check__lower_aand_apulseG_ai7 A )  ( check__lower_aand_apulseG_ai6 Y )  ;
   - check_lower.and.pulseG.i5.Y ( check__lower_aand_apulseG_ai6 A )  ( check__lower_aand_apulseG_ai5 Y )  ;
   - check_lower.and.pulseG.i2.Y ( check__lower_aand_apulseG_ai3 A )  ( check__lower_aand_apulseG_ai2 Y )  ;
   - check_lower.and.pulseG.i1.Y ( check__lower_aand_apulseG_ai2 A )  ( check__lower_aand_apulseG_ai1 Y )  ;
   - check_lower.and.elem_c._Reset ( check__lower_aand_aelem__c_aa1 A )  ( check__lower_aand_aelem__c_ai1 Y )  ( check__lower_aand_aelem__c_aa2 A )  ;
   - check_lower.and.elem_c.a1.Y ( check__lower_aand_aelem__c_aa1 Y )  ( check__lower_aand_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_lower.and.elem_c.n1.Y ( check__lower_aand_aelem__c_an1 Y )  ( check__lower_aand_aelem__c_ac1_acx0 in_52_6 )  ;
   - check_lower.and.elem_c.a2.Y ( check__lower_aand_aelem__c_ac1_acx0 in_51_6 )  ( check__lower_aand_aelem__c_aa2 Y )  ;
   - check_lower.and.elem_c.delay.cx5.out ( check__lower_aand_aelem__c_adelay_acx6 in_50_6 )  ( check__lower_aand_aelem__c_adelay_acx5 out )  ;
   - check_lower.and.elem_c.delay.cx6.out ( check__lower_aand_aelem__c_adelay_acx6 out )  ( check__lower_aand_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_lower.and.elem_c.delay.cx0.out ( check__lower_aand_aelem__c_adelay_acx0 out )  ( check__lower_aand_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_lower.and.elem_c.delay.cx1.out ( check__lower_aand_aelem__c_adelay_acx2 in_50_6 )  ( check__lower_aand_aelem__c_adelay_acx1 out )  ;
   - check_lower.and.elem_c.delay.cx2.out ( check__lower_aand_aelem__c_adelay_acx2 out )  ( check__lower_aand_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_lower.and.elem_c.delay.cx3.out ( check__lower_aand_aelem__c_adelay_acx4 in_50_6 )  ( check__lower_aand_aelem__c_adelay_acx3 out )  ;
   - check_lower.and.elem_c.delay.cx4.out ( check__lower_aand_aelem__c_adelay_acx4 out )  ( check__lower_aand_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_lower.and.elem_c.c1.cx0.out ( check__lower_aand_aelem__c_ac1_acx0 out )  ( check__lower_aand_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_lower.cmp97.tmp_Rr1 ( check__lower_acmp97_adelay2_acx0 in_50_6 )  ( check__lower_acmp97_adelay1_acx7 out )  ;
   - check_lower.cmp97.tmp_Rr2 ( check__lower_acmp97_adelay2_acx7 out )  ( check__lower_acmp97_adelay3_acx0 in_50_6 )  ;
   - check_lower.cmp97.tmp_Ra ( check__lower_acmp97_ainv__r A )  ( check__lower_acmp97_anor Y )  ;
   - check_lower.cmp97.inv_r.Y ( check__lower_acmp97_ainv__r Y )  ( check__lower_acmp97_acelem_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp[1] ( check__lower_acmp97_ainv__l2 Y )  ( check__lower_acmp97_aor__l2 B )  ;
   - check_lower.cmp97.pulse ( check__lower_acmp97_apulseG_aand Y )  ( check__lower_acmp97_al1_50_6 CLK )  ( check__lower_acmp97_al1_51_6 CLK ) 
 ( check__lower_acmp97_al1_52_6 CLK )  ( check__lower_acmp97_al1_53_6 CLK )  ( check__lower_acmp97_al1_54_6 CLK )  ( check__lower_acmp97_al1_55_6 CLK ) 
 ( check__lower_acmp97_al1_56_6 CLK )  ( check__lower_acmp97_al1_57_6 CLK )  ( check__lower_acmp97_al2_50_6 CLK )  ( check__lower_acmp97_al2_51_6 CLK ) 
 ( check__lower_acmp97_al2_52_6 CLK )  ( check__lower_acmp97_al2_53_6 CLK )  ( check__lower_acmp97_al2_54_6 CLK )  ( check__lower_acmp97_al2_55_6 CLK ) 
 ( check__lower_acmp97_al2_56_6 CLK )  ( check__lower_acmp97_al2_57_6 CLK )  ;
   - check_lower.cmp97.in1[0] ( check__lower_acmp97_aadd_50_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_50_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_50_6 Q )  ;
   - check_lower.cmp97.in2[0] ( check__lower_acmp97_aadd_50_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_50_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_50_6 Q )  ;
   - check_lower.cmp97.cin0 ( check__lower_acmp97_aadd_50_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_50_6_acx0 in_52_6 )  ( check__lower_acmp97_atoGND Y )  ;
   - check_lower.cmp97.cout[0] ( check__lower_acmp97_aadd_50_6_acx1 out )  ( check__lower_acmp97_aadd_51_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_51_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[0] ( check__lower_acmp97_aadd_50_6_acx3 out )  ;
   - check_lower.cmp97.in1[1] ( check__lower_acmp97_aadd_51_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_51_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_51_6 Q )  ;
   - check_lower.cmp97.in2[1] ( check__lower_acmp97_aadd_51_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_51_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_51_6 Q )  ;
   - check_lower.cmp97.cout[1] ( check__lower_acmp97_aadd_51_6_acx1 out )  ( check__lower_acmp97_aadd_52_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_52_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[1] ( check__lower_acmp97_aadd_51_6_acx3 out )  ;
   - check_lower.cmp97.in1[2] ( check__lower_acmp97_aadd_52_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_52_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_52_6 Q )  ;
   - check_lower.cmp97.in2[2] ( check__lower_acmp97_aadd_52_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_52_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_52_6 Q )  ;
   - check_lower.cmp97.cout[2] ( check__lower_acmp97_aadd_52_6_acx1 out )  ( check__lower_acmp97_aadd_53_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_53_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[2] ( check__lower_acmp97_aadd_52_6_acx3 out )  ;
   - check_lower.cmp97.in1[3] ( check__lower_acmp97_aadd_53_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_53_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_53_6 Q )  ;
   - check_lower.cmp97.in2[3] ( check__lower_acmp97_aadd_53_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_53_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_53_6 Q )  ;
   - check_lower.cmp97.cout[3] ( check__lower_acmp97_aadd_53_6_acx1 out )  ( check__lower_acmp97_aadd_54_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_54_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[3] ( check__lower_acmp97_aadd_53_6_acx3 out )  ;
   - check_lower.cmp97.in1[4] ( check__lower_acmp97_aadd_54_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_54_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_54_6 Q )  ;
   - check_lower.cmp97.in2[4] ( check__lower_acmp97_aadd_54_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_54_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_54_6 Q )  ;
   - check_lower.cmp97.cout[4] ( check__lower_acmp97_aadd_54_6_acx1 out )  ( check__lower_acmp97_aadd_55_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_55_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[4] ( check__lower_acmp97_aadd_54_6_acx3 out )  ;
   - check_lower.cmp97.in1[5] ( check__lower_acmp97_aadd_55_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_55_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_55_6 Q )  ;
   - check_lower.cmp97.in2[5] ( check__lower_acmp97_aadd_55_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_55_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_55_6 Q )  ;
   - check_lower.cmp97.cout[5] ( check__lower_acmp97_aadd_55_6_acx1 out )  ( check__lower_acmp97_aadd_56_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_56_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[5] ( check__lower_acmp97_aadd_55_6_acx3 out )  ;
   - check_lower.cmp97.in1[6] ( check__lower_acmp97_aadd_56_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_56_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_56_6 Q )  ;
   - check_lower.cmp97.in2[6] ( check__lower_acmp97_aadd_56_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_56_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_56_6 Q )  ;
   - check_lower.cmp97.cout[6] ( check__lower_acmp97_aadd_56_6_acx1 out )  ( check__lower_acmp97_aadd_57_6_acx2 in_52_6 )  ( check__lower_acmp97_aadd_57_6_acx0 in_52_6 )  ;
   - check_lower.cmp97.tmp_arr[6] ( check__lower_acmp97_aadd_56_6_acx3 out )  ;
   - check_lower.cmp97.in1[7] ( check__lower_acmp97_aadd_57_6_acx2 in_50_6 )  ( check__lower_acmp97_aadd_57_6_acx0 in_50_6 )  ( check__lower_acmp97_al1_57_6 Q )  ;
   - check_lower.cmp97.in2[7] ( check__lower_acmp97_aadd_57_6_acx2 in_51_6 )  ( check__lower_acmp97_aadd_57_6_acx0 in_51_6 )  ( check__lower_acmp97_al2_57_6 Q )  ;
   - check_lower.cmp97.cout[7] ( check__lower_acmp97_aadd_57_6_acx1 out )  ;
   - check_lower.cmp97.tmp[0] ( check__lower_acmp97_ainv__l1 Y )  ( check__lower_acmp97_aor__l1 B )  ;
   - check_lower.cmp97.or_l1.Y ( check__lower_acmp97_aor__l1 Y )  ( check__lower_acmp97_acelem_acx0 in_50_6 )  ;
   - check_lower.cmp97.or_l2.Y ( check__lower_acmp97_aor__l2 Y )  ( check__lower_acmp97_acelem_acx0 in_51_6 )  ;
   - check_lower.cmp97.delay2.cx5.out ( check__lower_acmp97_adelay2_acx6 in_50_6 )  ( check__lower_acmp97_adelay2_acx5 out )  ;
   - check_lower.cmp97.delay2.cx6.out ( check__lower_acmp97_adelay2_acx6 out )  ( check__lower_acmp97_adelay2_acx7 in_50_6 )  ;
   - check_lower.cmp97.delay2.cx0.out ( check__lower_acmp97_adelay2_acx0 out )  ( check__lower_acmp97_adelay2_acx1 in_50_6 )  ;
   - check_lower.cmp97.delay2.cx1.out ( check__lower_acmp97_adelay2_acx2 in_50_6 )  ( check__lower_acmp97_adelay2_acx1 out )  ;
   - check_lower.cmp97.delay2.cx2.out ( check__lower_acmp97_adelay2_acx2 out )  ( check__lower_acmp97_adelay2_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay2.cx3.out ( check__lower_acmp97_adelay2_acx4 in_50_6 )  ( check__lower_acmp97_adelay2_acx3 out )  ;
   - check_lower.cmp97.delay2.cx4.out ( check__lower_acmp97_adelay2_acx4 out )  ( check__lower_acmp97_adelay2_acx5 in_50_6 )  ;
   - check_lower.cmp97.pulseG.i7.Y ( check__lower_acmp97_apulseG_ai8 A )  ( check__lower_acmp97_apulseG_ai7 Y )  ;
   - check_lower.cmp97.pulseG.i8.Y ( check__lower_acmp97_apulseG_ai8 Y )  ( check__lower_acmp97_apulseG_ai9 A )  ;
   - check_lower.cmp97.pulseG.sig_inv ( check__lower_acmp97_apulseG_ai Y )  ( check__lower_acmp97_apulseG_anor B )  ;
   - check_lower.cmp97.pulseG.sgn ( check__lower_acmp97_apulseG_aand A )  ( check__lower_acmp97_apulseG_anor Y )  ( check__lower_acmp97_apulseG_ai1 A )  ;
   - check_lower.cmp97.pulseG.i9.Y ( check__lower_acmp97_apulseG_aand B )  ( check__lower_acmp97_apulseG_ai9 Y )  ;
   - check_lower.cmp97.pulseG.i3.Y ( check__lower_acmp97_apulseG_ai4 A )  ( check__lower_acmp97_apulseG_ai3 Y )  ;
   - check_lower.cmp97.pulseG.i4.Y ( check__lower_acmp97_apulseG_ai4 Y )  ( check__lower_acmp97_apulseG_ai5 A )  ;
   - check_lower.cmp97.pulseG.i6.Y ( check__lower_acmp97_apulseG_ai7 A )  ( check__lower_acmp97_apulseG_ai6 Y )  ;
   - check_lower.cmp97.pulseG.i5.Y ( check__lower_acmp97_apulseG_ai6 A )  ( check__lower_acmp97_apulseG_ai5 Y )  ;
   - check_lower.cmp97.pulseG.i2.Y ( check__lower_acmp97_apulseG_ai3 A )  ( check__lower_acmp97_apulseG_ai2 Y )  ;
   - check_lower.cmp97.pulseG.i1.Y ( check__lower_acmp97_apulseG_ai2 A )  ( check__lower_acmp97_apulseG_ai1 Y )  ;
   - check_lower.cmp97.add[0]._YC ( check__lower_acmp97_aadd_50_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_50_6_acx0 out )  ( check__lower_acmp97_aadd_50_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[0]._YS ( check__lower_acmp97_aadd_50_6_acx2 out )  ( check__lower_acmp97_aadd_50_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[1]._YC ( check__lower_acmp97_aadd_51_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_51_6_acx0 out )  ( check__lower_acmp97_aadd_51_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[1]._YS ( check__lower_acmp97_aadd_51_6_acx2 out )  ( check__lower_acmp97_aadd_51_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[2]._YC ( check__lower_acmp97_aadd_52_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_52_6_acx0 out )  ( check__lower_acmp97_aadd_52_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[2]._YS ( check__lower_acmp97_aadd_52_6_acx2 out )  ( check__lower_acmp97_aadd_52_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[3]._YC ( check__lower_acmp97_aadd_53_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_53_6_acx0 out )  ( check__lower_acmp97_aadd_53_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[3]._YS ( check__lower_acmp97_aadd_53_6_acx2 out )  ( check__lower_acmp97_aadd_53_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[4]._YC ( check__lower_acmp97_aadd_54_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_54_6_acx0 out )  ( check__lower_acmp97_aadd_54_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[4]._YS ( check__lower_acmp97_aadd_54_6_acx2 out )  ( check__lower_acmp97_aadd_54_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[5]._YC ( check__lower_acmp97_aadd_55_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_55_6_acx0 out )  ( check__lower_acmp97_aadd_55_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[5]._YS ( check__lower_acmp97_aadd_55_6_acx2 out )  ( check__lower_acmp97_aadd_55_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[6]._YC ( check__lower_acmp97_aadd_56_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_56_6_acx0 out )  ( check__lower_acmp97_aadd_56_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[6]._YS ( check__lower_acmp97_aadd_56_6_acx2 out )  ( check__lower_acmp97_aadd_56_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.add[7]._YC ( check__lower_acmp97_aadd_57_6_acx2 in_53_6 )  ( check__lower_acmp97_aadd_57_6_acx0 out )  ( check__lower_acmp97_aadd_57_6_acx1 in_50_6 )  ;
   - check_lower.cmp97.add[7]._YS ( check__lower_acmp97_aadd_57_6_acx2 out )  ( check__lower_acmp97_aadd_57_6_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx5.out ( check__lower_acmp97_adelay3_acx6 in_50_6 )  ( check__lower_acmp97_adelay3_acx5 out )  ;
   - check_lower.cmp97.delay3.cx6.out ( check__lower_acmp97_adelay3_acx6 out )  ( check__lower_acmp97_adelay3_acx7 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx0.out ( check__lower_acmp97_adelay3_acx0 out )  ( check__lower_acmp97_adelay3_acx1 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx1.out ( check__lower_acmp97_adelay3_acx2 in_50_6 )  ( check__lower_acmp97_adelay3_acx1 out )  ;
   - check_lower.cmp97.delay3.cx2.out ( check__lower_acmp97_adelay3_acx2 out )  ( check__lower_acmp97_adelay3_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay3.cx3.out ( check__lower_acmp97_adelay3_acx4 in_50_6 )  ( check__lower_acmp97_adelay3_acx3 out )  ;
   - check_lower.cmp97.delay3.cx4.out ( check__lower_acmp97_adelay3_acx4 out )  ( check__lower_acmp97_adelay3_acx5 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx5.out ( check__lower_acmp97_adelay1_acx6 in_50_6 )  ( check__lower_acmp97_adelay1_acx5 out )  ;
   - check_lower.cmp97.delay1.cx6.out ( check__lower_acmp97_adelay1_acx6 out )  ( check__lower_acmp97_adelay1_acx7 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx0.out ( check__lower_acmp97_adelay1_acx0 out )  ( check__lower_acmp97_adelay1_acx1 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx1.out ( check__lower_acmp97_adelay1_acx2 in_50_6 )  ( check__lower_acmp97_adelay1_acx1 out )  ;
   - check_lower.cmp97.delay1.cx2.out ( check__lower_acmp97_adelay1_acx2 out )  ( check__lower_acmp97_adelay1_acx3 in_50_6 )  ;
   - check_lower.cmp97.delay1.cx3.out ( check__lower_acmp97_adelay1_acx4 in_50_6 )  ( check__lower_acmp97_adelay1_acx3 out )  ;
   - check_lower.cmp97.delay1.cx4.out ( check__lower_acmp97_adelay1_acx4 out )  ( check__lower_acmp97_adelay1_acx5 in_50_6 )  ;
   - check_lower.cmp123.tmp_Rr1 ( check__lower_acmp123_adelay2_acx0 in_50_6 )  ( check__lower_acmp123_adelay1_acx7 out )  ;
   - check_lower.cmp123.tmp_Rr2 ( check__lower_acmp123_adelay2_acx7 out )  ( check__lower_acmp123_adelay3_acx0 in_50_6 )  ;
   - check_lower.cmp123.tmp_Ra ( check__lower_acmp123_ainv__r A )  ( check__lower_acmp123_anor Y )  ;
   - check_lower.cmp123.inv_r.Y ( check__lower_acmp123_ainv__r Y )  ( check__lower_acmp123_acelem_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp[1] ( check__lower_acmp123_ainv__l2 Y )  ( check__lower_acmp123_aor__l2 B )  ;
   - check_lower.cmp123.pulse ( check__lower_acmp123_apulseG_aand Y )  ( check__lower_acmp123_al1_50_6 CLK )  ( check__lower_acmp123_al1_51_6 CLK ) 
 ( check__lower_acmp123_al1_52_6 CLK )  ( check__lower_acmp123_al1_53_6 CLK )  ( check__lower_acmp123_al1_54_6 CLK )  ( check__lower_acmp123_al1_55_6 CLK ) 
 ( check__lower_acmp123_al1_56_6 CLK )  ( check__lower_acmp123_al1_57_6 CLK )  ( check__lower_acmp123_al2_50_6 CLK )  ( check__lower_acmp123_al2_51_6 CLK ) 
 ( check__lower_acmp123_al2_52_6 CLK )  ( check__lower_acmp123_al2_53_6 CLK )  ( check__lower_acmp123_al2_54_6 CLK )  ( check__lower_acmp123_al2_55_6 CLK ) 
 ( check__lower_acmp123_al2_56_6 CLK )  ( check__lower_acmp123_al2_57_6 CLK )  ;
   - check_lower.cmp123.in1[0] ( check__lower_acmp123_aadd_50_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_50_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_50_6 Q )  ;
   - check_lower.cmp123.in2[0] ( check__lower_acmp123_aadd_50_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_50_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_50_6 Q )  ;
   - check_lower.cmp123.cin0 ( check__lower_acmp123_aadd_50_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_50_6_acx0 in_52_6 )  ( check__lower_acmp123_atoGND Y )  ;
   - check_lower.cmp123.cout[0] ( check__lower_acmp123_aadd_50_6_acx1 out )  ( check__lower_acmp123_aadd_51_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_51_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[0] ( check__lower_acmp123_aadd_50_6_acx3 out )  ;
   - check_lower.cmp123.in1[1] ( check__lower_acmp123_aadd_51_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_51_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_51_6 Q )  ;
   - check_lower.cmp123.in2[1] ( check__lower_acmp123_aadd_51_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_51_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_51_6 Q )  ;
   - check_lower.cmp123.cout[1] ( check__lower_acmp123_aadd_51_6_acx1 out )  ( check__lower_acmp123_aadd_52_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_52_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[1] ( check__lower_acmp123_aadd_51_6_acx3 out )  ;
   - check_lower.cmp123.in1[2] ( check__lower_acmp123_aadd_52_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_52_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_52_6 Q )  ;
   - check_lower.cmp123.in2[2] ( check__lower_acmp123_aadd_52_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_52_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_52_6 Q )  ;
   - check_lower.cmp123.cout[2] ( check__lower_acmp123_aadd_52_6_acx1 out )  ( check__lower_acmp123_aadd_53_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_53_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[2] ( check__lower_acmp123_aadd_52_6_acx3 out )  ;
   - check_lower.cmp123.in1[3] ( check__lower_acmp123_aadd_53_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_53_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_53_6 Q )  ;
   - check_lower.cmp123.in2[3] ( check__lower_acmp123_aadd_53_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_53_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_53_6 Q )  ;
   - check_lower.cmp123.cout[3] ( check__lower_acmp123_aadd_53_6_acx1 out )  ( check__lower_acmp123_aadd_54_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_54_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[3] ( check__lower_acmp123_aadd_53_6_acx3 out )  ;
   - check_lower.cmp123.in1[4] ( check__lower_acmp123_aadd_54_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_54_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_54_6 Q )  ;
   - check_lower.cmp123.in2[4] ( check__lower_acmp123_aadd_54_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_54_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_54_6 Q )  ;
   - check_lower.cmp123.cout[4] ( check__lower_acmp123_aadd_54_6_acx1 out )  ( check__lower_acmp123_aadd_55_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_55_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[4] ( check__lower_acmp123_aadd_54_6_acx3 out )  ;
   - check_lower.cmp123.in1[5] ( check__lower_acmp123_aadd_55_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_55_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_55_6 Q )  ;
   - check_lower.cmp123.in2[5] ( check__lower_acmp123_aadd_55_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_55_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_55_6 Q )  ;
   - check_lower.cmp123.cout[5] ( check__lower_acmp123_aadd_55_6_acx1 out )  ( check__lower_acmp123_aadd_56_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_56_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[5] ( check__lower_acmp123_aadd_55_6_acx3 out )  ;
   - check_lower.cmp123.in1[6] ( check__lower_acmp123_aadd_56_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_56_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_56_6 Q )  ;
   - check_lower.cmp123.in2[6] ( check__lower_acmp123_aadd_56_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_56_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_56_6 Q )  ;
   - check_lower.cmp123.cout[6] ( check__lower_acmp123_aadd_56_6_acx1 out )  ( check__lower_acmp123_aadd_57_6_acx2 in_52_6 )  ( check__lower_acmp123_aadd_57_6_acx0 in_52_6 )  ;
   - check_lower.cmp123.tmp_arr[6] ( check__lower_acmp123_aadd_56_6_acx3 out )  ;
   - check_lower.cmp123.in1[7] ( check__lower_acmp123_aadd_57_6_acx2 in_50_6 )  ( check__lower_acmp123_aadd_57_6_acx0 in_50_6 )  ( check__lower_acmp123_al1_57_6 Q )  ;
   - check_lower.cmp123.in2[7] ( check__lower_acmp123_aadd_57_6_acx2 in_51_6 )  ( check__lower_acmp123_aadd_57_6_acx0 in_51_6 )  ( check__lower_acmp123_al2_57_6 Q )  ;
   - check_lower.cmp123.cout[7] ( check__lower_acmp123_aadd_57_6_acx1 out )  ;
   - check_lower.cmp123.tmp[0] ( check__lower_acmp123_ainv__l1 Y )  ( check__lower_acmp123_aor__l1 B )  ;
   - check_lower.cmp123.or_l1.Y ( check__lower_acmp123_aor__l1 Y )  ( check__lower_acmp123_acelem_acx0 in_50_6 )  ;
   - check_lower.cmp123.or_l2.Y ( check__lower_acmp123_aor__l2 Y )  ( check__lower_acmp123_acelem_acx0 in_51_6 )  ;
   - check_lower.cmp123.delay2.cx5.out ( check__lower_acmp123_adelay2_acx6 in_50_6 )  ( check__lower_acmp123_adelay2_acx5 out )  ;
   - check_lower.cmp123.delay2.cx6.out ( check__lower_acmp123_adelay2_acx6 out )  ( check__lower_acmp123_adelay2_acx7 in_50_6 )  ;
   - check_lower.cmp123.delay2.cx0.out ( check__lower_acmp123_adelay2_acx0 out )  ( check__lower_acmp123_adelay2_acx1 in_50_6 )  ;
   - check_lower.cmp123.delay2.cx1.out ( check__lower_acmp123_adelay2_acx2 in_50_6 )  ( check__lower_acmp123_adelay2_acx1 out )  ;
   - check_lower.cmp123.delay2.cx2.out ( check__lower_acmp123_adelay2_acx2 out )  ( check__lower_acmp123_adelay2_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay2.cx3.out ( check__lower_acmp123_adelay2_acx4 in_50_6 )  ( check__lower_acmp123_adelay2_acx3 out )  ;
   - check_lower.cmp123.delay2.cx4.out ( check__lower_acmp123_adelay2_acx4 out )  ( check__lower_acmp123_adelay2_acx5 in_50_6 )  ;
   - check_lower.cmp123.pulseG.i7.Y ( check__lower_acmp123_apulseG_ai8 A )  ( check__lower_acmp123_apulseG_ai7 Y )  ;
   - check_lower.cmp123.pulseG.i8.Y ( check__lower_acmp123_apulseG_ai8 Y )  ( check__lower_acmp123_apulseG_ai9 A )  ;
   - check_lower.cmp123.pulseG.sig_inv ( check__lower_acmp123_apulseG_ai Y )  ( check__lower_acmp123_apulseG_anor B )  ;
   - check_lower.cmp123.pulseG.sgn ( check__lower_acmp123_apulseG_aand A )  ( check__lower_acmp123_apulseG_anor Y )  ( check__lower_acmp123_apulseG_ai1 A )  ;
   - check_lower.cmp123.pulseG.i9.Y ( check__lower_acmp123_apulseG_aand B )  ( check__lower_acmp123_apulseG_ai9 Y )  ;
   - check_lower.cmp123.pulseG.i3.Y ( check__lower_acmp123_apulseG_ai4 A )  ( check__lower_acmp123_apulseG_ai3 Y )  ;
   - check_lower.cmp123.pulseG.i4.Y ( check__lower_acmp123_apulseG_ai4 Y )  ( check__lower_acmp123_apulseG_ai5 A )  ;
   - check_lower.cmp123.pulseG.i6.Y ( check__lower_acmp123_apulseG_ai7 A )  ( check__lower_acmp123_apulseG_ai6 Y )  ;
   - check_lower.cmp123.pulseG.i5.Y ( check__lower_acmp123_apulseG_ai6 A )  ( check__lower_acmp123_apulseG_ai5 Y )  ;
   - check_lower.cmp123.pulseG.i2.Y ( check__lower_acmp123_apulseG_ai3 A )  ( check__lower_acmp123_apulseG_ai2 Y )  ;
   - check_lower.cmp123.pulseG.i1.Y ( check__lower_acmp123_apulseG_ai2 A )  ( check__lower_acmp123_apulseG_ai1 Y )  ;
   - check_lower.cmp123.add[0]._YC ( check__lower_acmp123_aadd_50_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_50_6_acx0 out )  ( check__lower_acmp123_aadd_50_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[0]._YS ( check__lower_acmp123_aadd_50_6_acx2 out )  ( check__lower_acmp123_aadd_50_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[1]._YC ( check__lower_acmp123_aadd_51_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_51_6_acx0 out )  ( check__lower_acmp123_aadd_51_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[1]._YS ( check__lower_acmp123_aadd_51_6_acx2 out )  ( check__lower_acmp123_aadd_51_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[2]._YC ( check__lower_acmp123_aadd_52_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_52_6_acx0 out )  ( check__lower_acmp123_aadd_52_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[2]._YS ( check__lower_acmp123_aadd_52_6_acx2 out )  ( check__lower_acmp123_aadd_52_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[3]._YC ( check__lower_acmp123_aadd_53_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_53_6_acx0 out )  ( check__lower_acmp123_aadd_53_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[3]._YS ( check__lower_acmp123_aadd_53_6_acx2 out )  ( check__lower_acmp123_aadd_53_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[4]._YC ( check__lower_acmp123_aadd_54_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_54_6_acx0 out )  ( check__lower_acmp123_aadd_54_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[4]._YS ( check__lower_acmp123_aadd_54_6_acx2 out )  ( check__lower_acmp123_aadd_54_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[5]._YC ( check__lower_acmp123_aadd_55_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_55_6_acx0 out )  ( check__lower_acmp123_aadd_55_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[5]._YS ( check__lower_acmp123_aadd_55_6_acx2 out )  ( check__lower_acmp123_aadd_55_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[6]._YC ( check__lower_acmp123_aadd_56_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_56_6_acx0 out )  ( check__lower_acmp123_aadd_56_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[6]._YS ( check__lower_acmp123_aadd_56_6_acx2 out )  ( check__lower_acmp123_aadd_56_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.add[7]._YC ( check__lower_acmp123_aadd_57_6_acx2 in_53_6 )  ( check__lower_acmp123_aadd_57_6_acx0 out )  ( check__lower_acmp123_aadd_57_6_acx1 in_50_6 )  ;
   - check_lower.cmp123.add[7]._YS ( check__lower_acmp123_aadd_57_6_acx2 out )  ( check__lower_acmp123_aadd_57_6_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx5.out ( check__lower_acmp123_adelay3_acx6 in_50_6 )  ( check__lower_acmp123_adelay3_acx5 out )  ;
   - check_lower.cmp123.delay3.cx6.out ( check__lower_acmp123_adelay3_acx6 out )  ( check__lower_acmp123_adelay3_acx7 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx0.out ( check__lower_acmp123_adelay3_acx0 out )  ( check__lower_acmp123_adelay3_acx1 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx1.out ( check__lower_acmp123_adelay3_acx2 in_50_6 )  ( check__lower_acmp123_adelay3_acx1 out )  ;
   - check_lower.cmp123.delay3.cx2.out ( check__lower_acmp123_adelay3_acx2 out )  ( check__lower_acmp123_adelay3_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay3.cx3.out ( check__lower_acmp123_adelay3_acx4 in_50_6 )  ( check__lower_acmp123_adelay3_acx3 out )  ;
   - check_lower.cmp123.delay3.cx4.out ( check__lower_acmp123_adelay3_acx4 out )  ( check__lower_acmp123_adelay3_acx5 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx5.out ( check__lower_acmp123_adelay1_acx6 in_50_6 )  ( check__lower_acmp123_adelay1_acx5 out )  ;
   - check_lower.cmp123.delay1.cx6.out ( check__lower_acmp123_adelay1_acx6 out )  ( check__lower_acmp123_adelay1_acx7 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx0.out ( check__lower_acmp123_adelay1_acx0 out )  ( check__lower_acmp123_adelay1_acx1 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx1.out ( check__lower_acmp123_adelay1_acx2 in_50_6 )  ( check__lower_acmp123_adelay1_acx1 out )  ;
   - check_lower.cmp123.delay1.cx2.out ( check__lower_acmp123_adelay1_acx2 out )  ( check__lower_acmp123_adelay1_acx3 in_50_6 )  ;
   - check_lower.cmp123.delay1.cx3.out ( check__lower_acmp123_adelay1_acx4 in_50_6 )  ( check__lower_acmp123_adelay1_acx3 out )  ;
   - check_lower.cmp123.delay1.cx4.out ( check__lower_acmp123_adelay1_acx4 out )  ( check__lower_acmp123_adelay1_acx5 in_50_6 )  ;
   - check_lower.inv.pulse ( check__lower_ainv_alatch CLK )  ( check__lower_ainv_apulseG_aand Y )  ;
   - check_lower.inv.Rd ( check__lower_ainv_alatch D )  ( check__lower_ainv_ain Y )  ;
   - check_lower.inv.pulseG.i7.Y ( check__lower_ainv_apulseG_ai8 A )  ( check__lower_ainv_apulseG_ai7 Y )  ;
   - check_lower.inv.pulseG.i8.Y ( check__lower_ainv_apulseG_ai8 Y )  ( check__lower_ainv_apulseG_ai9 A )  ;
   - check_lower.inv.pulseG.sig_inv ( check__lower_ainv_apulseG_ai Y )  ( check__lower_ainv_apulseG_anor B )  ;
   - check_lower.inv.pulseG.sgn ( check__lower_ainv_apulseG_aand A )  ( check__lower_ainv_apulseG_anor Y )  ( check__lower_ainv_apulseG_ai1 A )  ;
   - check_lower.inv.pulseG.i9.Y ( check__lower_ainv_apulseG_aand B )  ( check__lower_ainv_apulseG_ai9 Y )  ;
   - check_lower.inv.pulseG.i3.Y ( check__lower_ainv_apulseG_ai4 A )  ( check__lower_ainv_apulseG_ai3 Y )  ;
   - check_lower.inv.pulseG.i4.Y ( check__lower_ainv_apulseG_ai4 Y )  ( check__lower_ainv_apulseG_ai5 A )  ;
   - check_lower.inv.pulseG.i6.Y ( check__lower_ainv_apulseG_ai7 A )  ( check__lower_ainv_apulseG_ai6 Y )  ;
   - check_lower.inv.pulseG.i5.Y ( check__lower_ainv_apulseG_ai6 A )  ( check__lower_ainv_apulseG_ai5 Y )  ;
   - check_lower.inv.pulseG.i2.Y ( check__lower_ainv_apulseG_ai3 A )  ( check__lower_ainv_apulseG_ai2 Y )  ;
   - check_lower.inv.pulseG.i1.Y ( check__lower_ainv_apulseG_ai2 A )  ( check__lower_ainv_apulseG_ai1 Y )  ;
   - check_lower.inv.elem_c._Reset ( check__lower_ainv_aelem__c_aa1 A )  ( check__lower_ainv_aelem__c_ai1 Y )  ;
   - check_lower.inv.elem_c.a1.Y ( check__lower_ainv_aelem__c_aa1 Y )  ( check__lower_ainv_aelem__c_ac1_acx0 in_50_6 )  ;
   - check_lower.inv.elem_c.n1.Y ( check__lower_ainv_aelem__c_an1 Y )  ( check__lower_ainv_aelem__c_ac1_acx0 in_51_6 )  ;
   - check_lower.inv.elem_c.delay.cx5.out ( check__lower_ainv_aelem__c_adelay_acx6 in_50_6 )  ( check__lower_ainv_aelem__c_adelay_acx5 out )  ;
   - check_lower.inv.elem_c.delay.cx6.out ( check__lower_ainv_aelem__c_adelay_acx6 out )  ( check__lower_ainv_aelem__c_adelay_acx7 in_50_6 )  ;
   - check_lower.inv.elem_c.delay.cx0.out ( check__lower_ainv_aelem__c_adelay_acx0 out )  ( check__lower_ainv_aelem__c_adelay_acx1 in_50_6 )  ;
   - check_lower.inv.elem_c.delay.cx1.out ( check__lower_ainv_aelem__c_adelay_acx2 in_50_6 )  ( check__lower_ainv_aelem__c_adelay_acx1 out )  ;
   - check_lower.inv.elem_c.delay.cx2.out ( check__lower_ainv_aelem__c_adelay_acx2 out )  ( check__lower_ainv_aelem__c_adelay_acx3 in_50_6 )  ;
   - check_lower.inv.elem_c.delay.cx3.out ( check__lower_ainv_aelem__c_adelay_acx4 in_50_6 )  ( check__lower_ainv_aelem__c_adelay_acx3 out )  ;
   - check_lower.inv.elem_c.delay.cx4.out ( check__lower_ainv_aelem__c_adelay_acx4 out )  ( check__lower_ainv_aelem__c_adelay_acx5 in_50_6 )  ;
   - check_lower.inv.elem_c.c1.cx0.out ( check__lower_ainv_aelem__c_ac1_acx0 out )  ( check__lower_ainv_aelem__c_ac1_acx1 in_50_6 )  ;
   - check_lower.cp.pulse ( check__lower_acp_apulseG_aand Y )  ( check__lower_acp_al_50_6 CLK )  ( check__lower_acp_al_51_6 CLK ) 
 ( check__lower_acp_al_52_6 CLK )  ( check__lower_acp_al_53_6 CLK )  ( check__lower_acp_al_54_6 CLK )  ( check__lower_acp_al_55_6 CLK ) 
 ( check__lower_acp_al_56_6 CLK )  ( check__lower_acp_al_57_6 CLK )  ;
   - check_lower.cp.tmp[0] ( check__lower_acp_aor__1 B )  ( check__lower_acp_ainv__3 Y )  ;
   - check_lower.cp.or_1.Y ( check__lower_acp_aor__1 Y )  ( check__lower_acp_acelem_acx0 in_50_6 )  ;
   - check_lower.cp.tmp[1] ( check__lower_acp_ainv__1 A )  ( check__lower_acp_anor__2 Y )  ;
   - check_lower.cp.inv_1.Y ( check__lower_acp_ainv__1 Y )  ( check__lower_acp_acelem_acx0 in_51_6 )  ;
   - check_lower.cp.tmp[2] ( check__lower_acp_ainv__2 A )  ( check__lower_acp_anor__3 Y )  ;
   - check_lower.cp.inv_2.Y ( check__lower_acp_ainv__2 Y )  ( check__lower_acp_acelem_acx0 in_52_6 )  ;
   - check_lower.cp.pulseG.i7.Y ( check__lower_acp_apulseG_ai8 A )  ( check__lower_acp_apulseG_ai7 Y )  ;
   - check_lower.cp.pulseG.i8.Y ( check__lower_acp_apulseG_ai8 Y )  ( check__lower_acp_apulseG_ai9 A )  ;
   - check_lower.cp.pulseG.sig_inv ( check__lower_acp_apulseG_ai Y )  ( check__lower_acp_apulseG_anor B )  ;
   - check_lower.cp.pulseG.sgn ( check__lower_acp_apulseG_aand A )  ( check__lower_acp_apulseG_anor Y )  ( check__lower_acp_apulseG_ai1 A )  ;
   - check_lower.cp.pulseG.i9.Y ( check__lower_acp_apulseG_aand B )  ( check__lower_acp_apulseG_ai9 Y )  ;
   - check_lower.cp.pulseG.i3.Y ( check__lower_acp_apulseG_ai4 A )  ( check__lower_acp_apulseG_ai3 Y )  ;
   - check_lower.cp.pulseG.i4.Y ( check__lower_acp_apulseG_ai4 Y )  ( check__lower_acp_apulseG_ai5 A )  ;
   - check_lower.cp.pulseG.i6.Y ( check__lower_acp_apulseG_ai7 A )  ( check__lower_acp_apulseG_ai6 Y )  ;
   - check_lower.cp.pulseG.i5.Y ( check__lower_acp_apulseG_ai6 A )  ( check__lower_acp_apulseG_ai5 Y )  ;
   - check_lower.cp.pulseG.i2.Y ( check__lower_acp_apulseG_ai3 A )  ( check__lower_acp_apulseG_ai2 Y )  ;
   - check_lower.cp.pulseG.i1.Y ( check__lower_acp_apulseG_ai2 A )  ( check__lower_acp_apulseG_ai1 Y )  ;
   - check_lower.cp.delay1.cx5.out ( check__lower_acp_adelay1_acx6 in_50_6 )  ( check__lower_acp_adelay1_acx5 out )  ;
   - check_lower.cp.delay1.cx6.out ( check__lower_acp_adelay1_acx6 out )  ( check__lower_acp_adelay1_acx7 in_50_6 )  ;
   - check_lower.cp.delay1.cx0.out ( check__lower_acp_adelay1_acx0 out )  ( check__lower_acp_adelay1_acx1 in_50_6 )  ;
   - check_lower.cp.delay1.cx1.out ( check__lower_acp_adelay1_acx2 in_50_6 )  ( check__lower_acp_adelay1_acx1 out )  ;
   - check_lower.cp.delay1.cx2.out ( check__lower_acp_adelay1_acx2 out )  ( check__lower_acp_adelay1_acx3 in_50_6 )  ;
   - check_lower.cp.delay1.cx3.out ( check__lower_acp_adelay1_acx4 in_50_6 )  ( check__lower_acp_adelay1_acx3 out )  ;
   - check_lower.cp.delay1.cx4.out ( check__lower_acp_adelay1_acx4 out )  ( check__lower_acp_adelay1_acx5 in_50_6 )  ;
   - sink_ctrl_lower._Lr ( sink__ctrl__lower_an B )  ( sink__ctrl__lower_ai Y )  ;
   - copy_ctrl_shift_splits.pulse ( copy__ctrl__shift__splits_apulseG_aand Y )  ( copy__ctrl__shift__splits_al_50_6 CLK )  ;
   - copy_ctrl_shift_splits.tmp[0] ( copy__ctrl__shift__splits_aor__1 B )  ( copy__ctrl__shift__splits_ainv__3 Y )  ;
   - copy_ctrl_shift_splits.or_1.Y ( copy__ctrl__shift__splits_aor__1 Y )  ( copy__ctrl__shift__splits_acelem_acx0 in_50_6 )  ;
   - copy_ctrl_shift_splits.tmp[1] ( copy__ctrl__shift__splits_ainv__1 A )  ( copy__ctrl__shift__splits_anor__2 Y )  ;
   - copy_ctrl_shift_splits.inv_1.Y ( copy__ctrl__shift__splits_ainv__1 Y )  ( copy__ctrl__shift__splits_acelem_acx0 in_51_6 )  ;
   - copy_ctrl_shift_splits.tmp[2] ( copy__ctrl__shift__splits_ainv__2 A )  ( copy__ctrl__shift__splits_anor__3 Y )  ;
   - copy_ctrl_shift_splits.inv_2.Y ( copy__ctrl__shift__splits_ainv__2 Y )  ( copy__ctrl__shift__splits_acelem_acx0 in_52_6 )  ;
   - copy_ctrl_shift_splits.pulseG.i7.Y ( copy__ctrl__shift__splits_apulseG_ai8 A )  ( copy__ctrl__shift__splits_apulseG_ai7 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i8.Y ( copy__ctrl__shift__splits_apulseG_ai8 Y )  ( copy__ctrl__shift__splits_apulseG_ai9 A )  ;
   - copy_ctrl_shift_splits.pulseG.sig_inv ( copy__ctrl__shift__splits_apulseG_ai Y )  ( copy__ctrl__shift__splits_apulseG_anor B )  ;
   - copy_ctrl_shift_splits.pulseG.sgn ( copy__ctrl__shift__splits_apulseG_aand A )  ( copy__ctrl__shift__splits_apulseG_anor Y )  ( copy__ctrl__shift__splits_apulseG_ai1 A )  ;
   - copy_ctrl_shift_splits.pulseG.i9.Y ( copy__ctrl__shift__splits_apulseG_aand B )  ( copy__ctrl__shift__splits_apulseG_ai9 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i3.Y ( copy__ctrl__shift__splits_apulseG_ai4 A )  ( copy__ctrl__shift__splits_apulseG_ai3 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i4.Y ( copy__ctrl__shift__splits_apulseG_ai4 Y )  ( copy__ctrl__shift__splits_apulseG_ai5 A )  ;
   - copy_ctrl_shift_splits.pulseG.i6.Y ( copy__ctrl__shift__splits_apulseG_ai7 A )  ( copy__ctrl__shift__splits_apulseG_ai6 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i5.Y ( copy__ctrl__shift__splits_apulseG_ai6 A )  ( copy__ctrl__shift__splits_apulseG_ai5 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i2.Y ( copy__ctrl__shift__splits_apulseG_ai3 A )  ( copy__ctrl__shift__splits_apulseG_ai2 Y )  ;
   - copy_ctrl_shift_splits.pulseG.i1.Y ( copy__ctrl__shift__splits_apulseG_ai2 A )  ( copy__ctrl__shift__splits_apulseG_ai1 Y )  ;
   - copy_ctrl_shift_splits.delay1.cx5.out ( copy__ctrl__shift__splits_adelay1_acx6 in_50_6 )  ( copy__ctrl__shift__splits_adelay1_acx5 out )  ;
   - copy_ctrl_shift_splits.delay1.cx6.out ( copy__ctrl__shift__splits_adelay1_acx6 out )  ( copy__ctrl__shift__splits_adelay1_acx7 in_50_6 )  ;
   - copy_ctrl_shift_splits.delay1.cx0.out ( copy__ctrl__shift__splits_adelay1_acx0 out )  ( copy__ctrl__shift__splits_adelay1_acx1 in_50_6 )  ;
   - copy_ctrl_shift_splits.delay1.cx1.out ( copy__ctrl__shift__splits_adelay1_acx2 in_50_6 )  ( copy__ctrl__shift__splits_adelay1_acx1 out )  ;
   - copy_ctrl_shift_splits.delay1.cx2.out ( copy__ctrl__shift__splits_adelay1_acx2 out )  ( copy__ctrl__shift__splits_adelay1_acx3 in_50_6 )  ;
   - copy_ctrl_shift_splits.delay1.cx3.out ( copy__ctrl__shift__splits_adelay1_acx4 in_50_6 )  ( copy__ctrl__shift__splits_adelay1_acx3 out )  ;
   - copy_ctrl_shift_splits.delay1.cx4.out ( copy__ctrl__shift__splits_adelay1_acx4 out )  ( copy__ctrl__shift__splits_adelay1_acx5 in_50_6 )  ;
   - merge.data[0] ( merge_amux_50_6 Y )  ( merge_al_50_6 D )  ;
   - merge.data[1] ( merge_amux_51_6 Y )  ( merge_al_51_6 D )  ;
   - merge.data[2] ( merge_amux_52_6 Y )  ( merge_al_52_6 D )  ;
   - merge.data[3] ( merge_amux_53_6 Y )  ( merge_al_53_6 D )  ;
   - merge.data[4] ( merge_amux_54_6 Y )  ( merge_al_54_6 D )  ;
   - merge.data[5] ( merge_amux_55_6 Y )  ( merge_al_55_6 D )  ;
   - merge.data[6] ( merge_amux_56_6 Y )  ( merge_al_56_6 D )  ;
   - merge.data[7] ( merge_amux_57_6 Y )  ( merge_al_57_6 D )  ;
   - merge.tmpRr ( merge_adelay2_acx7 out )  ( merge_adelay3_acx0 in_50_6 )  ;
   - merge.pulse ( merge_apulseG_aand Y )  ( merge_al_50_6 CLK )  ( merge_al_51_6 CLK ) 
 ( merge_al_52_6 CLK )  ( merge_al_53_6 CLK )  ( merge_al_54_6 CLK )  ( merge_al_55_6 CLK ) 
 ( merge_al_56_6 CLK )  ( merge_al_57_6 CLK )  ;
   - merge.inv_Rd3.A ( merge_ainv__Rd3 A )  ( merge_al_52_6 Q )  ;
   - merge.inv_Rd1.A ( merge_al_50_6 Q )  ( merge_ainv__Rd1 A )  ;
   - merge.inv_Rd2.A ( merge_al_51_6 Q )  ( merge_ainv__Rd2 A )  ;
   - merge.inv_Rd4.A ( merge_al_53_6 Q )  ( merge_ainv__Rd4 A )  ;
   - merge.inv_Rd5.A ( merge_al_54_6 Q )  ( merge_ainv__Rd5 A )  ;
   - merge.inv_Rd6.A ( merge_al_55_6 Q )  ( merge_ainv__Rd6 A )  ;
   - merge.inv_Rd7.A ( merge_al_56_6 Q )  ( merge_ainv__Rd7 A )  ;
   - merge.inv_Rd8.A ( merge_al_57_6 Q )  ( merge_ainv__Rd8 A )  ;
   - merge.tmp[0] ( merge_aor__L1 B )  ( merge_ainv__L1 Y )  ;
   - merge.or_L1.Y ( merge_aor__L1 Y )  ( merge_acelem1_acx0 in_50_6 )  ;
   - merge.tmp[3] ( merge_aor__Cf B )  ( merge_ainv__Cf Y )  ;
   - merge.or_Cf.Y ( merge_aor__Cf Y )  ( merge_acelem2_acx0 in_51_6 )  ;
   - merge.CdInv ( merge_aand2 A )  ( merge_ainv1__Cd Y )  ;
   - merge.Crbuff ( merge_aand2 B )  ( merge_adelay1_acx7 out )  ( merge_aand1 B )  ;
   - merge.tmpCf ( merge_aand2 Y )  ( merge_ainv__Cf A )  ;
   - merge.tmp_Ra ( merge_anor__Ra Y )  ( merge_ainv__Ra A )  ;
   - merge.tmp[1] ( merge_ainv__L2 Y )  ( merge_aor__L2 B )  ;
   - merge.or_L2.Y ( merge_aor__L2 Y )  ( merge_acelem2_acx0 in_50_6 )  ;
   - merge.inv_Ra.Y ( merge_ainv__Ra Y )  ( merge_acelem1_acx0 in_52_6 )  ( merge_acelem2_acx0 in_52_6 )  ;
   - merge.tmp[2] ( merge_aor__Ct B )  ( merge_ainv__Ct Y )  ;
   - merge.or_Ct.Y ( merge_aor__Ct Y )  ( merge_acelem1_acx0 in_51_6 )  ;
   - merge.tmpCt ( merge_ainv__Ct A )  ( merge_aand1 Y )  ;
   - merge.delay2.cx5.out ( merge_adelay2_acx6 in_50_6 )  ( merge_adelay2_acx5 out )  ;
   - merge.delay2.cx6.out ( merge_adelay2_acx6 out )  ( merge_adelay2_acx7 in_50_6 )  ;
   - merge.delay2.cx0.out ( merge_adelay2_acx0 out )  ( merge_adelay2_acx1 in_50_6 )  ;
   - merge.delay2.cx1.out ( merge_adelay2_acx2 in_50_6 )  ( merge_adelay2_acx1 out )  ;
   - merge.delay2.cx2.out ( merge_adelay2_acx2 out )  ( merge_adelay2_acx3 in_50_6 )  ;
   - merge.delay2.cx3.out ( merge_adelay2_acx4 in_50_6 )  ( merge_adelay2_acx3 out )  ;
   - merge.delay2.cx4.out ( merge_adelay2_acx4 out )  ( merge_adelay2_acx5 in_50_6 )  ;
   - merge.pulseG.i7.Y ( merge_apulseG_ai8 A )  ( merge_apulseG_ai7 Y )  ;
   - merge.pulseG.i8.Y ( merge_apulseG_ai8 Y )  ( merge_apulseG_ai9 A )  ;
   - merge.pulseG.sig_inv ( merge_apulseG_ai Y )  ( merge_apulseG_anor B )  ;
   - merge.pulseG.sgn ( merge_apulseG_aand A )  ( merge_apulseG_anor Y )  ( merge_apulseG_ai1 A )  ;
   - merge.pulseG.i9.Y ( merge_apulseG_aand B )  ( merge_apulseG_ai9 Y )  ;
   - merge.pulseG.i3.Y ( merge_apulseG_ai4 A )  ( merge_apulseG_ai3 Y )  ;
   - merge.pulseG.i4.Y ( merge_apulseG_ai4 Y )  ( merge_apulseG_ai5 A )  ;
   - merge.pulseG.i6.Y ( merge_apulseG_ai7 A )  ( merge_apulseG_ai6 Y )  ;
   - merge.pulseG.i5.Y ( merge_apulseG_ai6 A )  ( merge_apulseG_ai5 Y )  ;
   - merge.pulseG.i2.Y ( merge_apulseG_ai3 A )  ( merge_apulseG_ai2 Y )  ;
   - merge.pulseG.i1.Y ( merge_apulseG_ai2 A )  ( merge_apulseG_ai1 Y )  ;
   - merge.delay3.cx5.out ( merge_adelay3_acx6 in_50_6 )  ( merge_adelay3_acx5 out )  ;
   - merge.delay3.cx6.out ( merge_adelay3_acx6 out )  ( merge_adelay3_acx7 in_50_6 )  ;
   - merge.delay3.cx0.out ( merge_adelay3_acx0 out )  ( merge_adelay3_acx1 in_50_6 )  ;
   - merge.delay3.cx1.out ( merge_adelay3_acx2 in_50_6 )  ( merge_adelay3_acx1 out )  ;
   - merge.delay3.cx2.out ( merge_adelay3_acx2 out )  ( merge_adelay3_acx3 in_50_6 )  ;
   - merge.delay3.cx3.out ( merge_adelay3_acx4 in_50_6 )  ( merge_adelay3_acx3 out )  ;
   - merge.delay3.cx4.out ( merge_adelay3_acx4 out )  ( merge_adelay3_acx5 in_50_6 )  ;
   - merge.delay1.cx5.out ( merge_adelay1_acx6 in_50_6 )  ( merge_adelay1_acx5 out )  ;
   - merge.delay1.cx6.out ( merge_adelay1_acx6 out )  ( merge_adelay1_acx7 in_50_6 )  ;
   - merge.delay1.cx0.out ( merge_adelay1_acx0 out )  ( merge_adelay1_acx1 in_50_6 )  ;
   - merge.delay1.cx1.out ( merge_adelay1_acx2 in_50_6 )  ( merge_adelay1_acx1 out )  ;
   - merge.delay1.cx2.out ( merge_adelay1_acx2 out )  ( merge_adelay1_acx3 in_50_6 )  ;
   - merge.delay1.cx3.out ( merge_adelay1_acx4 in_50_6 )  ( merge_adelay1_acx3 out )  ;
   - merge.delay1.cx4.out ( merge_adelay1_acx4 out )  ( merge_adelay1_acx5 in_50_6 )  ;
   - ctrl_lower_copy.pulse ( ctrl__lower__copy_apulseG_aand Y )  ( ctrl__lower__copy_al_50_6 CLK )  ;
   - ctrl_lower_copy.tmp[0] ( ctrl__lower__copy_aor__1 B )  ( ctrl__lower__copy_ainv__3 Y )  ;
   - ctrl_lower_copy.or_1.Y ( ctrl__lower__copy_aor__1 Y )  ( ctrl__lower__copy_acelem_acx0 in_50_6 )  ;
   - ctrl_lower_copy.tmp[1] ( ctrl__lower__copy_ainv__1 A )  ( ctrl__lower__copy_anor__2 Y )  ;
   - ctrl_lower_copy.inv_1.Y ( ctrl__lower__copy_ainv__1 Y )  ( ctrl__lower__copy_acelem_acx0 in_51_6 )  ;
   - ctrl_lower_copy.tmp[2] ( ctrl__lower__copy_ainv__2 A )  ( ctrl__lower__copy_anor__3 Y )  ;
   - ctrl_lower_copy.inv_2.Y ( ctrl__lower__copy_ainv__2 Y )  ( ctrl__lower__copy_acelem_acx0 in_52_6 )  ;
   - ctrl_lower_copy.pulseG.i7.Y ( ctrl__lower__copy_apulseG_ai8 A )  ( ctrl__lower__copy_apulseG_ai7 Y )  ;
   - ctrl_lower_copy.pulseG.i8.Y ( ctrl__lower__copy_apulseG_ai8 Y )  ( ctrl__lower__copy_apulseG_ai9 A )  ;
   - ctrl_lower_copy.pulseG.sig_inv ( ctrl__lower__copy_apulseG_ai Y )  ( ctrl__lower__copy_apulseG_anor B )  ;
   - ctrl_lower_copy.pulseG.sgn ( ctrl__lower__copy_apulseG_aand A )  ( ctrl__lower__copy_apulseG_anor Y )  ( ctrl__lower__copy_apulseG_ai1 A )  ;
   - ctrl_lower_copy.pulseG.i9.Y ( ctrl__lower__copy_apulseG_aand B )  ( ctrl__lower__copy_apulseG_ai9 Y )  ;
   - ctrl_lower_copy.pulseG.i3.Y ( ctrl__lower__copy_apulseG_ai4 A )  ( ctrl__lower__copy_apulseG_ai3 Y )  ;
   - ctrl_lower_copy.pulseG.i4.Y ( ctrl__lower__copy_apulseG_ai4 Y )  ( ctrl__lower__copy_apulseG_ai5 A )  ;
   - ctrl_lower_copy.pulseG.i6.Y ( ctrl__lower__copy_apulseG_ai7 A )  ( ctrl__lower__copy_apulseG_ai6 Y )  ;
   - ctrl_lower_copy.pulseG.i5.Y ( ctrl__lower__copy_apulseG_ai6 A )  ( ctrl__lower__copy_apulseG_ai5 Y )  ;
   - ctrl_lower_copy.pulseG.i2.Y ( ctrl__lower__copy_apulseG_ai3 A )  ( ctrl__lower__copy_apulseG_ai2 Y )  ;
   - ctrl_lower_copy.pulseG.i1.Y ( ctrl__lower__copy_apulseG_ai2 A )  ( ctrl__lower__copy_apulseG_ai1 Y )  ;
   - ctrl_lower_copy.delay1.cx5.out ( ctrl__lower__copy_adelay1_acx6 in_50_6 )  ( ctrl__lower__copy_adelay1_acx5 out )  ;
   - ctrl_lower_copy.delay1.cx6.out ( ctrl__lower__copy_adelay1_acx6 out )  ( ctrl__lower__copy_adelay1_acx7 in_50_6 )  ;
   - ctrl_lower_copy.delay1.cx0.out ( ctrl__lower__copy_adelay1_acx0 out )  ( ctrl__lower__copy_adelay1_acx1 in_50_6 )  ;
   - ctrl_lower_copy.delay1.cx1.out ( ctrl__lower__copy_adelay1_acx2 in_50_6 )  ( ctrl__lower__copy_adelay1_acx1 out )  ;
   - ctrl_lower_copy.delay1.cx2.out ( ctrl__lower__copy_adelay1_acx2 out )  ( ctrl__lower__copy_adelay1_acx3 in_50_6 )  ;
   - ctrl_lower_copy.delay1.cx3.out ( ctrl__lower__copy_adelay1_acx4 in_50_6 )  ( ctrl__lower__copy_adelay1_acx3 out )  ;
   - ctrl_lower_copy.delay1.cx4.out ( ctrl__lower__copy_adelay1_acx4 out )  ( ctrl__lower__copy_adelay1_acx5 in_50_6 )  ;
   - cp1.pulse ( cp1_apulseG_aand Y )  ( cp1_al_50_6 CLK )  ;
   - cp1.tmp[0] ( cp1_aor__1 B )  ( cp1_ainv__3 Y )  ;
   - cp1.or_1.Y ( cp1_aor__1 Y )  ( cp1_acelem_acx0 in_50_6 )  ;
   - cp1.tmp[1] ( cp1_ainv__1 A )  ( cp1_anor__2 Y )  ;
   - cp1.inv_1.Y ( cp1_ainv__1 Y )  ( cp1_acelem_acx0 in_51_6 )  ;
   - cp1.tmp[2] ( cp1_ainv__2 A )  ( cp1_anor__3 Y )  ;
   - cp1.inv_2.Y ( cp1_ainv__2 Y )  ( cp1_acelem_acx0 in_52_6 )  ;
   - cp1.pulseG.i7.Y ( cp1_apulseG_ai8 A )  ( cp1_apulseG_ai7 Y )  ;
   - cp1.pulseG.i8.Y ( cp1_apulseG_ai8 Y )  ( cp1_apulseG_ai9 A )  ;
   - cp1.pulseG.sig_inv ( cp1_apulseG_ai Y )  ( cp1_apulseG_anor B )  ;
   - cp1.pulseG.sgn ( cp1_apulseG_aand A )  ( cp1_apulseG_anor Y )  ( cp1_apulseG_ai1 A )  ;
   - cp1.pulseG.i9.Y ( cp1_apulseG_aand B )  ( cp1_apulseG_ai9 Y )  ;
   - cp1.pulseG.i3.Y ( cp1_apulseG_ai4 A )  ( cp1_apulseG_ai3 Y )  ;
   - cp1.pulseG.i4.Y ( cp1_apulseG_ai4 Y )  ( cp1_apulseG_ai5 A )  ;
   - cp1.pulseG.i6.Y ( cp1_apulseG_ai7 A )  ( cp1_apulseG_ai6 Y )  ;
   - cp1.pulseG.i5.Y ( cp1_apulseG_ai6 A )  ( cp1_apulseG_ai5 Y )  ;
   - cp1.pulseG.i2.Y ( cp1_apulseG_ai3 A )  ( cp1_apulseG_ai2 Y )  ;
   - cp1.pulseG.i1.Y ( cp1_apulseG_ai2 A )  ( cp1_apulseG_ai1 Y )  ;
   - cp1.delay1.cx5.out ( cp1_adelay1_acx6 in_50_6 )  ( cp1_adelay1_acx5 out )  ;
   - cp1.delay1.cx6.out ( cp1_adelay1_acx6 out )  ( cp1_adelay1_acx7 in_50_6 )  ;
   - cp1.delay1.cx0.out ( cp1_adelay1_acx0 out )  ( cp1_adelay1_acx1 in_50_6 )  ;
   - cp1.delay1.cx1.out ( cp1_adelay1_acx2 in_50_6 )  ( cp1_adelay1_acx1 out )  ;
   - cp1.delay1.cx2.out ( cp1_adelay1_acx2 out )  ( cp1_adelay1_acx3 in_50_6 )  ;
   - cp1.delay1.cx3.out ( cp1_adelay1_acx4 in_50_6 )  ( cp1_adelay1_acx3 out )  ;
   - cp1.delay1.cx4.out ( cp1_adelay1_acx4 out )  ( cp1_adelay1_acx5 in_50_6 )  ;
   - case_split.pulse ( case__split_apulseG_aand Y )  ( case__split_actrl__latch_al CLK )  ( case__split_adata__latch CLK )  ;
   - case_split.ctrl ( case__split_actrl__latch_anx Y )  ( case__split_actrl__latch_al q )  ( case__split_aelem__c_aandR2 B ) 
 ( case__split_aelem__c_actrl__inv A )  ;
   - case_split.pulseG.i7.Y ( case__split_apulseG_ai8 A )  ( case__split_apulseG_ai7 Y )  ;
   - case_split.pulseG.i8.Y ( case__split_apulseG_ai8 Y )  ( case__split_apulseG_ai9 A )  ;
   - case_split.pulseG.sig_inv ( case__split_apulseG_ai Y )  ( case__split_apulseG_anor B )  ;
   - case_split.pulseG.sgn ( case__split_apulseG_aand A )  ( case__split_apulseG_anor Y )  ( case__split_apulseG_ai1 A )  ;
   - case_split.pulseG.i9.Y ( case__split_apulseG_aand B )  ( case__split_apulseG_ai9 Y )  ;
   - case_split.pulseG.i3.Y ( case__split_apulseG_ai4 A )  ( case__split_apulseG_ai3 Y )  ;
   - case_split.pulseG.i4.Y ( case__split_apulseG_ai4 Y )  ( case__split_apulseG_ai5 A )  ;
   - case_split.pulseG.i6.Y ( case__split_apulseG_ai7 A )  ( case__split_apulseG_ai6 Y )  ;
   - case_split.pulseG.i5.Y ( case__split_apulseG_ai6 A )  ( case__split_apulseG_ai5 Y )  ;
   - case_split.pulseG.i2.Y ( case__split_apulseG_ai3 A )  ( case__split_apulseG_ai2 Y )  ;
   - case_split.pulseG.i1.Y ( case__split_apulseG_ai2 A )  ( case__split_apulseG_ai1 Y )  ;
   - case_split.ctrl_latch._q ( case__split_actrl__latch_anx A )  ( case__split_actrl__latch_al __q )  ;
   - case_split.elem_c.c_out_delay ( case__split_aelem__c_aandR2 A )  ( case__split_aelem__c_adelay_acx7 out )  ( case__split_aelem__c_aandR1 A )  ;
   - case_split.elem_c._Reset ( case__split_aelem__c_aa1 A )  ( case__split_aelem__c_aa3 A )  ( case__split_aelem__c_ai1 Y ) 
 ( case__split_aelem__c_aa2 A )  ;
   - case_split.elem_c.a1.Y ( case__split_aelem__c_aa1 Y )  ( case__split_aelem__c_ac1_acx0 in_50_6 )  ;
   - case_split.elem_c.nor_out ( case__split_aelem__c_aa3 B )  ( case__split_aelem__c_an1 Y )  ;
   - case_split.elem_c.a3.Y ( case__split_aelem__c_aa3 Y )  ( case__split_aelem__c_ac1_acx0 in_52_6 )  ;
   - case_split.elem_c._ctrl ( case__split_aelem__c_actrl__inv Y )  ( case__split_aelem__c_aandR1 B )  ;
   - case_split.elem_c.a2.Y ( case__split_aelem__c_ac1_acx0 in_51_6 )  ( case__split_aelem__c_aa2 Y )  ;
   - case_split.elem_c.delay.cx5.out ( case__split_aelem__c_adelay_acx6 in_50_6 )  ( case__split_aelem__c_adelay_acx5 out )  ;
   - case_split.elem_c.delay.cx6.out ( case__split_aelem__c_adelay_acx6 out )  ( case__split_aelem__c_adelay_acx7 in_50_6 )  ;
   - case_split.elem_c.delay.cx0.out ( case__split_aelem__c_adelay_acx0 out )  ( case__split_aelem__c_adelay_acx1 in_50_6 )  ;
   - case_split.elem_c.delay.cx1.out ( case__split_aelem__c_adelay_acx2 in_50_6 )  ( case__split_aelem__c_adelay_acx1 out )  ;
   - case_split.elem_c.delay.cx2.out ( case__split_aelem__c_adelay_acx2 out )  ( case__split_aelem__c_adelay_acx3 in_50_6 )  ;
   - case_split.elem_c.delay.cx3.out ( case__split_aelem__c_adelay_acx4 in_50_6 )  ( case__split_aelem__c_adelay_acx3 out )  ;
   - case_split.elem_c.delay.cx4.out ( case__split_aelem__c_adelay_acx4 out )  ( case__split_aelem__c_adelay_acx5 in_50_6 )  ;
   - case_split.elem_c.c1.cx0.out ( case__split_aelem__c_ac1_acx0 out )  ( case__split_aelem__c_ac1_acx1 in_50_6 )  ;
   - post.splitLeft.d[0] ( post_aadderLeft_al1_50_6 D )  ( post_asplit_al_50_6 Q )  ( post_aadderRight_al1_50_6 D )  ;
   - post.splitLeft.d[1] ( post_aadderLeft_al1_51_6 D )  ( post_asplit_al_51_6 Q )  ( post_aadderRight_al1_51_6 D )  ;
   - post.splitLeft.d[2] ( post_aadderLeft_al1_52_6 D )  ( post_asplit_al_52_6 Q )  ( post_aadderRight_al1_52_6 D )  ;
   - post.splitLeft.d[3] ( post_aadderLeft_al1_53_6 D )  ( post_asplit_al_53_6 Q )  ( post_aadderRight_al1_53_6 D )  ;
   - post.splitLeft.d[4] ( post_aadderLeft_al1_54_6 D )  ( post_asplit_al_54_6 Q )  ( post_aadderRight_al1_54_6 D )  ;
   - post.splitLeft.d[5] ( post_aadderLeft_al1_55_6 D )  ( post_asplit_al_55_6 Q )  ( post_aadderRight_al1_55_6 D )  ;
   - post.splitLeft.d[6] ( post_aadderLeft_al1_56_6 D )  ( post_asplit_al_56_6 Q )  ( post_aadderRight_al1_56_6 D )  ;
   - post.splitLeft.d[7] ( post_aadderLeft_al1_57_6 D )  ( post_asplit_al_57_6 Q )  ( post_aadderRight_al1_57_6 D )  ;
   - post.splitLeft.r ( post_aadderLeft_ainv__l1 A )  ( post_asplit_aand2 Y )  ;
   - post.srcOut65.a ( post_aadderLeft_apulseG_ai A )  ( post_aadderLeft_adelay1_acx0 in_50_6 )  ( post_aadderLeft_acelem_acx0 out ) 
 ( post_asplit_aor B )  ( post_asrc65_anor B )  ;
   - post.srcOut65.d[0] ( post_aadderLeft_al2_50_6 D )  ( post_asrc65_asetGND0 Y )  ;
   - post.srcOut65.d[1] ( post_aadderLeft_al2_51_6 D )  ( post_asrc65_asetGND1 Y )  ;
   - post.srcOut65.d[2] ( post_aadderLeft_al2_52_6 D )  ( post_asrc65_asetGND2 Y )  ;
   - post.srcOut65.d[3] ( post_aadderLeft_al2_53_6 D )  ( post_asrc65_asetGND3 Y )  ;
   - post.srcOut65.d[4] ( post_aadderLeft_al2_54_6 D )  ( post_asrc65_asetGND4 Y )  ;
   - post.srcOut65.d[5] ( post_aadderLeft_al2_55_6 D )  ( post_asrc65_asetGND5 Y )  ;
   - post.srcOut65.d[6] ( post_aadderLeft_al2_56_6 D )  ( post_asrc65_asetGND6 Y )  ;
   - post.srcOut65.d[7] ( post_aadderLeft_al2_57_6 D )  ( post_asrc65_asetGND7 Y )  ;
   - post.srcOut65.r ( post_aadderLeft_ainv__l2 A )  ( post_asrc65_anor Y )  ;
   - post.addOut65.d[0] ( post_aadderLeft_aadd_50_6_acx3 out )  ( post_amerge_amux_50_6 B )  ;
   - post.addOut65.d[1] ( post_aadderLeft_aadd_51_6_acx3 out )  ( post_amerge_amux_51_6 B )  ;
   - post.addOut65.d[2] ( post_aadderLeft_aadd_52_6_acx3 out )  ( post_amerge_amux_52_6 B )  ;
   - post.addOut65.d[3] ( post_aadderLeft_aadd_53_6_acx3 out )  ( post_amerge_amux_53_6 B )  ;
   - post.addOut65.d[4] ( post_aadderLeft_aadd_54_6_acx3 out )  ( post_amerge_amux_54_6 B )  ;
   - post.addOut65.d[5] ( post_aadderLeft_aadd_55_6_acx3 out )  ( post_amerge_amux_55_6 B )  ;
   - post.addOut65.d[6] ( post_aadderLeft_aadd_56_6_acx3 out )  ( post_amerge_amux_56_6 B )  ;
   - post.addOut65.d[7] ( post_aadderLeft_aadd_57_6_acx3 out )  ( post_amerge_amux_57_6 B )  ;
   - post.addOut65.r ( post_aadderLeft_adelay2_acx7 out )  ( post_amerge_ainv__L2 A )  ;
   - post.addOut65.a ( post_aadderLeft_anor B )  ( post_amerge_acelem2_acx0 out )  ( post_amerge_aor B )  ;
   - post.addOut97.d[0] ( post_amerge_amux_50_6 A )  ( post_aadderRight_aadd_50_6_acx3 out )  ;
   - post.addOut97.d[1] ( post_amerge_amux_51_6 A )  ( post_aadderRight_aadd_51_6_acx3 out )  ;
   - post.addOut97.d[2] ( post_amerge_amux_52_6 A )  ( post_aadderRight_aadd_52_6_acx3 out )  ;
   - post.addOut97.d[3] ( post_amerge_amux_53_6 A )  ( post_aadderRight_aadd_53_6_acx3 out )  ;
   - post.addOut97.d[4] ( post_amerge_amux_54_6 A )  ( post_aadderRight_aadd_54_6_acx3 out )  ;
   - post.addOut97.d[5] ( post_amerge_amux_55_6 A )  ( post_aadderRight_aadd_55_6_acx3 out )  ;
   - post.addOut97.d[6] ( post_amerge_amux_56_6 A )  ( post_aadderRight_aadd_56_6_acx3 out )  ;
   - post.addOut97.d[7] ( post_amerge_amux_57_6 A )  ( post_aadderRight_aadd_57_6_acx3 out )  ;
   - post.addOut97.r ( post_amerge_ainv__L1 A )  ( post_aadderRight_adelay2_acx7 out )  ;
   - post.addOut97.a ( post_amerge_acelem1_acx0 out )  ( post_amerge_aor A )  ( post_aadderRight_anor B )  ;
   - post.compMerge.d[0] ( post_amerge_amux_50_6 S )  ( post_amerge_amux_51_6 S )  ( post_amerge_amux_52_6 S ) 
 ( post_amerge_amux_53_6 S )  ( post_amerge_amux_54_6 S )  ( post_amerge_amux_55_6 S )  ( post_amerge_amux_56_6 S ) 
 ( post_amerge_amux_57_6 S )  ( post_amerge_ainv1__Cd A )  ( post_amerge_aand1 A )  ( post_asplit_acontrolLatch D ) 
 ( post_acp1_al_50_6 Q )  ;
   - post.compMerge.r ( post_amerge_adelay1_acx0 in_50_6 )  ( post_asplit_ainv__c A )  ( post_acp1_adelay1_acx7 out )  ;
   - post.compMerge.a ( post_amerge_adelay2_acx0 in_50_6 )  ( post_amerge_apulseG_ai A )  ( post_amerge_aor Y ) 
 ( post_acp1_anor__3 B )  ;
   - post.splitRight.r ( post_asplit_aand1 Y )  ( post_aadderRight_ainv__l1 A )  ;
   - post.srcOut97.a ( post_asplit_aor A )  ( post_asrc97_anor B )  ( post_aadderRight_apulseG_ai A ) 
 ( post_aadderRight_adelay1_acx0 in_50_6 )  ( post_aadderRight_acelem_acx0 out )  ;
   - post.srcOut97.d[0] ( post_asrc97_asetGND0 Y )  ( post_aadderRight_al2_50_6 D )  ;
   - post.srcOut97.d[1] ( post_asrc97_asetGND1 Y )  ( post_aadderRight_al2_51_6 D )  ;
   - post.srcOut97.d[2] ( post_asrc97_asetGND2 Y )  ( post_aadderRight_al2_52_6 D )  ;
   - post.srcOut97.d[3] ( post_asrc97_asetGND3 Y )  ( post_aadderRight_al2_53_6 D )  ;
   - post.srcOut97.d[4] ( post_asrc97_asetGND4 Y )  ( post_aadderRight_al2_54_6 D )  ;
   - post.srcOut97.d[5] ( post_asrc97_asetGND5 Y )  ( post_aadderRight_al2_55_6 D )  ;
   - post.srcOut97.d[6] ( post_asrc97_asetGND6 Y )  ( post_aadderRight_al2_56_6 D )  ;
   - post.srcOut97.d[7] ( post_asrc97_asetGND7 Y )  ( post_aadderRight_al2_57_6 D )  ;
   - post.srcOut97.r ( post_asrc97_anor Y )  ( post_aadderRight_ainv__l2 A )  ;
   - post.adderLeft.tmp_Rr ( post_aadderLeft_adelay2_acx0 in_50_6 )  ( post_aadderLeft_adelay1_acx7 out )  ;
   - post.adderLeft.tmp_Ra ( post_aadderLeft_ainv__r A )  ( post_aadderLeft_anor Y )  ;
   - post.adderLeft.inv_r.Y ( post_aadderLeft_ainv__r Y )  ( post_aadderLeft_acelem_acx0 in_52_6 )  ;
   - post.adderLeft.tmp[1] ( post_aadderLeft_ainv__l2 Y )  ( post_aadderLeft_aor__l2 B )  ;
   - post.adderLeft.pulse ( post_aadderLeft_apulseG_aand Y )  ( post_aadderLeft_al1_50_6 CLK )  ( post_aadderLeft_al1_51_6 CLK ) 
 ( post_aadderLeft_al1_52_6 CLK )  ( post_aadderLeft_al1_53_6 CLK )  ( post_aadderLeft_al1_54_6 CLK )  ( post_aadderLeft_al1_55_6 CLK ) 
 ( post_aadderLeft_al1_56_6 CLK )  ( post_aadderLeft_al1_57_6 CLK )  ( post_aadderLeft_al2_50_6 CLK )  ( post_aadderLeft_al2_51_6 CLK ) 
 ( post_aadderLeft_al2_52_6 CLK )  ( post_aadderLeft_al2_53_6 CLK )  ( post_aadderLeft_al2_54_6 CLK )  ( post_aadderLeft_al2_55_6 CLK ) 
 ( post_aadderLeft_al2_56_6 CLK )  ( post_aadderLeft_al2_57_6 CLK )  ;
   - post.adderLeft.in1[0] ( post_aadderLeft_aadd_50_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_50_6_acx0 in_50_6 )  ( post_aadderLeft_al1_50_6 Q )  ;
   - post.adderLeft.in2[0] ( post_aadderLeft_aadd_50_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_50_6_acx0 in_51_6 )  ( post_aadderLeft_al2_50_6 Q )  ;
   - post.adderLeft.cin0 ( post_aadderLeft_aadd_50_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_50_6_acx0 in_52_6 )  ( post_aadderLeft_atoGND Y )  ;
   - post.adderLeft.cout[0] ( post_aadderLeft_aadd_50_6_acx1 out )  ( post_aadderLeft_aadd_51_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_51_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[1] ( post_aadderLeft_aadd_51_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_51_6_acx0 in_50_6 )  ( post_aadderLeft_al1_51_6 Q )  ;
   - post.adderLeft.in2[1] ( post_aadderLeft_aadd_51_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_51_6_acx0 in_51_6 )  ( post_aadderLeft_al2_51_6 Q )  ;
   - post.adderLeft.cout[1] ( post_aadderLeft_aadd_51_6_acx1 out )  ( post_aadderLeft_aadd_52_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_52_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[2] ( post_aadderLeft_aadd_52_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_52_6_acx0 in_50_6 )  ( post_aadderLeft_al1_52_6 Q )  ;
   - post.adderLeft.in2[2] ( post_aadderLeft_aadd_52_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_52_6_acx0 in_51_6 )  ( post_aadderLeft_al2_52_6 Q )  ;
   - post.adderLeft.cout[2] ( post_aadderLeft_aadd_52_6_acx1 out )  ( post_aadderLeft_aadd_53_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_53_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[3] ( post_aadderLeft_aadd_53_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_53_6_acx0 in_50_6 )  ( post_aadderLeft_al1_53_6 Q )  ;
   - post.adderLeft.in2[3] ( post_aadderLeft_aadd_53_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_53_6_acx0 in_51_6 )  ( post_aadderLeft_al2_53_6 Q )  ;
   - post.adderLeft.cout[3] ( post_aadderLeft_aadd_53_6_acx1 out )  ( post_aadderLeft_aadd_54_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_54_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[4] ( post_aadderLeft_aadd_54_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_54_6_acx0 in_50_6 )  ( post_aadderLeft_al1_54_6 Q )  ;
   - post.adderLeft.in2[4] ( post_aadderLeft_aadd_54_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_54_6_acx0 in_51_6 )  ( post_aadderLeft_al2_54_6 Q )  ;
   - post.adderLeft.cout[4] ( post_aadderLeft_aadd_54_6_acx1 out )  ( post_aadderLeft_aadd_55_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_55_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[5] ( post_aadderLeft_aadd_55_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_55_6_acx0 in_50_6 )  ( post_aadderLeft_al1_55_6 Q )  ;
   - post.adderLeft.in2[5] ( post_aadderLeft_aadd_55_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_55_6_acx0 in_51_6 )  ( post_aadderLeft_al2_55_6 Q )  ;
   - post.adderLeft.cout[5] ( post_aadderLeft_aadd_55_6_acx1 out )  ( post_aadderLeft_aadd_56_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_56_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[6] ( post_aadderLeft_aadd_56_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_56_6_acx0 in_50_6 )  ( post_aadderLeft_al1_56_6 Q )  ;
   - post.adderLeft.in2[6] ( post_aadderLeft_aadd_56_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_56_6_acx0 in_51_6 )  ( post_aadderLeft_al2_56_6 Q )  ;
   - post.adderLeft.cout[6] ( post_aadderLeft_aadd_56_6_acx1 out )  ( post_aadderLeft_aadd_57_6_acx2 in_52_6 )  ( post_aadderLeft_aadd_57_6_acx0 in_52_6 )  ;
   - post.adderLeft.in1[7] ( post_aadderLeft_aadd_57_6_acx2 in_50_6 )  ( post_aadderLeft_aadd_57_6_acx0 in_50_6 )  ( post_aadderLeft_al1_57_6 Q )  ;
   - post.adderLeft.in2[7] ( post_aadderLeft_aadd_57_6_acx2 in_51_6 )  ( post_aadderLeft_aadd_57_6_acx0 in_51_6 )  ( post_aadderLeft_al2_57_6 Q )  ;
   - post.adderLeft.cout[7] ( post_aadderLeft_aadd_57_6_acx1 out )  ;
   - post.adderLeft.tmp[0] ( post_aadderLeft_ainv__l1 Y )  ( post_aadderLeft_aor__l1 B )  ;
   - post.adderLeft.or_l1.Y ( post_aadderLeft_aor__l1 Y )  ( post_aadderLeft_acelem_acx0 in_50_6 )  ;
   - post.adderLeft.or_l2.Y ( post_aadderLeft_aor__l2 Y )  ( post_aadderLeft_acelem_acx0 in_51_6 )  ;
   - post.adderLeft.delay2.cx5.out ( post_aadderLeft_adelay2_acx6 in_50_6 )  ( post_aadderLeft_adelay2_acx5 out )  ;
   - post.adderLeft.delay2.cx6.out ( post_aadderLeft_adelay2_acx6 out )  ( post_aadderLeft_adelay2_acx7 in_50_6 )  ;
   - post.adderLeft.delay2.cx0.out ( post_aadderLeft_adelay2_acx0 out )  ( post_aadderLeft_adelay2_acx1 in_50_6 )  ;
   - post.adderLeft.delay2.cx1.out ( post_aadderLeft_adelay2_acx2 in_50_6 )  ( post_aadderLeft_adelay2_acx1 out )  ;
   - post.adderLeft.delay2.cx2.out ( post_aadderLeft_adelay2_acx2 out )  ( post_aadderLeft_adelay2_acx3 in_50_6 )  ;
   - post.adderLeft.delay2.cx3.out ( post_aadderLeft_adelay2_acx4 in_50_6 )  ( post_aadderLeft_adelay2_acx3 out )  ;
   - post.adderLeft.delay2.cx4.out ( post_aadderLeft_adelay2_acx4 out )  ( post_aadderLeft_adelay2_acx5 in_50_6 )  ;
   - post.adderLeft.pulseG.i7.Y ( post_aadderLeft_apulseG_ai8 A )  ( post_aadderLeft_apulseG_ai7 Y )  ;
   - post.adderLeft.pulseG.i8.Y ( post_aadderLeft_apulseG_ai8 Y )  ( post_aadderLeft_apulseG_ai9 A )  ;
   - post.adderLeft.pulseG.sig_inv ( post_aadderLeft_apulseG_ai Y )  ( post_aadderLeft_apulseG_anor B )  ;
   - post.adderLeft.pulseG.sgn ( post_aadderLeft_apulseG_aand A )  ( post_aadderLeft_apulseG_anor Y )  ( post_aadderLeft_apulseG_ai1 A )  ;
   - post.adderLeft.pulseG.i9.Y ( post_aadderLeft_apulseG_aand B )  ( post_aadderLeft_apulseG_ai9 Y )  ;
   - post.adderLeft.pulseG.i3.Y ( post_aadderLeft_apulseG_ai4 A )  ( post_aadderLeft_apulseG_ai3 Y )  ;
   - post.adderLeft.pulseG.i4.Y ( post_aadderLeft_apulseG_ai4 Y )  ( post_aadderLeft_apulseG_ai5 A )  ;
   - post.adderLeft.pulseG.i6.Y ( post_aadderLeft_apulseG_ai7 A )  ( post_aadderLeft_apulseG_ai6 Y )  ;
   - post.adderLeft.pulseG.i5.Y ( post_aadderLeft_apulseG_ai6 A )  ( post_aadderLeft_apulseG_ai5 Y )  ;
   - post.adderLeft.pulseG.i2.Y ( post_aadderLeft_apulseG_ai3 A )  ( post_aadderLeft_apulseG_ai2 Y )  ;
   - post.adderLeft.pulseG.i1.Y ( post_aadderLeft_apulseG_ai2 A )  ( post_aadderLeft_apulseG_ai1 Y )  ;
   - post.adderLeft.add[0]._YC ( post_aadderLeft_aadd_50_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_50_6_acx0 out )  ( post_aadderLeft_aadd_50_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[0]._YS ( post_aadderLeft_aadd_50_6_acx2 out )  ( post_aadderLeft_aadd_50_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[1]._YC ( post_aadderLeft_aadd_51_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_51_6_acx0 out )  ( post_aadderLeft_aadd_51_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[1]._YS ( post_aadderLeft_aadd_51_6_acx2 out )  ( post_aadderLeft_aadd_51_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[2]._YC ( post_aadderLeft_aadd_52_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_52_6_acx0 out )  ( post_aadderLeft_aadd_52_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[2]._YS ( post_aadderLeft_aadd_52_6_acx2 out )  ( post_aadderLeft_aadd_52_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[3]._YC ( post_aadderLeft_aadd_53_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_53_6_acx0 out )  ( post_aadderLeft_aadd_53_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[3]._YS ( post_aadderLeft_aadd_53_6_acx2 out )  ( post_aadderLeft_aadd_53_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[4]._YC ( post_aadderLeft_aadd_54_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_54_6_acx0 out )  ( post_aadderLeft_aadd_54_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[4]._YS ( post_aadderLeft_aadd_54_6_acx2 out )  ( post_aadderLeft_aadd_54_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[5]._YC ( post_aadderLeft_aadd_55_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_55_6_acx0 out )  ( post_aadderLeft_aadd_55_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[5]._YS ( post_aadderLeft_aadd_55_6_acx2 out )  ( post_aadderLeft_aadd_55_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[6]._YC ( post_aadderLeft_aadd_56_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_56_6_acx0 out )  ( post_aadderLeft_aadd_56_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[6]._YS ( post_aadderLeft_aadd_56_6_acx2 out )  ( post_aadderLeft_aadd_56_6_acx3 in_50_6 )  ;
   - post.adderLeft.add[7]._YC ( post_aadderLeft_aadd_57_6_acx2 in_53_6 )  ( post_aadderLeft_aadd_57_6_acx0 out )  ( post_aadderLeft_aadd_57_6_acx1 in_50_6 )  ;
   - post.adderLeft.add[7]._YS ( post_aadderLeft_aadd_57_6_acx2 out )  ( post_aadderLeft_aadd_57_6_acx3 in_50_6 )  ;
   - post.adderLeft.delay1.cx5.out ( post_aadderLeft_adelay1_acx6 in_50_6 )  ( post_aadderLeft_adelay1_acx5 out )  ;
   - post.adderLeft.delay1.cx6.out ( post_aadderLeft_adelay1_acx6 out )  ( post_aadderLeft_adelay1_acx7 in_50_6 )  ;
   - post.adderLeft.delay1.cx0.out ( post_aadderLeft_adelay1_acx0 out )  ( post_aadderLeft_adelay1_acx1 in_50_6 )  ;
   - post.adderLeft.delay1.cx1.out ( post_aadderLeft_adelay1_acx2 in_50_6 )  ( post_aadderLeft_adelay1_acx1 out )  ;
   - post.adderLeft.delay1.cx2.out ( post_aadderLeft_adelay1_acx2 out )  ( post_aadderLeft_adelay1_acx3 in_50_6 )  ;
   - post.adderLeft.delay1.cx3.out ( post_aadderLeft_adelay1_acx4 in_50_6 )  ( post_aadderLeft_adelay1_acx3 out )  ;
   - post.adderLeft.delay1.cx4.out ( post_aadderLeft_adelay1_acx4 out )  ( post_aadderLeft_adelay1_acx5 in_50_6 )  ;
   - post.merge.data[0] ( post_amerge_amux_50_6 Y )  ( post_amerge_al_50_6 D )  ;
   - post.merge.data[1] ( post_amerge_amux_51_6 Y )  ( post_amerge_al_51_6 D )  ;
   - post.merge.data[2] ( post_amerge_amux_52_6 Y )  ( post_amerge_al_52_6 D )  ;
   - post.merge.data[3] ( post_amerge_amux_53_6 Y )  ( post_amerge_al_53_6 D )  ;
   - post.merge.data[4] ( post_amerge_amux_54_6 Y )  ( post_amerge_al_54_6 D )  ;
   - post.merge.data[5] ( post_amerge_amux_55_6 Y )  ( post_amerge_al_55_6 D )  ;
   - post.merge.data[6] ( post_amerge_amux_56_6 Y )  ( post_amerge_al_56_6 D )  ;
   - post.merge.data[7] ( post_amerge_amux_57_6 Y )  ( post_amerge_al_57_6 D )  ;
   - post.merge.tmpRr ( post_amerge_adelay2_acx7 out )  ( post_amerge_adelay3_acx0 in_50_6 )  ;
   - post.merge.pulse ( post_amerge_apulseG_aand Y )  ( post_amerge_al_50_6 CLK )  ( post_amerge_al_51_6 CLK ) 
 ( post_amerge_al_52_6 CLK )  ( post_amerge_al_53_6 CLK )  ( post_amerge_al_54_6 CLK )  ( post_amerge_al_55_6 CLK ) 
 ( post_amerge_al_56_6 CLK )  ( post_amerge_al_57_6 CLK )  ;
   - post.merge.inv_Rd3.A ( post_amerge_ainv__Rd3 A )  ( post_amerge_al_52_6 Q )  ;
   - post.merge.inv_Rd1.A ( post_amerge_al_50_6 Q )  ( post_amerge_ainv__Rd1 A )  ;
   - post.merge.inv_Rd2.A ( post_amerge_al_51_6 Q )  ( post_amerge_ainv__Rd2 A )  ;
   - post.merge.inv_Rd4.A ( post_amerge_al_53_6 Q )  ( post_amerge_ainv__Rd4 A )  ;
   - post.merge.inv_Rd5.A ( post_amerge_al_54_6 Q )  ( post_amerge_ainv__Rd5 A )  ;
   - post.merge.inv_Rd6.A ( post_amerge_al_55_6 Q )  ( post_amerge_ainv__Rd6 A )  ;
   - post.merge.inv_Rd7.A ( post_amerge_al_56_6 Q )  ( post_amerge_ainv__Rd7 A )  ;
   - post.merge.inv_Rd8.A ( post_amerge_al_57_6 Q )  ( post_amerge_ainv__Rd8 A )  ;
   - post.merge.tmp[0] ( post_amerge_aor__L1 B )  ( post_amerge_ainv__L1 Y )  ;
   - post.merge.or_L1.Y ( post_amerge_aor__L1 Y )  ( post_amerge_acelem1_acx0 in_50_6 )  ;
   - post.merge.tmp[3] ( post_amerge_aor__Cf B )  ( post_amerge_ainv__Cf Y )  ;
   - post.merge.or_Cf.Y ( post_amerge_aor__Cf Y )  ( post_amerge_acelem2_acx0 in_51_6 )  ;
   - post.merge.CdInv ( post_amerge_aand2 A )  ( post_amerge_ainv1__Cd Y )  ;
   - post.merge.Crbuff ( post_amerge_aand2 B )  ( post_amerge_adelay1_acx7 out )  ( post_amerge_aand1 B )  ;
   - post.merge.tmpCf ( post_amerge_aand2 Y )  ( post_amerge_ainv__Cf A )  ;
   - post.merge.tmp_Ra ( post_amerge_anor__Ra Y )  ( post_amerge_ainv__Ra A )  ;
   - post.merge.tmp[1] ( post_amerge_ainv__L2 Y )  ( post_amerge_aor__L2 B )  ;
   - post.merge.or_L2.Y ( post_amerge_aor__L2 Y )  ( post_amerge_acelem2_acx0 in_50_6 )  ;
   - post.merge.inv_Ra.Y ( post_amerge_ainv__Ra Y )  ( post_amerge_acelem1_acx0 in_52_6 )  ( post_amerge_acelem2_acx0 in_52_6 )  ;
   - post.merge.tmp[2] ( post_amerge_aor__Ct B )  ( post_amerge_ainv__Ct Y )  ;
   - post.merge.or_Ct.Y ( post_amerge_aor__Ct Y )  ( post_amerge_acelem1_acx0 in_51_6 )  ;
   - post.merge.tmpCt ( post_amerge_ainv__Ct A )  ( post_amerge_aand1 Y )  ;
   - post.merge.delay2.cx5.out ( post_amerge_adelay2_acx6 in_50_6 )  ( post_amerge_adelay2_acx5 out )  ;
   - post.merge.delay2.cx6.out ( post_amerge_adelay2_acx6 out )  ( post_amerge_adelay2_acx7 in_50_6 )  ;
   - post.merge.delay2.cx0.out ( post_amerge_adelay2_acx0 out )  ( post_amerge_adelay2_acx1 in_50_6 )  ;
   - post.merge.delay2.cx1.out ( post_amerge_adelay2_acx2 in_50_6 )  ( post_amerge_adelay2_acx1 out )  ;
   - post.merge.delay2.cx2.out ( post_amerge_adelay2_acx2 out )  ( post_amerge_adelay2_acx3 in_50_6 )  ;
   - post.merge.delay2.cx3.out ( post_amerge_adelay2_acx4 in_50_6 )  ( post_amerge_adelay2_acx3 out )  ;
   - post.merge.delay2.cx4.out ( post_amerge_adelay2_acx4 out )  ( post_amerge_adelay2_acx5 in_50_6 )  ;
   - post.merge.pulseG.i7.Y ( post_amerge_apulseG_ai8 A )  ( post_amerge_apulseG_ai7 Y )  ;
   - post.merge.pulseG.i8.Y ( post_amerge_apulseG_ai8 Y )  ( post_amerge_apulseG_ai9 A )  ;
   - post.merge.pulseG.sig_inv ( post_amerge_apulseG_ai Y )  ( post_amerge_apulseG_anor B )  ;
   - post.merge.pulseG.sgn ( post_amerge_apulseG_aand A )  ( post_amerge_apulseG_anor Y )  ( post_amerge_apulseG_ai1 A )  ;
   - post.merge.pulseG.i9.Y ( post_amerge_apulseG_aand B )  ( post_amerge_apulseG_ai9 Y )  ;
   - post.merge.pulseG.i3.Y ( post_amerge_apulseG_ai4 A )  ( post_amerge_apulseG_ai3 Y )  ;
   - post.merge.pulseG.i4.Y ( post_amerge_apulseG_ai4 Y )  ( post_amerge_apulseG_ai5 A )  ;
   - post.merge.pulseG.i6.Y ( post_amerge_apulseG_ai7 A )  ( post_amerge_apulseG_ai6 Y )  ;
   - post.merge.pulseG.i5.Y ( post_amerge_apulseG_ai6 A )  ( post_amerge_apulseG_ai5 Y )  ;
   - post.merge.pulseG.i2.Y ( post_amerge_apulseG_ai3 A )  ( post_amerge_apulseG_ai2 Y )  ;
   - post.merge.pulseG.i1.Y ( post_amerge_apulseG_ai2 A )  ( post_amerge_apulseG_ai1 Y )  ;
   - post.merge.delay3.cx5.out ( post_amerge_adelay3_acx6 in_50_6 )  ( post_amerge_adelay3_acx5 out )  ;
   - post.merge.delay3.cx6.out ( post_amerge_adelay3_acx6 out )  ( post_amerge_adelay3_acx7 in_50_6 )  ;
   - post.merge.delay3.cx0.out ( post_amerge_adelay3_acx0 out )  ( post_amerge_adelay3_acx1 in_50_6 )  ;
   - post.merge.delay3.cx1.out ( post_amerge_adelay3_acx2 in_50_6 )  ( post_amerge_adelay3_acx1 out )  ;
   - post.merge.delay3.cx2.out ( post_amerge_adelay3_acx2 out )  ( post_amerge_adelay3_acx3 in_50_6 )  ;
   - post.merge.delay3.cx3.out ( post_amerge_adelay3_acx4 in_50_6 )  ( post_amerge_adelay3_acx3 out )  ;
   - post.merge.delay3.cx4.out ( post_amerge_adelay3_acx4 out )  ( post_amerge_adelay3_acx5 in_50_6 )  ;
   - post.merge.delay1.cx5.out ( post_amerge_adelay1_acx6 in_50_6 )  ( post_amerge_adelay1_acx5 out )  ;
   - post.merge.delay1.cx6.out ( post_amerge_adelay1_acx6 out )  ( post_amerge_adelay1_acx7 in_50_6 )  ;
   - post.merge.delay1.cx0.out ( post_amerge_adelay1_acx0 out )  ( post_amerge_adelay1_acx1 in_50_6 )  ;
   - post.merge.delay1.cx1.out ( post_amerge_adelay1_acx2 in_50_6 )  ( post_amerge_adelay1_acx1 out )  ;
   - post.merge.delay1.cx2.out ( post_amerge_adelay1_acx2 out )  ( post_amerge_adelay1_acx3 in_50_6 )  ;
   - post.merge.delay1.cx3.out ( post_amerge_adelay1_acx4 in_50_6 )  ( post_amerge_adelay1_acx3 out )  ;
   - post.merge.delay1.cx4.out ( post_amerge_adelay1_acx4 out )  ( post_amerge_adelay1_acx5 in_50_6 )  ;
   - post.split.tmpRr ( post_asplit_adelay2_acx0 in_50_6 )  ( post_asplit_adelay1_acx7 out )  ;
   - post.split.outRequest ( post_asplit_adelay2_acx7 out )  ( post_asplit_aand2 A )  ( post_asplit_aand1 A )  ;
   - post.split.pulse ( post_asplit_apulseG_aand Y )  ( post_asplit_acontrolLatch CLK )  ( post_asplit_al_50_6 CLK ) 
 ( post_asplit_al_51_6 CLK )  ( post_asplit_al_52_6 CLK )  ( post_asplit_al_53_6 CLK )  ( post_asplit_al_54_6 CLK ) 
 ( post_asplit_al_55_6 CLK )  ( post_asplit_al_56_6 CLK )  ( post_asplit_al_57_6 CLK )  ;
   - post.split.tmp ( post_asplit_ainv__r A )  ( post_asplit_anor__R Y )  ;
   - post.split.inv_r.Y ( post_asplit_ainv__r Y )  ( post_asplit_acelem_acx0 in_52_6 )  ;
   - post.split.LrTemp ( post_asplit_ainv__l Y )  ( post_asplit_aor1 B )  ;
   - post.split.or1.Y ( post_asplit_aor1 Y )  ( post_asplit_acelem_acx0 in_50_6 )  ;
   - post.split.controlOut ( post_asplit_ainv__ctr A )  ( post_asplit_acontrolLatch Q )  ( post_asplit_aand1 B )  ;
   - post.split.ctrlOut_inv ( post_asplit_ainv__ctr Y )  ( post_asplit_aand2 B )  ;
   - post.split.RaTemp ( post_asplit_anor__R B )  ( post_asplit_aor Y )  ;
   - post.split.CrTemp ( post_asplit_aor2 B )  ( post_asplit_ainv__c Y )  ;
   - post.split.or2.Y ( post_asplit_aor2 Y )  ( post_asplit_acelem_acx0 in_51_6 )  ;
   - post.split.delay2.cx5.out ( post_asplit_adelay2_acx6 in_50_6 )  ( post_asplit_adelay2_acx5 out )  ;
   - post.split.delay2.cx6.out ( post_asplit_adelay2_acx6 out )  ( post_asplit_adelay2_acx7 in_50_6 )  ;
   - post.split.delay2.cx0.out ( post_asplit_adelay2_acx0 out )  ( post_asplit_adelay2_acx1 in_50_6 )  ;
   - post.split.delay2.cx1.out ( post_asplit_adelay2_acx2 in_50_6 )  ( post_asplit_adelay2_acx1 out )  ;
   - post.split.delay2.cx2.out ( post_asplit_adelay2_acx2 out )  ( post_asplit_adelay2_acx3 in_50_6 )  ;
   - post.split.delay2.cx3.out ( post_asplit_adelay2_acx4 in_50_6 )  ( post_asplit_adelay2_acx3 out )  ;
   - post.split.delay2.cx4.out ( post_asplit_adelay2_acx4 out )  ( post_asplit_adelay2_acx5 in_50_6 )  ;
   - post.split.pulseG.i7.Y ( post_asplit_apulseG_ai8 A )  ( post_asplit_apulseG_ai7 Y )  ;
   - post.split.pulseG.i8.Y ( post_asplit_apulseG_ai8 Y )  ( post_asplit_apulseG_ai9 A )  ;
   - post.split.pulseG.sig_inv ( post_asplit_apulseG_ai Y )  ( post_asplit_apulseG_anor B )  ;
   - post.split.pulseG.sgn ( post_asplit_apulseG_aand A )  ( post_asplit_apulseG_anor Y )  ( post_asplit_apulseG_ai1 A )  ;
   - post.split.pulseG.i9.Y ( post_asplit_apulseG_aand B )  ( post_asplit_apulseG_ai9 Y )  ;
   - post.split.pulseG.i3.Y ( post_asplit_apulseG_ai4 A )  ( post_asplit_apulseG_ai3 Y )  ;
   - post.split.pulseG.i4.Y ( post_asplit_apulseG_ai4 Y )  ( post_asplit_apulseG_ai5 A )  ;
   - post.split.pulseG.i6.Y ( post_asplit_apulseG_ai7 A )  ( post_asplit_apulseG_ai6 Y )  ;
   - post.split.pulseG.i5.Y ( post_asplit_apulseG_ai6 A )  ( post_asplit_apulseG_ai5 Y )  ;
   - post.split.pulseG.i2.Y ( post_asplit_apulseG_ai3 A )  ( post_asplit_apulseG_ai2 Y )  ;
   - post.split.pulseG.i1.Y ( post_asplit_apulseG_ai2 A )  ( post_asplit_apulseG_ai1 Y )  ;
   - post.split.delay1.cx5.out ( post_asplit_adelay1_acx6 in_50_6 )  ( post_asplit_adelay1_acx5 out )  ;
   - post.split.delay1.cx6.out ( post_asplit_adelay1_acx6 out )  ( post_asplit_adelay1_acx7 in_50_6 )  ;
   - post.split.delay1.cx0.out ( post_asplit_adelay1_acx0 out )  ( post_asplit_adelay1_acx1 in_50_6 )  ;
   - post.split.delay1.cx1.out ( post_asplit_adelay1_acx2 in_50_6 )  ( post_asplit_adelay1_acx1 out )  ;
   - post.split.delay1.cx2.out ( post_asplit_adelay1_acx2 out )  ( post_asplit_adelay1_acx3 in_50_6 )  ;
   - post.split.delay1.cx3.out ( post_asplit_adelay1_acx4 in_50_6 )  ( post_asplit_adelay1_acx3 out )  ;
   - post.split.delay1.cx4.out ( post_asplit_adelay1_acx4 out )  ( post_asplit_adelay1_acx5 in_50_6 )  ;
   - post.cp1.pulse ( post_acp1_apulseG_aand Y )  ( post_acp1_al_50_6 CLK )  ;
   - post.cp1.tmp[0] ( post_acp1_aor__1 B )  ( post_acp1_ainv__3 Y )  ;
   - post.cp1.or_1.Y ( post_acp1_aor__1 Y )  ( post_acp1_acelem_acx0 in_50_6 )  ;
   - post.cp1.tmp[1] ( post_acp1_ainv__1 A )  ( post_acp1_anor__2 Y )  ;
   - post.cp1.inv_1.Y ( post_acp1_ainv__1 Y )  ( post_acp1_acelem_acx0 in_51_6 )  ;
   - post.cp1.tmp[2] ( post_acp1_ainv__2 A )  ( post_acp1_anor__3 Y )  ;
   - post.cp1.inv_2.Y ( post_acp1_ainv__2 Y )  ( post_acp1_acelem_acx0 in_52_6 )  ;
   - post.cp1.pulseG.i7.Y ( post_acp1_apulseG_ai8 A )  ( post_acp1_apulseG_ai7 Y )  ;
   - post.cp1.pulseG.i8.Y ( post_acp1_apulseG_ai8 Y )  ( post_acp1_apulseG_ai9 A )  ;
   - post.cp1.pulseG.sig_inv ( post_acp1_apulseG_ai Y )  ( post_acp1_apulseG_anor B )  ;
   - post.cp1.pulseG.sgn ( post_acp1_apulseG_aand A )  ( post_acp1_apulseG_anor Y )  ( post_acp1_apulseG_ai1 A )  ;
   - post.cp1.pulseG.i9.Y ( post_acp1_apulseG_aand B )  ( post_acp1_apulseG_ai9 Y )  ;
   - post.cp1.pulseG.i3.Y ( post_acp1_apulseG_ai4 A )  ( post_acp1_apulseG_ai3 Y )  ;
   - post.cp1.pulseG.i4.Y ( post_acp1_apulseG_ai4 Y )  ( post_acp1_apulseG_ai5 A )  ;
   - post.cp1.pulseG.i6.Y ( post_acp1_apulseG_ai7 A )  ( post_acp1_apulseG_ai6 Y )  ;
   - post.cp1.pulseG.i5.Y ( post_acp1_apulseG_ai6 A )  ( post_acp1_apulseG_ai5 Y )  ;
   - post.cp1.pulseG.i2.Y ( post_acp1_apulseG_ai3 A )  ( post_acp1_apulseG_ai2 Y )  ;
   - post.cp1.pulseG.i1.Y ( post_acp1_apulseG_ai2 A )  ( post_acp1_apulseG_ai1 Y )  ;
   - post.cp1.delay1.cx5.out ( post_acp1_adelay1_acx6 in_50_6 )  ( post_acp1_adelay1_acx5 out )  ;
   - post.cp1.delay1.cx6.out ( post_acp1_adelay1_acx6 out )  ( post_acp1_adelay1_acx7 in_50_6 )  ;
   - post.cp1.delay1.cx0.out ( post_acp1_adelay1_acx0 out )  ( post_acp1_adelay1_acx1 in_50_6 )  ;
   - post.cp1.delay1.cx1.out ( post_acp1_adelay1_acx2 in_50_6 )  ( post_acp1_adelay1_acx1 out )  ;
   - post.cp1.delay1.cx2.out ( post_acp1_adelay1_acx2 out )  ( post_acp1_adelay1_acx3 in_50_6 )  ;
   - post.cp1.delay1.cx3.out ( post_acp1_adelay1_acx4 in_50_6 )  ( post_acp1_adelay1_acx3 out )  ;
   - post.cp1.delay1.cx4.out ( post_acp1_adelay1_acx4 out )  ( post_acp1_adelay1_acx5 in_50_6 )  ;
   - post.adderRight.tmp_Rr ( post_aadderRight_adelay2_acx0 in_50_6 )  ( post_aadderRight_adelay1_acx7 out )  ;
   - post.adderRight.tmp_Ra ( post_aadderRight_ainv__r A )  ( post_aadderRight_anor Y )  ;
   - post.adderRight.inv_r.Y ( post_aadderRight_ainv__r Y )  ( post_aadderRight_acelem_acx0 in_52_6 )  ;
   - post.adderRight.tmp[1] ( post_aadderRight_ainv__l2 Y )  ( post_aadderRight_aor__l2 B )  ;
   - post.adderRight.pulse ( post_aadderRight_apulseG_aand Y )  ( post_aadderRight_al1_50_6 CLK )  ( post_aadderRight_al1_51_6 CLK ) 
 ( post_aadderRight_al1_52_6 CLK )  ( post_aadderRight_al1_53_6 CLK )  ( post_aadderRight_al1_54_6 CLK )  ( post_aadderRight_al1_55_6 CLK ) 
 ( post_aadderRight_al1_56_6 CLK )  ( post_aadderRight_al1_57_6 CLK )  ( post_aadderRight_al2_50_6 CLK )  ( post_aadderRight_al2_51_6 CLK ) 
 ( post_aadderRight_al2_52_6 CLK )  ( post_aadderRight_al2_53_6 CLK )  ( post_aadderRight_al2_54_6 CLK )  ( post_aadderRight_al2_55_6 CLK ) 
 ( post_aadderRight_al2_56_6 CLK )  ( post_aadderRight_al2_57_6 CLK )  ;
   - post.adderRight.in1[0] ( post_aadderRight_aadd_50_6_acx2 in_50_6 )  ( post_aadderRight_aadd_50_6_acx0 in_50_6 )  ( post_aadderRight_al1_50_6 Q )  ;
   - post.adderRight.in2[0] ( post_aadderRight_aadd_50_6_acx2 in_51_6 )  ( post_aadderRight_aadd_50_6_acx0 in_51_6 )  ( post_aadderRight_al2_50_6 Q )  ;
   - post.adderRight.cin0 ( post_aadderRight_aadd_50_6_acx2 in_52_6 )  ( post_aadderRight_aadd_50_6_acx0 in_52_6 )  ( post_aadderRight_atoGND Y )  ;
   - post.adderRight.cout[0] ( post_aadderRight_aadd_50_6_acx1 out )  ( post_aadderRight_aadd_51_6_acx2 in_52_6 )  ( post_aadderRight_aadd_51_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[1] ( post_aadderRight_aadd_51_6_acx2 in_50_6 )  ( post_aadderRight_aadd_51_6_acx0 in_50_6 )  ( post_aadderRight_al1_51_6 Q )  ;
   - post.adderRight.in2[1] ( post_aadderRight_aadd_51_6_acx2 in_51_6 )  ( post_aadderRight_aadd_51_6_acx0 in_51_6 )  ( post_aadderRight_al2_51_6 Q )  ;
   - post.adderRight.cout[1] ( post_aadderRight_aadd_51_6_acx1 out )  ( post_aadderRight_aadd_52_6_acx2 in_52_6 )  ( post_aadderRight_aadd_52_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[2] ( post_aadderRight_aadd_52_6_acx2 in_50_6 )  ( post_aadderRight_aadd_52_6_acx0 in_50_6 )  ( post_aadderRight_al1_52_6 Q )  ;
   - post.adderRight.in2[2] ( post_aadderRight_aadd_52_6_acx2 in_51_6 )  ( post_aadderRight_aadd_52_6_acx0 in_51_6 )  ( post_aadderRight_al2_52_6 Q )  ;
   - post.adderRight.cout[2] ( post_aadderRight_aadd_52_6_acx1 out )  ( post_aadderRight_aadd_53_6_acx2 in_52_6 )  ( post_aadderRight_aadd_53_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[3] ( post_aadderRight_aadd_53_6_acx2 in_50_6 )  ( post_aadderRight_aadd_53_6_acx0 in_50_6 )  ( post_aadderRight_al1_53_6 Q )  ;
   - post.adderRight.in2[3] ( post_aadderRight_aadd_53_6_acx2 in_51_6 )  ( post_aadderRight_aadd_53_6_acx0 in_51_6 )  ( post_aadderRight_al2_53_6 Q )  ;
   - post.adderRight.cout[3] ( post_aadderRight_aadd_53_6_acx1 out )  ( post_aadderRight_aadd_54_6_acx2 in_52_6 )  ( post_aadderRight_aadd_54_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[4] ( post_aadderRight_aadd_54_6_acx2 in_50_6 )  ( post_aadderRight_aadd_54_6_acx0 in_50_6 )  ( post_aadderRight_al1_54_6 Q )  ;
   - post.adderRight.in2[4] ( post_aadderRight_aadd_54_6_acx2 in_51_6 )  ( post_aadderRight_aadd_54_6_acx0 in_51_6 )  ( post_aadderRight_al2_54_6 Q )  ;
   - post.adderRight.cout[4] ( post_aadderRight_aadd_54_6_acx1 out )  ( post_aadderRight_aadd_55_6_acx2 in_52_6 )  ( post_aadderRight_aadd_55_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[5] ( post_aadderRight_aadd_55_6_acx2 in_50_6 )  ( post_aadderRight_aadd_55_6_acx0 in_50_6 )  ( post_aadderRight_al1_55_6 Q )  ;
   - post.adderRight.in2[5] ( post_aadderRight_aadd_55_6_acx2 in_51_6 )  ( post_aadderRight_aadd_55_6_acx0 in_51_6 )  ( post_aadderRight_al2_55_6 Q )  ;
   - post.adderRight.cout[5] ( post_aadderRight_aadd_55_6_acx1 out )  ( post_aadderRight_aadd_56_6_acx2 in_52_6 )  ( post_aadderRight_aadd_56_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[6] ( post_aadderRight_aadd_56_6_acx2 in_50_6 )  ( post_aadderRight_aadd_56_6_acx0 in_50_6 )  ( post_aadderRight_al1_56_6 Q )  ;
   - post.adderRight.in2[6] ( post_aadderRight_aadd_56_6_acx2 in_51_6 )  ( post_aadderRight_aadd_56_6_acx0 in_51_6 )  ( post_aadderRight_al2_56_6 Q )  ;
   - post.adderRight.cout[6] ( post_aadderRight_aadd_56_6_acx1 out )  ( post_aadderRight_aadd_57_6_acx2 in_52_6 )  ( post_aadderRight_aadd_57_6_acx0 in_52_6 )  ;
   - post.adderRight.in1[7] ( post_aadderRight_aadd_57_6_acx2 in_50_6 )  ( post_aadderRight_aadd_57_6_acx0 in_50_6 )  ( post_aadderRight_al1_57_6 Q )  ;
   - post.adderRight.in2[7] ( post_aadderRight_aadd_57_6_acx2 in_51_6 )  ( post_aadderRight_aadd_57_6_acx0 in_51_6 )  ( post_aadderRight_al2_57_6 Q )  ;
   - post.adderRight.cout[7] ( post_aadderRight_aadd_57_6_acx1 out )  ;
   - post.adderRight.tmp[0] ( post_aadderRight_ainv__l1 Y )  ( post_aadderRight_aor__l1 B )  ;
   - post.adderRight.or_l1.Y ( post_aadderRight_aor__l1 Y )  ( post_aadderRight_acelem_acx0 in_50_6 )  ;
   - post.adderRight.or_l2.Y ( post_aadderRight_aor__l2 Y )  ( post_aadderRight_acelem_acx0 in_51_6 )  ;
   - post.adderRight.delay2.cx5.out ( post_aadderRight_adelay2_acx6 in_50_6 )  ( post_aadderRight_adelay2_acx5 out )  ;
   - post.adderRight.delay2.cx6.out ( post_aadderRight_adelay2_acx6 out )  ( post_aadderRight_adelay2_acx7 in_50_6 )  ;
   - post.adderRight.delay2.cx0.out ( post_aadderRight_adelay2_acx0 out )  ( post_aadderRight_adelay2_acx1 in_50_6 )  ;
   - post.adderRight.delay2.cx1.out ( post_aadderRight_adelay2_acx2 in_50_6 )  ( post_aadderRight_adelay2_acx1 out )  ;
   - post.adderRight.delay2.cx2.out ( post_aadderRight_adelay2_acx2 out )  ( post_aadderRight_adelay2_acx3 in_50_6 )  ;
   - post.adderRight.delay2.cx3.out ( post_aadderRight_adelay2_acx4 in_50_6 )  ( post_aadderRight_adelay2_acx3 out )  ;
   - post.adderRight.delay2.cx4.out ( post_aadderRight_adelay2_acx4 out )  ( post_aadderRight_adelay2_acx5 in_50_6 )  ;
   - post.adderRight.pulseG.i7.Y ( post_aadderRight_apulseG_ai8 A )  ( post_aadderRight_apulseG_ai7 Y )  ;
   - post.adderRight.pulseG.i8.Y ( post_aadderRight_apulseG_ai8 Y )  ( post_aadderRight_apulseG_ai9 A )  ;
   - post.adderRight.pulseG.sig_inv ( post_aadderRight_apulseG_ai Y )  ( post_aadderRight_apulseG_anor B )  ;
   - post.adderRight.pulseG.sgn ( post_aadderRight_apulseG_aand A )  ( post_aadderRight_apulseG_anor Y )  ( post_aadderRight_apulseG_ai1 A )  ;
   - post.adderRight.pulseG.i9.Y ( post_aadderRight_apulseG_aand B )  ( post_aadderRight_apulseG_ai9 Y )  ;
   - post.adderRight.pulseG.i3.Y ( post_aadderRight_apulseG_ai4 A )  ( post_aadderRight_apulseG_ai3 Y )  ;
   - post.adderRight.pulseG.i4.Y ( post_aadderRight_apulseG_ai4 Y )  ( post_aadderRight_apulseG_ai5 A )  ;
   - post.adderRight.pulseG.i6.Y ( post_aadderRight_apulseG_ai7 A )  ( post_aadderRight_apulseG_ai6 Y )  ;
   - post.adderRight.pulseG.i5.Y ( post_aadderRight_apulseG_ai6 A )  ( post_aadderRight_apulseG_ai5 Y )  ;
   - post.adderRight.pulseG.i2.Y ( post_aadderRight_apulseG_ai3 A )  ( post_aadderRight_apulseG_ai2 Y )  ;
   - post.adderRight.pulseG.i1.Y ( post_aadderRight_apulseG_ai2 A )  ( post_aadderRight_apulseG_ai1 Y )  ;
   - post.adderRight.add[0]._YC ( post_aadderRight_aadd_50_6_acx2 in_53_6 )  ( post_aadderRight_aadd_50_6_acx0 out )  ( post_aadderRight_aadd_50_6_acx1 in_50_6 )  ;
   - post.adderRight.add[0]._YS ( post_aadderRight_aadd_50_6_acx2 out )  ( post_aadderRight_aadd_50_6_acx3 in_50_6 )  ;
   - post.adderRight.add[1]._YC ( post_aadderRight_aadd_51_6_acx2 in_53_6 )  ( post_aadderRight_aadd_51_6_acx0 out )  ( post_aadderRight_aadd_51_6_acx1 in_50_6 )  ;
   - post.adderRight.add[1]._YS ( post_aadderRight_aadd_51_6_acx2 out )  ( post_aadderRight_aadd_51_6_acx3 in_50_6 )  ;
   - post.adderRight.add[2]._YC ( post_aadderRight_aadd_52_6_acx2 in_53_6 )  ( post_aadderRight_aadd_52_6_acx0 out )  ( post_aadderRight_aadd_52_6_acx1 in_50_6 )  ;
   - post.adderRight.add[2]._YS ( post_aadderRight_aadd_52_6_acx2 out )  ( post_aadderRight_aadd_52_6_acx3 in_50_6 )  ;
   - post.adderRight.add[3]._YC ( post_aadderRight_aadd_53_6_acx2 in_53_6 )  ( post_aadderRight_aadd_53_6_acx0 out )  ( post_aadderRight_aadd_53_6_acx1 in_50_6 )  ;
   - post.adderRight.add[3]._YS ( post_aadderRight_aadd_53_6_acx2 out )  ( post_aadderRight_aadd_53_6_acx3 in_50_6 )  ;
   - post.adderRight.add[4]._YC ( post_aadderRight_aadd_54_6_acx2 in_53_6 )  ( post_aadderRight_aadd_54_6_acx0 out )  ( post_aadderRight_aadd_54_6_acx1 in_50_6 )  ;
   - post.adderRight.add[4]._YS ( post_aadderRight_aadd_54_6_acx2 out )  ( post_aadderRight_aadd_54_6_acx3 in_50_6 )  ;
   - post.adderRight.add[5]._YC ( post_aadderRight_aadd_55_6_acx2 in_53_6 )  ( post_aadderRight_aadd_55_6_acx0 out )  ( post_aadderRight_aadd_55_6_acx1 in_50_6 )  ;
   - post.adderRight.add[5]._YS ( post_aadderRight_aadd_55_6_acx2 out )  ( post_aadderRight_aadd_55_6_acx3 in_50_6 )  ;
   - post.adderRight.add[6]._YC ( post_aadderRight_aadd_56_6_acx2 in_53_6 )  ( post_aadderRight_aadd_56_6_acx0 out )  ( post_aadderRight_aadd_56_6_acx1 in_50_6 )  ;
   - post.adderRight.add[6]._YS ( post_aadderRight_aadd_56_6_acx2 out )  ( post_aadderRight_aadd_56_6_acx3 in_50_6 )  ;
   - post.adderRight.add[7]._YC ( post_aadderRight_aadd_57_6_acx2 in_53_6 )  ( post_aadderRight_aadd_57_6_acx0 out )  ( post_aadderRight_aadd_57_6_acx1 in_50_6 )  ;
   - post.adderRight.add[7]._YS ( post_aadderRight_aadd_57_6_acx2 out )  ( post_aadderRight_aadd_57_6_acx3 in_50_6 )  ;
   - post.adderRight.delay1.cx5.out ( post_aadderRight_adelay1_acx6 in_50_6 )  ( post_aadderRight_adelay1_acx5 out )  ;
   - post.adderRight.delay1.cx6.out ( post_aadderRight_adelay1_acx6 out )  ( post_aadderRight_adelay1_acx7 in_50_6 )  ;
   - post.adderRight.delay1.cx0.out ( post_aadderRight_adelay1_acx0 out )  ( post_aadderRight_adelay1_acx1 in_50_6 )  ;
   - post.adderRight.delay1.cx1.out ( post_aadderRight_adelay1_acx2 in_50_6 )  ( post_aadderRight_adelay1_acx1 out )  ;
   - post.adderRight.delay1.cx2.out ( post_aadderRight_adelay1_acx2 out )  ( post_aadderRight_adelay1_acx3 in_50_6 )  ;
   - post.adderRight.delay1.cx3.out ( post_aadderRight_adelay1_acx4 in_50_6 )  ( post_aadderRight_adelay1_acx3 out )  ;
   - post.adderRight.delay1.cx4.out ( post_aadderRight_adelay1_acx4 out )  ( post_aadderRight_adelay1_acx5 in_50_6 )  ;
   - copy_P_comparisons.pulse ( copy__P__comparisons_apulseG_aand Y )  ( copy__P__comparisons_al_50_6 CLK )  ( copy__P__comparisons_al_51_6 CLK ) 
 ( copy__P__comparisons_al_52_6 CLK )  ( copy__P__comparisons_al_53_6 CLK )  ( copy__P__comparisons_al_54_6 CLK )  ( copy__P__comparisons_al_55_6 CLK ) 
 ( copy__P__comparisons_al_56_6 CLK )  ( copy__P__comparisons_al_57_6 CLK )  ;
   - copy_P_comparisons.tmp[0] ( copy__P__comparisons_aor__1 B )  ( copy__P__comparisons_ainv__3 Y )  ;
   - copy_P_comparisons.or_1.Y ( copy__P__comparisons_aor__1 Y )  ( copy__P__comparisons_acelem_acx0 in_50_6 )  ;
   - copy_P_comparisons.tmp[1] ( copy__P__comparisons_ainv__1 A )  ( copy__P__comparisons_anor__2 Y )  ;
   - copy_P_comparisons.inv_1.Y ( copy__P__comparisons_ainv__1 Y )  ( copy__P__comparisons_acelem_acx0 in_51_6 )  ;
   - copy_P_comparisons.tmp[2] ( copy__P__comparisons_ainv__2 A )  ( copy__P__comparisons_anor__3 Y )  ;
   - copy_P_comparisons.inv_2.Y ( copy__P__comparisons_ainv__2 Y )  ( copy__P__comparisons_acelem_acx0 in_52_6 )  ;
   - copy_P_comparisons.pulseG.i7.Y ( copy__P__comparisons_apulseG_ai8 A )  ( copy__P__comparisons_apulseG_ai7 Y )  ;
   - copy_P_comparisons.pulseG.i8.Y ( copy__P__comparisons_apulseG_ai8 Y )  ( copy__P__comparisons_apulseG_ai9 A )  ;
   - copy_P_comparisons.pulseG.sig_inv ( copy__P__comparisons_apulseG_ai Y )  ( copy__P__comparisons_apulseG_anor B )  ;
   - copy_P_comparisons.pulseG.sgn ( copy__P__comparisons_apulseG_aand A )  ( copy__P__comparisons_apulseG_anor Y )  ( copy__P__comparisons_apulseG_ai1 A )  ;
   - copy_P_comparisons.pulseG.i9.Y ( copy__P__comparisons_apulseG_aand B )  ( copy__P__comparisons_apulseG_ai9 Y )  ;
   - copy_P_comparisons.pulseG.i3.Y ( copy__P__comparisons_apulseG_ai4 A )  ( copy__P__comparisons_apulseG_ai3 Y )  ;
   - copy_P_comparisons.pulseG.i4.Y ( copy__P__comparisons_apulseG_ai4 Y )  ( copy__P__comparisons_apulseG_ai5 A )  ;
   - copy_P_comparisons.pulseG.i6.Y ( copy__P__comparisons_apulseG_ai7 A )  ( copy__P__comparisons_apulseG_ai6 Y )  ;
   - copy_P_comparisons.pulseG.i5.Y ( copy__P__comparisons_apulseG_ai6 A )  ( copy__P__comparisons_apulseG_ai5 Y )  ;
   - copy_P_comparisons.pulseG.i2.Y ( copy__P__comparisons_apulseG_ai3 A )  ( copy__P__comparisons_apulseG_ai2 Y )  ;
   - copy_P_comparisons.pulseG.i1.Y ( copy__P__comparisons_apulseG_ai2 A )  ( copy__P__comparisons_apulseG_ai1 Y )  ;
   - copy_P_comparisons.delay1.cx5.out ( copy__P__comparisons_adelay1_acx6 in_50_6 )  ( copy__P__comparisons_adelay1_acx5 out )  ;
   - copy_P_comparisons.delay1.cx6.out ( copy__P__comparisons_adelay1_acx6 out )  ( copy__P__comparisons_adelay1_acx7 in_50_6 )  ;
   - copy_P_comparisons.delay1.cx0.out ( copy__P__comparisons_adelay1_acx0 out )  ( copy__P__comparisons_adelay1_acx1 in_50_6 )  ;
   - copy_P_comparisons.delay1.cx1.out ( copy__P__comparisons_adelay1_acx2 in_50_6 )  ( copy__P__comparisons_adelay1_acx1 out )  ;
   - copy_P_comparisons.delay1.cx2.out ( copy__P__comparisons_adelay1_acx2 out )  ( copy__P__comparisons_adelay1_acx3 in_50_6 )  ;
   - copy_P_comparisons.delay1.cx3.out ( copy__P__comparisons_adelay1_acx4 in_50_6 )  ( copy__P__comparisons_adelay1_acx3 out )  ;
   - copy_P_comparisons.delay1.cx4.out ( copy__P__comparisons_adelay1_acx4 out )  ( copy__P__comparisons_adelay1_acx5 in_50_6 )  ;
   - or.pulse ( or_alatch CLK )  ( or_apulseG_aand Y )  ;
   - or.Rd ( or_alatch D )  ( or_aor Y )  ;
   - or.pulseG.i7.Y ( or_apulseG_ai8 A )  ( or_apulseG_ai7 Y )  ;
   - or.pulseG.i8.Y ( or_apulseG_ai8 Y )  ( or_apulseG_ai9 A )  ;
   - or.pulseG.sig_inv ( or_apulseG_ai Y )  ( or_apulseG_anor B )  ;
   - or.pulseG.sgn ( or_apulseG_aand A )  ( or_apulseG_anor Y )  ( or_apulseG_ai1 A )  ;
   - or.pulseG.i9.Y ( or_apulseG_aand B )  ( or_apulseG_ai9 Y )  ;
   - or.pulseG.i3.Y ( or_apulseG_ai4 A )  ( or_apulseG_ai3 Y )  ;
   - or.pulseG.i4.Y ( or_apulseG_ai4 Y )  ( or_apulseG_ai5 A )  ;
   - or.pulseG.i6.Y ( or_apulseG_ai7 A )  ( or_apulseG_ai6 Y )  ;
   - or.pulseG.i5.Y ( or_apulseG_ai6 A )  ( or_apulseG_ai5 Y )  ;
   - or.pulseG.i2.Y ( or_apulseG_ai3 A )  ( or_apulseG_ai2 Y )  ;
   - or.pulseG.i1.Y ( or_apulseG_ai2 A )  ( or_apulseG_ai1 Y )  ;
   - or.elem_c._Reset ( or_aelem__c_aa1 A )  ( or_aelem__c_ai1 Y )  ( or_aelem__c_aa2 A )  ;
   - or.elem_c.a1.Y ( or_aelem__c_aa1 Y )  ( or_aelem__c_ac1_acx0 in_50_6 )  ;
   - or.elem_c.n1.Y ( or_aelem__c_an1 Y )  ( or_aelem__c_ac1_acx0 in_52_6 )  ;
   - or.elem_c.a2.Y ( or_aelem__c_ac1_acx0 in_51_6 )  ( or_aelem__c_aa2 Y )  ;
   - or.elem_c.delay.cx5.out ( or_aelem__c_adelay_acx6 in_50_6 )  ( or_aelem__c_adelay_acx5 out )  ;
   - or.elem_c.delay.cx6.out ( or_aelem__c_adelay_acx6 out )  ( or_aelem__c_adelay_acx7 in_50_6 )  ;
   - or.elem_c.delay.cx0.out ( or_aelem__c_adelay_acx0 out )  ( or_aelem__c_adelay_acx1 in_50_6 )  ;
   - or.elem_c.delay.cx1.out ( or_aelem__c_adelay_acx2 in_50_6 )  ( or_aelem__c_adelay_acx1 out )  ;
   - or.elem_c.delay.cx2.out ( or_aelem__c_adelay_acx2 out )  ( or_aelem__c_adelay_acx3 in_50_6 )  ;
   - or.elem_c.delay.cx3.out ( or_aelem__c_adelay_acx4 in_50_6 )  ( or_aelem__c_adelay_acx3 out )  ;
   - or.elem_c.delay.cx4.out ( or_aelem__c_adelay_acx4 out )  ( or_aelem__c_adelay_acx5 in_50_6 )  ;
   - or.elem_c.c1.cx0.out ( or_aelem__c_ac1_acx0 out )  ( or_aelem__c_ac1_acx1 in_50_6 )  ;
END NETS


END DESIGN

