// Seed: 369994091
module module_0 (
    output wire id_0,
    input uwire id_1,
    output uwire id_2,
    input tri0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    input wor id_9,
    output supply0 id_10,
    input supply0 id_11,
    output wand id_12,
    input supply1 id_13,
    output supply1 id_14
);
  wor id_16 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wire id_3,
    output wire id_4,
    output supply1 id_5,
    input tri id_6,
    input tri id_7,
    output tri id_8,
    input wand id_9,
    input supply0 id_10,
    input wand id_11
    , id_20,
    output wor id_12,
    input wire id_13,
    input wire id_14,
    input tri0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    output supply0 id_18
);
  assign id_3 = id_7 != id_10;
  module_0(
      id_5, id_1, id_5, id_13, id_4, id_6, id_6, id_9, id_15, id_9, id_12, id_11, id_3, id_11, id_0
  );
endmodule
