$date
	Mon Feb 03 19:20:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module StackController $end
$var wire 1 ! Clk $end
$var wire 8 " DataIn [7:0] $end
$var wire 1 # Pop $end
$var wire 1 $ Push $end
$var wire 8 % RAMAddress [7:0] $end
$var wire 8 & RAMDataIn [7:0] $end
$var wire 8 ' RAMDataOut [7:0] $end
$var wire 1 ( RAMEnable $end
$var wire 1 ) RAMWriteEnable $end
$var wire 1 * Reset $end
$var wire 8 + StackValue [7:0] $end
$var wire 8 , StackCounter [7:0] $end
$var reg 8 - last_popped [7:0] $end
$var reg 8 . ram_addr [7:0] $end
$var reg 8 / ram_din [7:0] $end
$var reg 1 0 ram_en $end
$var reg 1 1 ram_we $end
$var reg 9 2 sp [8:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 2
01
10
b0 /
b0 .
b0 -
b0 ,
b0 +
1*
0)
1(
b0 '
b0 &
b0 %
0$
0#
b0 "
1!
$end
#5000
0!
#10000
1!
#15000
0!
#20000
b10010 &
b10010 /
1)
11
1$
b10010 "
1!
0*
#25000
0!
#30000
b0 &
b0 /
0)
01
0$
b1 ,
b0 %
b0 .
b1 2
1!
#35000
0!
#40000
b110100 &
b110100 /
b1 %
b1 .
1)
11
1$
b110100 "
1!
#45000
0!
#50000
b0 &
b0 /
0)
01
0$
b10 ,
b1 %
b1 .
b10 2
1!
#55000
0!
#60000
1#
b110100 '
1!
#65000
0!
#70000
0#
b1 ,
b0 %
b0 .
b1 2
b110100 +
b110100 -
1!
#75000
0!
#80000
1#
b10010 '
1!
#85000
0!
#90000
0#
b0 ,
b0 2
b10010 +
b10010 -
1!
#95000
0!
#100000
1!
#100001
