m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/simulation/modelsim
Eccrcontrol
Z1 w1558701597
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z6 8C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/ALU/CCRControl.vhd
Z7 FC:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/ALU/CCRControl.vhd
l0
L8
VD@g3Pn;X?d2jVChXB;<oC3
!s100 C6WPcGiFY1e7hJo[M3HN=3
Z8 OV;C;10.5b;63
31
Z9 !s110 1558806756
!i10b 1
Z10 !s108 1558806755.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/ALU/CCRControl.vhd|
Z12 !s107 C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/ALU/CCRControl.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Adescription
R2
R3
R4
R5
DEx4 work 10 ccrcontrol 0 22 D@g3Pn;X?d2jVChXB;<oC3
l66
L64
VT_E`Fm32Mi>UG7dingjE`1
!s100 ^NPaSb?L8lR<TY8[8>6W[3
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Eloadable_7s4d_led
w1558647973
R3
R2
R4
R5
R0
8C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd
FC:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd
l0
L10
V1726<OMgUXOjcH]3NkBi@2
!s100 6]fL;UAXLW7hc7Fe57Fjm1
R8
31
R9
!i10b 1
!s108 1558806756.000000
!s90 -reportprogress|300|-93|-work|work|C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd|
!s107 C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd|
!i113 1
R13
R14
vVideoClk_SVGA_800x600_altpll
!s110 1558806755
!i10b 1
!s100 3e[HY@IzUB1cklM`IVOZ50
I7]JmJRkKGM@]mZFQWI3fI0
VDg1SIo80bB@j0V0VzS_@n1
R0
w1557371406
8C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v
FC:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v
L0 29
OV;L;10.5b;63
r1
!s85 0
31
R10
!s107 C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db|C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db/videoclk_svga_800x600_altpll.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/db
tCvgOpt 0
n@video@clk_@s@v@g@a_800x600_altpll
