////////////////////////////////////////////////////////////////////////////////
// NXpython NXpython3 v2020.1
//
//
// Date:              Wed Feb 2 16:23:56 2022
//
// Command line       /opt/NanoXplore/NXmap3/2020.1/bin/nxpython3 
// Distribution:      Ubuntu 18.04.4 LTS
////////////////////////////////////////////////////////////////////////////////

        |   ----------------------------------------------
        |   - Register Instances processing              -
        |   ----------------------------------------------
        |     HDL Init on sig_start_reg
        |     HDL Init on sig_rd_wr_reg
        |     HDL Init on wait_N_reg[23]
        |     HDL Init on wait_N_reg[22]
        |     HDL Init on wait_N_reg[21]
        |     HDL Init on wait_N_reg[20]
        |     HDL Init on wait_N_reg[19]
        |     HDL Init on wait_N_reg[18]
        |     HDL Init on wait_N_reg[17]
        |     HDL Init on wait_N_reg[16]
        |     HDL Init on wait_N_reg[15]
        |     HDL Init on wait_N_reg[14]
        |     HDL Init on wait_N_reg[13]
        |     HDL Init on wait_N_reg[12]
        |     HDL Init on wait_N_reg[11]
        |     HDL Init on wait_N_reg[10]
        |     HDL Init on wait_N_reg[9]
        |     HDL Init on wait_N_reg[8]
        |     HDL Init on wait_N_reg[7]
        |     HDL Init on wait_N_reg[6]
        |     HDL Init on wait_N_reg[5]
        |     HDL Init on wait_N_reg[4]
        |     HDL Init on wait_N_reg[3]
        |     HDL Init on wait_N_reg[2]
        |     HDL Init on wait_N_reg[1]
        |     HDL Init on wait_N_reg[0]
        |     HDL Init on transmiting_1_reg
        |     HDL Init on q_reg[31]
        |     HDL Init on q_reg[30]
        |     HDL Init on q_reg[29]
        |     HDL Init on q_reg[28]
        |     HDL Init on q_reg[27]
        |     HDL Init on q_reg[26]
        |     HDL Init on q_reg[25]
        |     HDL Init on q_reg[24]
        |     HDL Init on q_reg[23]
        |     HDL Init on q_reg[22]
        |     HDL Init on q_reg[21]
        |     HDL Init on q_reg[20]
        |     HDL Init on q_reg[19]
        |     HDL Init on q_reg[18]
        |     HDL Init on q_reg[17]
        |     HDL Init on q_reg[16]
        |     HDL Init on q_reg[15]
        |     HDL Init on q_reg[14]
        |     HDL Init on q_reg[13]
        |     HDL Init on q_reg[12]
        |     HDL Init on q_reg[11]
        |     HDL Init on q_reg[10]
        |     HDL Init on q_reg[9]
        |     HDL Init on q_reg[8]
        |     HDL Init on q_reg[7]
        |     HDL Init on q_reg[6]
        |     HDL Init on q_reg[5]
        |     HDL Init on q_reg[4]
        |     HDL Init on q_reg[3]
        |     HDL Init on q_reg[2]
        |     HDL Init on q_reg[1]
        |     HDL Init on q_reg[0]
        |     HDL Init on cnt_adr_reg[12]
        |     HDL Init on cnt_adr_reg[11]
        |     HDL Init on cnt_adr_reg[10]
        |     HDL Init on cnt_adr_reg[9]
        |     HDL Init on cnt_adr_reg[8]
        |     HDL Init on cnt_adr_reg[7]
        |     HDL Init on cnt_adr_reg[6]
        |     HDL Init on cnt_adr_reg[5]
        |     HDL Init on cnt_adr_reg[4]
        |     HDL Init on cnt_adr_reg[3]
        |     HDL Init on cnt_adr_reg[2]
        |     HDL Init on cnt_adr_reg[1]
        |     HDL Init on cnt_adr_reg[0]
        |     HDL Init on spi_peripheral_1|sig_rd_wr_reg
        |     HDL Init on spi_peripheral_1|sig_start_reg
        |     HDL Init on spi_peripheral_1|wait_N_reg[1]
        |     No Reset on wait_N_reg[0]
        |     No Reset on etat.wait_n_clock_reg
        |     No Reset on etat_futur.idle_reg
        |     No Reset on transmiting_1_reg
        |     No Reset on q_reg[31]
        |     No Reset on q_reg[30]
        |     No Reset on q_reg[29]
        |     No Reset on q_reg[28]
        |     No Reset on q_reg[27]
        |     No Reset on q_reg[26]
        |     No Reset on q_reg[25]
        |     No Reset on q_reg[24]
        |     No Reset on q_reg[23]
        |     No Reset on q_reg[22]
        |     No Reset on q_reg[21]
        |     No Reset on q_reg[20]
        |     No Reset on q_reg[19]
        |     No Reset on q_reg[18]
        |     No Reset on q_reg[17]
        |     No Reset on q_reg[16]
        |     No Reset on q_reg[15]
        |     No Reset on q_reg[14]
        |     No Reset on q_reg[13]
        |     No Reset on q_reg[12]
        |     No Reset on q_reg[11]
        |     No Reset on q_reg[10]
        |     No Reset on q_reg[9]
        |     No Reset on q_reg[8]
        |     No Reset on q_reg[7]
        |     No Reset on q_reg[6]
        |     No Reset on q_reg[5]
        |     No Reset on q_reg[4]
        |     No Reset on q_reg[3]
        |     No Reset on q_reg[2]
        |     No Reset on q_reg[1]
        |     No Reset on q_reg[0]
        |     No Reset on sig_din_reg[7]
        |     No Reset on sig_din_reg[6]
        |     No Reset on sig_din_reg[5]
        |     No Reset on sig_din_reg[4]
        |     No Reset on sig_din_reg[3]
        |     No Reset on sig_din_reg[2]
        |     No Reset on sig_din_reg[1]
        |     No Reset on sig_din_reg[0]
        |     No Reset on sig_adr_reg[12]
        |     No Reset on sig_adr_reg[11]
        |     No Reset on sig_adr_reg[10]
        |     No Reset on sig_adr_reg[9]
        |     No Reset on sig_adr_reg[8]
        |     No Reset on sig_adr_reg[7]
        |     No Reset on sig_adr_reg[6]
        |     No Reset on sig_adr_reg[5]
        |     No Reset on sig_adr_reg[4]
        |     No Reset on sig_adr_reg[3]
        |     No Reset on sig_adr_reg[2]
        |     No Reset on sig_adr_reg[1]
        |     No Reset on sig_adr_reg[0]
        |     No Reset on sig_we_reg
        |     No Reset on cnt_adr_reg[12]
        |     No Reset on cnt_adr_reg[11]
        |     No Reset on cnt_adr_reg[10]
        |     No Reset on cnt_adr_reg[9]
        |     No Reset on cnt_adr_reg[8]
        |     No Reset on cnt_adr_reg[7]
        |     No Reset on cnt_adr_reg[6]
        |     No Reset on cnt_adr_reg[5]
        |     No Reset on cnt_adr_reg[4]
        |     No Reset on cnt_adr_reg[3]
        |     No Reset on cnt_adr_reg[2]
        |     No Reset on cnt_adr_reg[1]
        |     No Reset on cnt_adr_reg[0]
        |     No Reset on spi_peripheral_1|etat.bus_write_spcr_init_reg
        |     No Reset on spi_peripheral_1|etat_futur.bus_write_spdr_init_1_reg
        |     No Reset on spi_peripheral_1|etat_futur.bus_write_spdr_init_2_reg
        |     No Reset on spi_peripheral_1|etat_futur.bus_write_spdr_init_3_reg
        |     No Reset on spi_peripheral_1|etat_futur.bus_write_spdr_init_4_reg
        |     No Reset on spi_peripheral_1|etat_futur.bus_write_sper_init_reg
        |     No Reset on spi_peripheral_1|etat_futur.bus_write_spsr_init_reg
        |     No Reset on spi_peripheral_1|etat_futur.fini_reg
        |     No Reset on spi_peripheral_1|etat_futur.wait_spi_irq_reg
        |     No Reset on spi_peripheral_1|etat_futur2.bus_write_spdr_init_2_reg
        |     No Reset on spi_peripheral_1|etat_futur2.bus_write_spdr_init_3_reg
        |     No Reset on spi_peripheral_1|etat_futur2.bus_write_spdr_init_4_reg
        |     No Reset on spi_peripheral_1|etat_futur2.fini_reg
        |     No Reset on spi_peripheral_1|sig_addr_reg[0]
        |     No Reset on spi_peripheral_1|sig_addr_reg[1]
        |     No Reset on spi_peripheral_1|sig_data_reg[0]
        |     No Reset on spi_peripheral_1|sig_data_reg[1]
        |     No Reset on spi_peripheral_1|sig_data_reg[2]
        |     No Reset on spi_peripheral_1|sig_data_reg[3]
        |     No Reset on spi_peripheral_1|sig_data_reg[4]
        |     No Reset on spi_peripheral_1|sig_data_reg[5]
        |     No Reset on spi_peripheral_1|sig_data_reg[6]
        |     No Reset on spi_peripheral_1|sig_data_reg[7]
        |     No Reset on spi_peripheral_1|sig_rd_wr_reg
        |     No Reset on spi_peripheral_1|sig_start_reg
        |     No Reset on spi_peripheral_1|wait_N_reg[1]
        |     No Reset on spi_peripheral_1|spi_top_1|clkcnt_reg[0]
        |     No Reset on spi_peripheral_1|spi_top_1|clkcnt_reg[1]
        |     No Reset on spi_peripheral_1|spi_top_1|clkcnt_reg[2]
        |     No Reset on spi_peripheral_1|spi_top_1|clkcnt_reg[3]
        |     No Reset on spi_peripheral_1|spi_top_1|clkcnt_reg[4]
        |     No Reset on spi_peripheral_1|spi_top_1|clkcnt_reg[5]
        |     No Reset on spi_peripheral_1|spi_top_1|clkcnt_reg[6]
        |     No Reset on spi_peripheral_1|spi_top_1|clkcnt_reg[7]
        |     No Reset on spi_peripheral_1|spi_top_1|clkcnt_reg[8]
        |     No Reset on spi_peripheral_1|spi_top_1|clkcnt_reg[9]
        |     No Reset on spi_peripheral_1|spi_top_1|clkcnt_reg[10]
        |     No Reset on spi_peripheral_1|spi_top_1|dat_o_reg[0]
        |     No Reset on spi_peripheral_1|spi_top_1|dat_o_reg[1]
        |     No Reset on spi_peripheral_1|spi_top_1|dat_o_reg[2]
        |     No Reset on spi_peripheral_1|spi_top_1|dat_o_reg[3]
        |     No Reset on spi_peripheral_1|spi_top_1|dat_o_reg[4]
        |     No Reset on spi_peripheral_1|spi_top_1|dat_o_reg[5]
        |     No Reset on spi_peripheral_1|spi_top_1|dat_o_reg[6]
        |     No Reset on spi_peripheral_1|spi_top_1|dat_o_reg[7]
        |     No Reset on spi_peripheral_1|spi_top_1|inta_o_reg
        |     No Reset on spi_peripheral_1|spi_top_1|tcnt_reg[0]
        |     No Reset on spi_peripheral_1|spi_top_1|tcnt_reg[1]
        |     No Reset on spi_peripheral_1|driver_1|PORT_0_READ_reg[0]
        |     No Reset on spi_peripheral_1|driver_1|PORT_0_READ_reg[1]
        |     No Reset on spi_peripheral_1|driver_1|PORT_0_READ_reg[2]
        |     No Reset on spi_peripheral_1|driver_1|PORT_0_READ_reg[3]
        |     No Reset on spi_peripheral_1|driver_1|PORT_0_READ_reg[4]
        |     No Reset on spi_peripheral_1|driver_1|PORT_0_READ_reg[5]
        |     No Reset on spi_peripheral_1|driver_1|PORT_0_READ_reg[6]
        |     No Reset on spi_peripheral_1|driver_1|PORT_0_READ_reg[7]
        |     No Reset on spi_peripheral_1|driver_1|WB_ADR_O_reg[0]
        |     No Reset on spi_peripheral_1|driver_1|WB_ADR_O_reg[1]
        |     No Reset on spi_peripheral_1|driver_1|WB_DAT_O_reg[0]
        |     No Reset on spi_peripheral_1|driver_1|WB_DAT_O_reg[1]
        |     No Reset on spi_peripheral_1|driver_1|WB_DAT_O_reg[2]
        |     No Reset on spi_peripheral_1|driver_1|WB_DAT_O_reg[3]
        |     No Reset on spi_peripheral_1|driver_1|WB_DAT_O_reg[4]
        |     No Reset on spi_peripheral_1|driver_1|WB_DAT_O_reg[5]
        |     No Reset on spi_peripheral_1|driver_1|WB_DAT_O_reg[6]
        |     No Reset on spi_peripheral_1|driver_1|WB_DAT_O_reg[7]
        |     No Reset on spi_peripheral_1|driver_1|etat.idle_reg
        |     No Reset on spi_peripheral_1|driver_1|i343
        |     No Reset on spi_peripheral_1|driver_1|i387
        |     
        |     
        |     Register usage summary
        |     
        |     	HDL Init info on DFF: 75 / 292 Total
        |     	Reset Unused  on DFF: 140 / 292 Total
