{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477172872193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477172872196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 22 19:47:52 2016 " "Processing started: Sat Oct 22 19:47:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477172872196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477172872196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp -c tp " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp -c tp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477172872196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1477172872399 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1477172872399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/mem_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/mem_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_data-SYN " "Found design unit 1: mem_data-SYN" {  } { { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477172880554 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_data " "Found entity 1: mem_data" {  } { { "../code/mem_data.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_data.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477172880554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477172880554 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tp.v(45) " "Verilog HDL information at tp.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1477172880556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/tp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/tp.v" { { "Info" "ISGN_ENTITY_NAME" "1 tp " "Found entity 1: tp" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477172880556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477172880556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/mem_inst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/mem_inst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_inst-SYN " "Found design unit 1: mem_inst-SYN" {  } { { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477172880557 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_inst " "Found entity 1: mem_inst" {  } { { "../code/mem_inst.vhd" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/mem_inst.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477172880557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477172880557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ronald/documents/dropbox/ufmg/oc2/tp/teste-modelsim/code/displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayDecoder " "Found entity 1: displayDecoder" {  } { { "../code/displayDecoder.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/displayDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477172880558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477172880558 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp " "Elaborating entity \"tp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477172880606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tp.v(70) " "Verilog HDL assignment warning at tp.v(70): truncated value with size 32 to match size of target (10)" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1477172880609 "|tp"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "31 15 0 imm tp.v(151) " "Verilog HDL error at tp.v(151): index 31 cannot fall outside the declared range \[15:0\] for vector \"imm\"" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 151 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477172880613 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "16 15 0 imm tp.v(151) " "Verilog HDL error at tp.v(151): index 16 cannot fall outside the declared range \[15:0\] for vector \"imm\"" {  } { { "../code/tp.v" "" { Text "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/code/tp.v" 151 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477172880613 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477172880630 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/output_files/tp.map.smsg " "Generated suppressed messages file C:/Users/Ronald/Documents/Dropbox/UFMG/OC2/tp/teste-modelsim/tp/output_files/tp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477172880691 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477172880744 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 22 19:48:00 2016 " "Processing ended: Sat Oct 22 19:48:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477172880744 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477172880744 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477172880744 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477172880744 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477172881320 ""}
