set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 85.0 [current_design]
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property BITSTREAM.CONFIG.UNUSEDPIN PULLNONE [current_design]

set_property PACKAGE_PIN G25 [get_ports {ddr4_rtl_0_adr[0]}]
set_property PACKAGE_PIN M26 [get_ports {ddr4_rtl_0_adr[1]}]
set_property PACKAGE_PIN L25 [get_ports {ddr4_rtl_0_adr[2]}]
set_property PACKAGE_PIN E26 [get_ports {ddr4_rtl_0_adr[3]}]
set_property PACKAGE_PIN M25 [get_ports {ddr4_rtl_0_adr[4]}]
set_property PACKAGE_PIN F22 [get_ports {ddr4_rtl_0_adr[5]}]
set_property PACKAGE_PIN H26 [get_ports {ddr4_rtl_0_adr[6]}]
set_property PACKAGE_PIN F24 [get_ports {ddr4_rtl_0_adr[7]}]
set_property PACKAGE_PIN G26 [get_ports {ddr4_rtl_0_adr[8]}]
set_property PACKAGE_PIN J23 [get_ports {ddr4_rtl_0_adr[9]}]
set_property PACKAGE_PIN J25 [get_ports {ddr4_rtl_0_adr[10]}]
set_property PACKAGE_PIN J24 [get_ports {ddr4_rtl_0_adr[11]}]
set_property PACKAGE_PIN F25 [get_ports {ddr4_rtl_0_adr[12]}]
set_property PACKAGE_PIN H24 [get_ports {ddr4_rtl_0_adr[13]}]
set_property PACKAGE_PIN K26 [get_ports {ddr4_rtl_0_adr[14]}]
set_property PACKAGE_PIN H22 [get_ports {ddr4_rtl_0_adr[15]}]
set_property PACKAGE_PIN H21 [get_ports {ddr4_rtl_0_adr[16]}]
set_property PACKAGE_PIN J26 [get_ports {ddr4_rtl_0_ba[1]}]
set_property PACKAGE_PIN G22 [get_ports {ddr4_rtl_0_ba[0]}]
set_property PACKAGE_PIN L22 [get_ports {ddr4_rtl_0_bg[0]}]
set_property PACKAGE_PIN L23 [get_ports {ddr4_rtl_0_cke[0]}]
set_property PACKAGE_PIN H23 [get_ports {ddr4_rtl_0_cs_n[0]}]
set_property PACKAGE_PIN L18 [get_ports {ddr4_rtl_0_dm_n[1]}]
set_property PACKAGE_PIN E25 [get_ports {ddr4_rtl_0_dm_n[0]}]
set_property PACKAGE_PIN K21 [get_ports {ddr4_rtl_0_dq[15]}]
set_property PACKAGE_PIN K20 [get_ports {ddr4_rtl_0_dq[14]}]
set_property PACKAGE_PIN J21 [get_ports {ddr4_rtl_0_dq[13]}]
set_property PACKAGE_PIN L20 [get_ports {ddr4_rtl_0_dq[12]}]
set_property PACKAGE_PIN M21 [get_ports {ddr4_rtl_0_dq[11]}]
set_property PACKAGE_PIN J19 [get_ports {ddr4_rtl_0_dq[10]}]
set_property PACKAGE_PIN J20 [get_ports {ddr4_rtl_0_dq[9]}]
set_property PACKAGE_PIN M20 [get_ports {ddr4_rtl_0_dq[8]}]
set_property PACKAGE_PIN C26 [get_ports {ddr4_rtl_0_dq[7]}]
set_property PACKAGE_PIN B25 [get_ports {ddr4_rtl_0_dq[6]}]
set_property PACKAGE_PIN D26 [get_ports {ddr4_rtl_0_dq[5]}]
set_property PACKAGE_PIN D24 [get_ports {ddr4_rtl_0_dq[4]}]
set_property PACKAGE_PIN B26 [get_ports {ddr4_rtl_0_dq[3]}]
set_property PACKAGE_PIN E23 [get_ports {ddr4_rtl_0_dq[2]}]
set_property PACKAGE_PIN D25 [get_ports {ddr4_rtl_0_dq[1]}]
set_property PACKAGE_PIN F23 [get_ports {ddr4_rtl_0_dq[0]}]
set_property PACKAGE_PIN M24 [get_ports {ddr4_rtl_0_odt[0]}]
set_property PACKAGE_PIN G24 [get_ports ddr4_rtl_0_reset_n]
set_property PACKAGE_PIN K25 [get_ports ddr4_rtl_0_act_n]
set_property IOSTANDARD POD12_DCI [get_ports ddr4_rtl_0_reset_n]
set_property IOSTANDARD DIFF_SSTL12 [get_ports C0_SYS_CLK_0_clk_p]
set_property PACKAGE_PIN K22 [get_ports {ddr4_rtl_0_ck_t[0]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports {ddr4_rtl_0_ck_t[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_rtl_0_act_n]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_odt[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dm_n[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dm_n[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[15]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[13]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[12]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[10]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[9]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_rtl_0_dq[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_cs_n[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_cke[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_bg[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_ba[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_ba[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[2]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[3]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[4]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[7]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[8]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[9]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[10]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[11]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[12]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[13]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[14]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[15]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_rtl_0_adr[16]}]

set_property PACKAGE_PIN D23 [get_ports {ddr4_rtl_0_dqs_t[0]}]
set_property PACKAGE_PIN M19 [get_ports {ddr4_rtl_0_dqs_t[1]}]

set_property PACKAGE_PIN T24 [get_ports {CLK_IN_D_0_clk_p[0]}]

set_property PACKAGE_PIN T24 [get_ports sys_clk_clk_p]


set_property PACKAGE_PIN T19 [get_ports pcie_rstn]
set_property PACKAGE_PIN AC16 [get_ports {led[0]}]
set_property PACKAGE_PIN AB7 [get_ports {pcie_ref_clk_p[0]}]
set_property PACKAGE_PIN AF2 [get_ports {pcie_mgt_rxp[3]}]
set_property PACKAGE_PIN AF7 [get_ports {pcie_mgt_txp[3]}]
set_property PACKAGE_PIN AE4 [get_ports {pcie_mgt_rxp[2]}]
set_property PACKAGE_PIN AE9 [get_ports {pcie_mgt_txp[2]}]
set_property PACKAGE_PIN AD2 [get_ports {pcie_mgt_rxp[1]}]
set_property PACKAGE_PIN AD7 [get_ports {pcie_mgt_txp[1]}]
set_property PACKAGE_PIN AB2 [get_ports {pcie_mgt_rxp[0]}]
set_property PACKAGE_PIN AC5 [get_ports {pcie_mgt_txp[0]}]
set_property PACKAGE_PIN H21 [get_ports {C0_DDR4_0_adr[16]}]
set_property PACKAGE_PIN H22 [get_ports {C0_DDR4_0_adr[15]}]
set_property PACKAGE_PIN K26 [get_ports {C0_DDR4_0_adr[14]}]
set_property PACKAGE_PIN H24 [get_ports {C0_DDR4_0_adr[13]}]
set_property PACKAGE_PIN F25 [get_ports {C0_DDR4_0_adr[12]}]
set_property PACKAGE_PIN J24 [get_ports {C0_DDR4_0_adr[11]}]
set_property PACKAGE_PIN J25 [get_ports {C0_DDR4_0_adr[10]}]
set_property PACKAGE_PIN J23 [get_ports {C0_DDR4_0_adr[9]}]
set_property PACKAGE_PIN G26 [get_ports {C0_DDR4_0_adr[8]}]
set_property PACKAGE_PIN F24 [get_ports {C0_DDR4_0_adr[7]}]
set_property PACKAGE_PIN H26 [get_ports {C0_DDR4_0_adr[6]}]
set_property PACKAGE_PIN F22 [get_ports {C0_DDR4_0_adr[5]}]
set_property PACKAGE_PIN M25 [get_ports {C0_DDR4_0_adr[4]}]
set_property PACKAGE_PIN E26 [get_ports {C0_DDR4_0_adr[3]}]
set_property PACKAGE_PIN L25 [get_ports {C0_DDR4_0_adr[2]}]
set_property PACKAGE_PIN M26 [get_ports {C0_DDR4_0_adr[1]}]
set_property PACKAGE_PIN G25 [get_ports {C0_DDR4_0_adr[0]}]
set_property PACKAGE_PIN G22 [get_ports {C0_DDR4_0_ba[1]}]
set_property PACKAGE_PIN J26 [get_ports {C0_DDR4_0_ba[0]}]
set_property PACKAGE_PIN L22 [get_ports {C0_DDR4_0_bg[0]}]
set_property PACKAGE_PIN K22 [get_ports {C0_DDR4_0_ck_t[0]}]
set_property PACKAGE_PIN L23 [get_ports {C0_DDR4_0_cke[0]}]
set_property PACKAGE_PIN H23 [get_ports {C0_DDR4_0_cs_n[0]}]
set_property PACKAGE_PIN L18 [get_ports {C0_DDR4_0_dm_n[1]}]
set_property PACKAGE_PIN E25 [get_ports {C0_DDR4_0_dm_n[0]}]
set_property PACKAGE_PIN K21 [get_ports {C0_DDR4_0_dq[15]}]
set_property PACKAGE_PIN K20 [get_ports {C0_DDR4_0_dq[14]}]
set_property PACKAGE_PIN J21 [get_ports {C0_DDR4_0_dq[13]}]
set_property PACKAGE_PIN L20 [get_ports {C0_DDR4_0_dq[12]}]
set_property PACKAGE_PIN M21 [get_ports {C0_DDR4_0_dq[11]}]
set_property PACKAGE_PIN J19 [get_ports {C0_DDR4_0_dq[10]}]
set_property PACKAGE_PIN J20 [get_ports {C0_DDR4_0_dq[9]}]
set_property PACKAGE_PIN M20 [get_ports {C0_DDR4_0_dq[8]}]
set_property PACKAGE_PIN C26 [get_ports {C0_DDR4_0_dq[7]}]
set_property PACKAGE_PIN B25 [get_ports {C0_DDR4_0_dq[6]}]
set_property PACKAGE_PIN D26 [get_ports {C0_DDR4_0_dq[5]}]
set_property PACKAGE_PIN D24 [get_ports {C0_DDR4_0_dq[4]}]
set_property PACKAGE_PIN B26 [get_ports {C0_DDR4_0_dq[3]}]
set_property PACKAGE_PIN E23 [get_ports {C0_DDR4_0_dq[2]}]
set_property PACKAGE_PIN D25 [get_ports {C0_DDR4_0_dq[1]}]
set_property PACKAGE_PIN F23 [get_ports {C0_DDR4_0_dq[0]}]
set_property PACKAGE_PIN D23 [get_ports {C0_DDR4_0_dqs_t[0]}]
set_property PACKAGE_PIN M19 [get_ports {C0_DDR4_0_dqs_t[1]}]
set_property PACKAGE_PIN M24 [get_ports {C0_DDR4_0_odt[0]}]
set_property PACKAGE_PIN K25 [get_ports C0_DDR4_0_act_n]
set_property PACKAGE_PIN G24 [get_ports C0_DDR4_0_reset_n]
set_property PACKAGE_PIN T24 [get_ports C0_SYS_CLK_0_clk_p]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
