{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.08055,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09176,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0194528,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00792898,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00351268,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00792898,
	"finish__design__instance__count__class:fill_cell": 4593,
	"finish__design__instance__area__class:fill_cell": 15402.7,
	"finish__design__instance__count__class:tap_cell": 248,
	"finish__design__instance__area__class:tap_cell": 65.968,
	"finish__design__instance__count__class:buffer": 148,
	"finish__design__instance__area__class:buffer": 224.504,
	"finish__design__instance__count__class:clock_buffer": 67,
	"finish__design__instance__area__class:clock_buffer": 80.066,
	"finish__design__instance__count__class:timing_repair_buffer": 99,
	"finish__design__instance__area__class:timing_repair_buffer": 79.268,
	"finish__design__instance__count__class:inverter": 104,
	"finish__design__instance__area__class:inverter": 59.85,
	"finish__design__instance__count__class:clock_inverter": 20,
	"finish__design__instance__area__class:clock_inverter": 13.832,
	"finish__design__instance__count__class:sequential_cell": 282,
	"finish__design__instance__area__class:sequential_cell": 1286.91,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1524,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2168.7,
	"finish__design__instance__count": 7085,
	"finish__design__instance__area": 19381.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.323379,
	"finish__clock__skew__setup": 0.00537742,
	"finish__clock__skew__hold": 0.00537742,
	"finish__timing__drv__max_slew_limit": 0.405305,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.136316,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00316236,
	"finish__power__switching__total": 0.00198507,
	"finish__power__leakage__total": 8.97686e-05,
	"finish__power__total": 0.0052372,
	"finish__design__io": 99,
	"finish__design__die__area": 22500,
	"finish__design__core__area": 19381.8,
	"finish__design__instance__count": 2492,
	"finish__design__instance__area": 3979.09,
	"finish__design__instance__count__stdcell": 2492,
	"finish__design__instance__area__stdcell": 3979.09,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.2053,
	"finish__design__instance__utilization__stdcell": 0.2053,
	"finish__design__rows": 99,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 99,
	"finish__design__sites": 72864,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 72864,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}