<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>x86_registers.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.svg"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('x86__registers_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">x86_registers.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__x86.html">i586</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>The various non-general purpose registers of x86 CPUs.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div>
<p><a href="x86__registers_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="memitem:aa899fa0a2a7dd414343fb2fada767622"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa899fa0a2a7dd414343fb2fada767622"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#aa899fa0a2a7dd414343fb2fada767622">CR0_PE</a>&#160;&#160;&#160;(1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aa899fa0a2a7dd414343fb2fada767622"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = protected mode <br /></td></tr>
<tr class="separator:aa899fa0a2a7dd414343fb2fada767622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301019ca375756ccb75c7f207473e02d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a301019ca375756ccb75c7f207473e02d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a301019ca375756ccb75c7f207473e02d">CR0_MP</a>&#160;&#160;&#160;(1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a301019ca375756ccb75c7f207473e02d"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = monitor coprocessor (FWAIT causes an interrupt) <br /></td></tr>
<tr class="separator:a301019ca375756ccb75c7f207473e02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a8caf6348b3eae36171b43146025f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39a8caf6348b3eae36171b43146025f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a39a8caf6348b3eae36171b43146025f6">CR0_EM</a>&#160;&#160;&#160;(1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a39a8caf6348b3eae36171b43146025f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = FPU emulation (x87 instructions cause <a class="el" href="group__x86-irq.html#gga3bb11cc00d92917fff4d33fecc4bb093a023c45ada1838f1d582812fe2c793ab0" title="device not available (raised on FPU accessing if CR0.TS is set) ">X86_INT_NM</a>, SSE causes <a class="el" href="group__x86-irq.html#gga3bb11cc00d92917fff4d33fecc4bb093abf43dae0c6304bd161331bbd38f97066" title="undefined opcode ">X86_INT_UD</a>) <br /></td></tr>
<tr class="separator:a39a8caf6348b3eae36171b43146025f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f6d1ac01fd24519da378e16b91b023"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9f6d1ac01fd24519da378e16b91b023"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#af9f6d1ac01fd24519da378e16b91b023">CR0_TS</a>&#160;&#160;&#160;(1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:af9f6d1ac01fd24519da378e16b91b023"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = task switched flag (causes <a class="el" href="group__x86-irq.html#gga3bb11cc00d92917fff4d33fecc4bb093a023c45ada1838f1d582812fe2c793ab0" title="device not available (raised on FPU accessing if CR0.TS is set) ">X86_INT_NM</a> on x87/SSE instructions, set by CPU on hardware task switch) <br /></td></tr>
<tr class="separator:af9f6d1ac01fd24519da378e16b91b023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad13fdf98c38ada8515b3d490feba86e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad13fdf98c38ada8515b3d490feba86e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#ad13fdf98c38ada8515b3d490feba86e7">CR0_ET</a>&#160;&#160;&#160;(1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ad13fdf98c38ada8515b3d490feba86e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = 80387; 0 = 80287 <br /></td></tr>
<tr class="separator:ad13fdf98c38ada8515b3d490feba86e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219c459acf834242afdd99cda9c6a42c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a219c459acf834242afdd99cda9c6a42c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a219c459acf834242afdd99cda9c6a42c">CR0_NE</a>&#160;&#160;&#160;(1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a219c459acf834242afdd99cda9c6a42c"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = numeric error <br /></td></tr>
<tr class="separator:a219c459acf834242afdd99cda9c6a42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2897f244bf55b3cf87c13869db57f6c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2897f244bf55b3cf87c13869db57f6c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a2897f244bf55b3cf87c13869db57f6c8">CR0_WP</a>&#160;&#160;&#160;(1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a2897f244bf55b3cf87c13869db57f6c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = write proctected pages aren't writable in ring 0 either <br /></td></tr>
<tr class="separator:a2897f244bf55b3cf87c13869db57f6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b8c1f08a286fdaf7b58e10e4223771"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88b8c1f08a286fdaf7b58e10e4223771"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a88b8c1f08a286fdaf7b58e10e4223771">CR0_AM</a>&#160;&#160;&#160;(1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a88b8c1f08a286fdaf7b58e10e4223771"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = alignment mask <br /></td></tr>
<tr class="separator:a88b8c1f08a286fdaf7b58e10e4223771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3e94dacd9aafa4721822a934c10d9e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e3e94dacd9aafa4721822a934c10d9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a0e3e94dacd9aafa4721822a934c10d9e">CR0_NW</a>&#160;&#160;&#160;(1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a0e3e94dacd9aafa4721822a934c10d9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = not write-through <br /></td></tr>
<tr class="separator:a0e3e94dacd9aafa4721822a934c10d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2abb4033838584afd1413b3fcfe3e20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2abb4033838584afd1413b3fcfe3e20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#ae2abb4033838584afd1413b3fcfe3e20">CR0_CD</a>&#160;&#160;&#160;(1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ae2abb4033838584afd1413b3fcfe3e20"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = disable caching <br /></td></tr>
<tr class="separator:ae2abb4033838584afd1413b3fcfe3e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f3b70ba40d96e55cae6026acc12cfed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f3b70ba40d96e55cae6026acc12cfed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a4f3b70ba40d96e55cae6026acc12cfed">CR0_PG</a>&#160;&#160;&#160;(1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:a4f3b70ba40d96e55cae6026acc12cfed"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = enable paging <br /></td></tr>
<tr class="separator:a4f3b70ba40d96e55cae6026acc12cfed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45314e4724863812d9c9cb180d13bd70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45314e4724863812d9c9cb180d13bd70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a45314e4724863812d9c9cb180d13bd70">CR3_PWT</a>&#160;&#160;&#160;(1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a45314e4724863812d9c9cb180d13bd70"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = page-level writes transparent <br /></td></tr>
<tr class="separator:a45314e4724863812d9c9cb180d13bd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06357ecca86b84ff5f2fc2dec4cfd9ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06357ecca86b84ff5f2fc2dec4cfd9ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a06357ecca86b84ff5f2fc2dec4cfd9ab">CR3_PCD</a>&#160;&#160;&#160;(1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a06357ecca86b84ff5f2fc2dec4cfd9ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = page-level cache disabled <br /></td></tr>
<tr class="separator:a06357ecca86b84ff5f2fc2dec4cfd9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aec83d9449f58f6f1a09855bf7d3297"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3aec83d9449f58f6f1a09855bf7d3297"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a3aec83d9449f58f6f1a09855bf7d3297">CR4_VME</a>&#160;&#160;&#160;(1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a3aec83d9449f58f6f1a09855bf7d3297"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = virtual 8086 mode <br /></td></tr>
<tr class="separator:a3aec83d9449f58f6f1a09855bf7d3297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8a1ef093092453d29b2a8248820d9bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8a1ef093092453d29b2a8248820d9bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#ab8a1ef093092453d29b2a8248820d9bd">CR4_PVI</a>&#160;&#160;&#160;(1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ab8a1ef093092453d29b2a8248820d9bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = protected-mode virtual interrupts <br /></td></tr>
<tr class="separator:ab8a1ef093092453d29b2a8248820d9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc96e6133fb4103b631c2cc1e6cb1115"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc96e6133fb4103b631c2cc1e6cb1115"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#acc96e6133fb4103b631c2cc1e6cb1115">CR4_TSD</a>&#160;&#160;&#160;(1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:acc96e6133fb4103b631c2cc1e6cb1115"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = restrict RDTSC instruction to ring 0 <br /></td></tr>
<tr class="separator:acc96e6133fb4103b631c2cc1e6cb1115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa91ada39839d383d1e01bb9859e54cd5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa91ada39839d383d1e01bb9859e54cd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#aa91ada39839d383d1e01bb9859e54cd5">CR4_DE</a>&#160;&#160;&#160;(1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:aa91ada39839d383d1e01bb9859e54cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = debugging extension <br /></td></tr>
<tr class="separator:aa91ada39839d383d1e01bb9859e54cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc818c9179c6112b2d065bd9d91a420"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acdc818c9179c6112b2d065bd9d91a420"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#acdc818c9179c6112b2d065bd9d91a420">CR4_PSE</a>&#160;&#160;&#160;(1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:acdc818c9179c6112b2d065bd9d91a420"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = page size extension <br /></td></tr>
<tr class="separator:acdc818c9179c6112b2d065bd9d91a420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca5cfd0c966d604caca75537046dd84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ca5cfd0c966d604caca75537046dd84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a1ca5cfd0c966d604caca75537046dd84">CR4_PAE</a>&#160;&#160;&#160;(1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a1ca5cfd0c966d604caca75537046dd84"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = physical address extension <br /></td></tr>
<tr class="separator:a1ca5cfd0c966d604caca75537046dd84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cdcc96465b880dc37f3210e39e26317"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cdcc96465b880dc37f3210e39e26317"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a8cdcc96465b880dc37f3210e39e26317">CR4_MCE</a>&#160;&#160;&#160;(1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a8cdcc96465b880dc37f3210e39e26317"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = machine-check enable <br /></td></tr>
<tr class="separator:a8cdcc96465b880dc37f3210e39e26317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d4fb2887ed4baa4f202060f6aec230"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23d4fb2887ed4baa4f202060f6aec230"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a23d4fb2887ed4baa4f202060f6aec230">CR4_PGE</a>&#160;&#160;&#160;(1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a23d4fb2887ed4baa4f202060f6aec230"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = enable G flag in PT <br /></td></tr>
<tr class="separator:a23d4fb2887ed4baa4f202060f6aec230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92add74eb1a9c5057034487a15b7f941"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92add74eb1a9c5057034487a15b7f941"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a92add74eb1a9c5057034487a15b7f941">CR4_PCE</a>&#160;&#160;&#160;(1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a92add74eb1a9c5057034487a15b7f941"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = allow RDPMC instruction in rings 1-3, too <br /></td></tr>
<tr class="separator:a92add74eb1a9c5057034487a15b7f941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2049f6005e25a8c0f907d2dda713115"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2049f6005e25a8c0f907d2dda713115"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#ae2049f6005e25a8c0f907d2dda713115">CR4_OSFXSR</a>&#160;&#160;&#160;(1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ae2049f6005e25a8c0f907d2dda713115"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = disable <a class="el" href="group__x86-irq.html#gga3bb11cc00d92917fff4d33fecc4bb093a023c45ada1838f1d582812fe2c793ab0" title="device not available (raised on FPU accessing if CR0.TS is set) ">X86_INT_NM</a> if CR0.TS=1 <br /></td></tr>
<tr class="separator:ae2049f6005e25a8c0f907d2dda713115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4088c95f25bf56b187b5725a96e1b766"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4088c95f25bf56b187b5725a96e1b766"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a4088c95f25bf56b187b5725a96e1b766">CR4_OSXMMEXCPT</a>&#160;&#160;&#160;(1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a4088c95f25bf56b187b5725a96e1b766"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = enable unmasked SSE exceptions <br /></td></tr>
<tr class="separator:a4088c95f25bf56b187b5725a96e1b766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de2f83792141d9861ece49c73761b7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8de2f83792141d9861ece49c73761b7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a8de2f83792141d9861ece49c73761b7e">CR4_SMEP</a>&#160;&#160;&#160;(1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a8de2f83792141d9861ece49c73761b7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 = enables supervisor-mode execution prevention <br /></td></tr>
<tr class="separator:a8de2f83792141d9861ece49c73761b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96eab653303b7520624b787ae7c08f4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96eab653303b7520624b787ae7c08f4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>X86_CR_ATTR</b>&#160;&#160;&#160;__attribute__ ((always_inline, no_instrument_function))</td></tr>
<tr class="separator:a96eab653303b7520624b787ae7c08f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90351b9670dc923361ae15e7f8d4f8ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90351b9670dc923361ae15e7f8d4f8ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFER_SCE</b>&#160;&#160;&#160;(1u &lt;&lt;  0)</td></tr>
<tr class="separator:a90351b9670dc923361ae15e7f8d4f8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c0411b1a835027c94b2e7c22a4b064"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05c0411b1a835027c94b2e7c22a4b064"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFER_LME</b>&#160;&#160;&#160;(1u &lt;&lt;  8)</td></tr>
<tr class="separator:a05c0411b1a835027c94b2e7c22a4b064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2160d35ce4d77ce515193badd9d61c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2160d35ce4d77ce515193badd9d61c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFER_LMA</b>&#160;&#160;&#160;(1u &lt;&lt; 10)</td></tr>
<tr class="separator:ac2160d35ce4d77ce515193badd9d61c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca3f2c09ac184d32bf656d27076f7c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ca3f2c09ac184d32bf656d27076f7c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFER_NXE</b>&#160;&#160;&#160;(1u &lt;&lt; 11)</td></tr>
<tr class="separator:a7ca3f2c09ac184d32bf656d27076f7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9a280d140c271d43763a64be0745c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e9a280d140c271d43763a64be0745c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFER_SVME</b>&#160;&#160;&#160;(1u &lt;&lt; 12)</td></tr>
<tr class="separator:a9e9a280d140c271d43763a64be0745c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef1c8816f102790ca50d9ef0f671aef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ef1c8816f102790ca50d9ef0f671aef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFER_LMSLE</b>&#160;&#160;&#160;(1u &lt;&lt; 12)</td></tr>
<tr class="separator:a1ef1c8816f102790ca50d9ef0f671aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad812e628d6a059592e98ef105545cd09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad812e628d6a059592e98ef105545cd09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EFER_FFXSR</b>&#160;&#160;&#160;(1u &lt;&lt; 14)</td></tr>
<tr class="separator:ad812e628d6a059592e98ef105545cd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ccbf4c3059a646738b4ec7ffffe372d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ccbf4c3059a646738b4ec7ffffe372d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MSR_EFER</b>&#160;&#160;&#160;(0xC0000080)</td></tr>
<tr class="separator:a6ccbf4c3059a646738b4ec7ffffe372d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a3afea93e03535cbd8188e8ee250fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24a3afea93e03535cbd8188e8ee250fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_FPU</b>&#160;&#160;&#160;(1ull &lt;&lt; 0)</td></tr>
<tr class="separator:a24a3afea93e03535cbd8188e8ee250fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d93cb6536972ec07607aded48d16fce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d93cb6536972ec07607aded48d16fce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_VME</b>&#160;&#160;&#160;(1ull &lt;&lt; 1)</td></tr>
<tr class="separator:a7d93cb6536972ec07607aded48d16fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2eb957110d85d35fa2e3efb6d3f4afa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2eb957110d85d35fa2e3efb6d3f4afa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_DE</b>&#160;&#160;&#160;(1ull &lt;&lt; 2)</td></tr>
<tr class="separator:ae2eb957110d85d35fa2e3efb6d3f4afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24963c996b275ec6b54657a30a7a3967"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24963c996b275ec6b54657a30a7a3967"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_PSE</b>&#160;&#160;&#160;(1ull &lt;&lt; 3)</td></tr>
<tr class="separator:a24963c996b275ec6b54657a30a7a3967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b01d0ea8b1fc938f61ce1000cf99ecb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b01d0ea8b1fc938f61ce1000cf99ecb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_TSC</b>&#160;&#160;&#160;(1ull &lt;&lt; 4)</td></tr>
<tr class="separator:a1b01d0ea8b1fc938f61ce1000cf99ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab6b31cdd4d7c7407be57e6e5c3e391"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ab6b31cdd4d7c7407be57e6e5c3e391"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_MSR</b>&#160;&#160;&#160;(1ull &lt;&lt; 5)</td></tr>
<tr class="separator:a8ab6b31cdd4d7c7407be57e6e5c3e391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98fcaa2e7b9de25cec6ad8ea55f24220"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98fcaa2e7b9de25cec6ad8ea55f24220"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_PAE</b>&#160;&#160;&#160;(1ull &lt;&lt; 6)</td></tr>
<tr class="separator:a98fcaa2e7b9de25cec6ad8ea55f24220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0826727e46fe20778d50bb76b45afa15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0826727e46fe20778d50bb76b45afa15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_MCE</b>&#160;&#160;&#160;(1ull &lt;&lt; 7)</td></tr>
<tr class="separator:a0826727e46fe20778d50bb76b45afa15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18799aec2029c2032c0c56db27776a02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18799aec2029c2032c0c56db27776a02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_CX8</b>&#160;&#160;&#160;(1ull &lt;&lt; 8)</td></tr>
<tr class="separator:a18799aec2029c2032c0c56db27776a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab722971532074062350bdd235ab39dc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab722971532074062350bdd235ab39dc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_APIC</b>&#160;&#160;&#160;(1ull &lt;&lt; 9)</td></tr>
<tr class="separator:ab722971532074062350bdd235ab39dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b00d447ce01843309cacc7c85fcf6e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b00d447ce01843309cacc7c85fcf6e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_SEP</b>&#160;&#160;&#160;(1ull &lt;&lt; 11)</td></tr>
<tr class="separator:a1b00d447ce01843309cacc7c85fcf6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bbe3a7c203ef6b5940b1fc88e620957"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bbe3a7c203ef6b5940b1fc88e620957"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_MTRR</b>&#160;&#160;&#160;(1ull &lt;&lt; 12)</td></tr>
<tr class="separator:a9bbe3a7c203ef6b5940b1fc88e620957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c32f0fcbd9e0b0ec6afaac2a4672a04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c32f0fcbd9e0b0ec6afaac2a4672a04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_PGE</b>&#160;&#160;&#160;(1ull &lt;&lt; 13)</td></tr>
<tr class="separator:a1c32f0fcbd9e0b0ec6afaac2a4672a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890334ef8e4ec3aac60ed7bd7fa8b885"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a890334ef8e4ec3aac60ed7bd7fa8b885"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_MCA</b>&#160;&#160;&#160;(1ull &lt;&lt; 14)</td></tr>
<tr class="separator:a890334ef8e4ec3aac60ed7bd7fa8b885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc9a86806431c188718cd1d1455d450"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1dc9a86806431c188718cd1d1455d450"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_CMOV</b>&#160;&#160;&#160;(1ull &lt;&lt; 15)</td></tr>
<tr class="separator:a1dc9a86806431c188718cd1d1455d450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a6432ab143fed58f721318b66210f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62a6432ab143fed58f721318b66210f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_PAT</b>&#160;&#160;&#160;(1ull &lt;&lt; 16)</td></tr>
<tr class="separator:a62a6432ab143fed58f721318b66210f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc780b016064d7885ccc6dcfa7c6eb4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cc780b016064d7885ccc6dcfa7c6eb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_PSE36</b>&#160;&#160;&#160;(1ull &lt;&lt; 17)</td></tr>
<tr class="separator:a3cc780b016064d7885ccc6dcfa7c6eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b4078ddc3276f2d961a7a9e4d91818"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73b4078ddc3276f2d961a7a9e4d91818"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_PSN</b>&#160;&#160;&#160;(1ull &lt;&lt; 18)</td></tr>
<tr class="separator:a73b4078ddc3276f2d961a7a9e4d91818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a79ceab6f7dbd6785e9a1febb5c63e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a79ceab6f7dbd6785e9a1febb5c63e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_CLF</b>&#160;&#160;&#160;(1ull &lt;&lt; 19)</td></tr>
<tr class="separator:a4a79ceab6f7dbd6785e9a1febb5c63e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28eb8c1026e697bc7aab9a3eb724662"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad28eb8c1026e697bc7aab9a3eb724662"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_DTES</b>&#160;&#160;&#160;(1ull &lt;&lt; 21)</td></tr>
<tr class="separator:ad28eb8c1026e697bc7aab9a3eb724662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ac9dc781d3040b4988037203c2fb90"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06ac9dc781d3040b4988037203c2fb90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_ACPI</b>&#160;&#160;&#160;(1ull &lt;&lt; 22)</td></tr>
<tr class="separator:a06ac9dc781d3040b4988037203c2fb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad36fa8e823eda8fb4fb539bde811334b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad36fa8e823eda8fb4fb539bde811334b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_MMX</b>&#160;&#160;&#160;(1ull &lt;&lt; 23)</td></tr>
<tr class="separator:ad36fa8e823eda8fb4fb539bde811334b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4cd1206dcc6e464c4724bdbf4719b9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4cd1206dcc6e464c4724bdbf4719b9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_FXSR</b>&#160;&#160;&#160;(1ull &lt;&lt; 24)</td></tr>
<tr class="separator:ab4cd1206dcc6e464c4724bdbf4719b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14675cc4756164c25ae5ec62aa07a29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad14675cc4756164c25ae5ec62aa07a29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_SSE</b>&#160;&#160;&#160;(1ull &lt;&lt; 25)</td></tr>
<tr class="separator:ad14675cc4756164c25ae5ec62aa07a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1df58aacd9342065aaf44ef18e00d7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1df58aacd9342065aaf44ef18e00d7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_SSE2</b>&#160;&#160;&#160;(1ull &lt;&lt; 26)</td></tr>
<tr class="separator:ad1df58aacd9342065aaf44ef18e00d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6cda47601cada7c83f244055ce95fa3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6cda47601cada7c83f244055ce95fa3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_SS</b>&#160;&#160;&#160;(1ull &lt;&lt; 27)</td></tr>
<tr class="separator:ad6cda47601cada7c83f244055ce95fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca55780aa49f070d833c81f03797fe4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ca55780aa49f070d833c81f03797fe4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_HTT</b>&#160;&#160;&#160;(1ull &lt;&lt; 28)</td></tr>
<tr class="separator:a6ca55780aa49f070d833c81f03797fe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0383870bd6e4656cf39c33fb1e57165b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0383870bd6e4656cf39c33fb1e57165b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_TM1</b>&#160;&#160;&#160;(1ull &lt;&lt; 29)</td></tr>
<tr class="separator:a0383870bd6e4656cf39c33fb1e57165b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc4993b89f29317305856a95398c717"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6bc4993b89f29317305856a95398c717"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_IA64</b>&#160;&#160;&#160;(1ull &lt;&lt; 30)</td></tr>
<tr class="separator:a6bc4993b89f29317305856a95398c717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1225ce4cb07a00315290a0008a22d1f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1225ce4cb07a00315290a0008a22d1f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_PBE</b>&#160;&#160;&#160;(1ull &lt;&lt; 31)</td></tr>
<tr class="separator:a1225ce4cb07a00315290a0008a22d1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07101f6263ee1e9ff8e2a5de1a144b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac07101f6263ee1e9ff8e2a5de1a144b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_SSE3</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 0))</td></tr>
<tr class="separator:ac07101f6263ee1e9ff8e2a5de1a144b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206791b4d2feea83b8946a8a0fa160e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a206791b4d2feea83b8946a8a0fa160e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_PCLMUL</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 1))</td></tr>
<tr class="separator:a206791b4d2feea83b8946a8a0fa160e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11457bc748026ef33d01dbe336687d7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11457bc748026ef33d01dbe336687d7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_DTES64</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 2))</td></tr>
<tr class="separator:a11457bc748026ef33d01dbe336687d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f3d4e77f6daad0e5923bdba1402651"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8f3d4e77f6daad0e5923bdba1402651"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_MONITOR</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 3))</td></tr>
<tr class="separator:ad8f3d4e77f6daad0e5923bdba1402651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6505beb670fad85872580259c2957eeb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6505beb670fad85872580259c2957eeb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_DS_CPL</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 4))</td></tr>
<tr class="separator:a6505beb670fad85872580259c2957eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82603a236005e1d7408158a4aed71c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac82603a236005e1d7408158a4aed71c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_VMX</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 5))</td></tr>
<tr class="separator:ac82603a236005e1d7408158a4aed71c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbabf29631472bb2708ede7cee7117c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbabf29631472bb2708ede7cee7117c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_SMX</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 6))</td></tr>
<tr class="separator:afbabf29631472bb2708ede7cee7117c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeadf3e82f14519c68d0515aec11810a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeadf3e82f14519c68d0515aec11810a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_EST</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 7))</td></tr>
<tr class="separator:aeadf3e82f14519c68d0515aec11810a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b9044fcaaae36555e6c488d9978ccb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12b9044fcaaae36555e6c488d9978ccb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_TM2</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 8))</td></tr>
<tr class="separator:a12b9044fcaaae36555e6c488d9978ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d355a6a8c90496f73df0f5373dc381"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09d355a6a8c90496f73df0f5373dc381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_SSSE3</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 9))</td></tr>
<tr class="separator:a09d355a6a8c90496f73df0f5373dc381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92c408c6bc6919a31edb559e36118bd1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92c408c6bc6919a31edb559e36118bd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_CID</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 10))</td></tr>
<tr class="separator:a92c408c6bc6919a31edb559e36118bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a16f10c5075193bfe2b13190cbbf7ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a16f10c5075193bfe2b13190cbbf7ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_FMA</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 12))</td></tr>
<tr class="separator:a0a16f10c5075193bfe2b13190cbbf7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7851868eb5fa76b7bc94cfd78cfc5254"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7851868eb5fa76b7bc94cfd78cfc5254"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_CX16</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 13))</td></tr>
<tr class="separator:a7851868eb5fa76b7bc94cfd78cfc5254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f6615bfe663c743673d47b485b62f70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f6615bfe663c743673d47b485b62f70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_ETPRD</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 14))</td></tr>
<tr class="separator:a6f6615bfe663c743673d47b485b62f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaa9de291c1a66b4748a26c4a44e7a73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acaa9de291c1a66b4748a26c4a44e7a73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_PDCM</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 15))</td></tr>
<tr class="separator:acaa9de291c1a66b4748a26c4a44e7a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad46b6b4ef2f0421c5ed759d1ce96daa3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad46b6b4ef2f0421c5ed759d1ce96daa3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_DCA</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 18))</td></tr>
<tr class="separator:ad46b6b4ef2f0421c5ed759d1ce96daa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af75252e0d06890860186aa40fe32eda9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af75252e0d06890860186aa40fe32eda9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_SSE4_1</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 19))</td></tr>
<tr class="separator:af75252e0d06890860186aa40fe32eda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6602146ea7f1fb52cca5f6c442da24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e6602146ea7f1fb52cca5f6c442da24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_SSE4_2</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 20))</td></tr>
<tr class="separator:a3e6602146ea7f1fb52cca5f6c442da24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a693cac73fe529768fb65f2d5fc197a38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a693cac73fe529768fb65f2d5fc197a38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_x2APIC</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 21))</td></tr>
<tr class="separator:a693cac73fe529768fb65f2d5fc197a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f4ba7cf486c0afdd5ebc1044561fc6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3f4ba7cf486c0afdd5ebc1044561fc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_MOVBE</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 22))</td></tr>
<tr class="separator:ab3f4ba7cf486c0afdd5ebc1044561fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9065bfae13a3179ec5762095dfacc314"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9065bfae13a3179ec5762095dfacc314"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_POPCNT</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 23))</td></tr>
<tr class="separator:a9065bfae13a3179ec5762095dfacc314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f591b9319eebf8ff56d14d9e2a1bc12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f591b9319eebf8ff56d14d9e2a1bc12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_AES</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 25))</td></tr>
<tr class="separator:a9f591b9319eebf8ff56d14d9e2a1bc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f541c41e31e922fae1de2e1627b94f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f541c41e31e922fae1de2e1627b94f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_XSAVE</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 26))</td></tr>
<tr class="separator:a8f541c41e31e922fae1de2e1627b94f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c9c0845cb156518e67f7c2a20b2423"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56c9c0845cb156518e67f7c2a20b2423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_OSXSAVE</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 27))</td></tr>
<tr class="separator:a56c9c0845cb156518e67f7c2a20b2423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988daef837386bae460d9e7063e93154"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a988daef837386bae460d9e7063e93154"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPUID_AVX</b>&#160;&#160;&#160;(1ull &lt;&lt; (32 + 28))</td></tr>
<tr class="separator:a988daef837386bae460d9e7063e93154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea286888b05d65e20d8a2752dbdce4bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea286888b05d65e20d8a2752dbdce4bc"></a>
static uint32_t X86_CR_ATTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#aea286888b05d65e20d8a2752dbdce4bc">cr0_read</a> (void)</td></tr>
<tr class="memdesc:aea286888b05d65e20d8a2752dbdce4bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the Control Register 0, various control flags for the CPU. <br /></td></tr>
<tr class="separator:aea286888b05d65e20d8a2752dbdce4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d851566423d1e056ac21697072ffd52"><td class="memItemLeft" align="right" valign="top">static void X86_CR_ATTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a8d851566423d1e056ac21697072ffd52">cr0_write</a> (uint32_t value)</td></tr>
<tr class="memdesc:a8d851566423d1e056ac21697072ffd52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Control Register 0, various control flags for the CPU.  <a href="#a8d851566423d1e056ac21697072ffd52">More...</a><br /></td></tr>
<tr class="separator:a8d851566423d1e056ac21697072ffd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c40d70976c43eba372a60d97a1c383"><td class="memItemLeft" align="right" valign="top">static uint32_t X86_CR_ATTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a03c40d70976c43eba372a60d97a1c383">cr2_read</a> (void)</td></tr>
<tr class="memdesc:a03c40d70976c43eba372a60d97a1c383"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the Page Fault Linear Address.  <a href="#a03c40d70976c43eba372a60d97a1c383">More...</a><br /></td></tr>
<tr class="separator:a03c40d70976c43eba372a60d97a1c383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b51962f26dbfa2d95a0e756986a955"><td class="memItemLeft" align="right" valign="top">static uint32_t X86_CR_ATTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a63b51962f26dbfa2d95a0e756986a955">cr3_read</a> (void)</td></tr>
<tr class="memdesc:a63b51962f26dbfa2d95a0e756986a955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the (physical) address of the page table.  <a href="#a63b51962f26dbfa2d95a0e756986a955">More...</a><br /></td></tr>
<tr class="separator:a63b51962f26dbfa2d95a0e756986a955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e818979c2a96968b92839349252bf2"><td class="memItemLeft" align="right" valign="top">static void X86_CR_ATTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a67e818979c2a96968b92839349252bf2">cr3_write</a> (uint32_t value)</td></tr>
<tr class="memdesc:a67e818979c2a96968b92839349252bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the (pyhsical) address of the page table.  <a href="#a67e818979c2a96968b92839349252bf2">More...</a><br /></td></tr>
<tr class="separator:a67e818979c2a96968b92839349252bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcfe14c5156b787acb70256bcb7b1b75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abcfe14c5156b787acb70256bcb7b1b75"></a>
static uint32_t X86_CR_ATTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#abcfe14c5156b787acb70256bcb7b1b75">cr4_read</a> (void)</td></tr>
<tr class="memdesc:abcfe14c5156b787acb70256bcb7b1b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Control Register 4, various control flags for the CPU. <br /></td></tr>
<tr class="separator:abcfe14c5156b787acb70256bcb7b1b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0472308833215aa1e83a1f26b7d25300"><td class="memItemLeft" align="right" valign="top">static void X86_CR_ATTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a0472308833215aa1e83a1f26b7d25300">cr4_write</a> (uint32_t value)</td></tr>
<tr class="memdesc:a0472308833215aa1e83a1f26b7d25300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the Control Register 4, various control flags for the CPU.  <a href="#a0472308833215aa1e83a1f26b7d25300">More...</a><br /></td></tr>
<tr class="separator:a0472308833215aa1e83a1f26b7d25300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c527f7bb2b419e47fd84f2f373dcd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05c527f7bb2b419e47fd84f2f373dcd7"></a>
static uint64_t X86_CR_ATTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a05c527f7bb2b419e47fd84f2f373dcd7">msr_read</a> (uint32_t msr)</td></tr>
<tr class="memdesc:a05c527f7bb2b419e47fd84f2f373dcd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a Machine Specific Register. <br /></td></tr>
<tr class="separator:a05c527f7bb2b419e47fd84f2f373dcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d6e42731a6c6aa294c51f42eaf8f070"><td class="memItemLeft" align="right" valign="top">static void X86_CR_ATTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a3d6e42731a6c6aa294c51f42eaf8f070">msr_set</a> (uint32_t msr, uint64_t value)</td></tr>
<tr class="memdesc:a3d6e42731a6c6aa294c51f42eaf8f070"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a Machine Specific Register.  <a href="#a3d6e42731a6c6aa294c51f42eaf8f070">More...</a><br /></td></tr>
<tr class="separator:a3d6e42731a6c6aa294c51f42eaf8f070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d13694faee25e82373e58c4cb47ba03"><td class="memItemLeft" align="right" valign="top">static uint64_t X86_CR_ATTR&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="x86__registers_8h.html#a9d13694faee25e82373e58c4cb47ba03">cpuid_caps</a> (void)</td></tr>
<tr class="memdesc:a9d13694faee25e82373e58c4cb47ba03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the basic features of the CPU.  <a href="#a9d13694faee25e82373e58c4cb47ba03">More...</a><br /></td></tr>
<tr class="separator:a9d13694faee25e82373e58c4cb47ba03"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The various non-general purpose registers of x86 CPUs. </p>
<dl class="section author"><dt>Author</dt><dd>Ren Kijewski <a href="#" onclick="location.href='mai'+'lto:'+'ren'+'e.'+'kij'+'ew'+'ski'+'@f'+'u-b'+'er'+'lin'+'.d'+'e'; return false;">rene.<span style="display: none;">.nosp@m.</span>kije<span style="display: none;">.nosp@m.</span>wski@<span style="display: none;">.nosp@m.</span>fu-b<span style="display: none;">.nosp@m.</span>erlin<span style="display: none;">.nosp@m.</span>.de</a> </dd></dl>

<p>Definition in file <a class="el" href="x86__registers_8h_source.html">x86_registers.h</a>.</p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a9d13694faee25e82373e58c4cb47ba03"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint64_t X86_CR_ATTR cpuid_caps </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read the basic features of the CPU. </p>
<p><a href="http://www.sandpile.org/x86/cpuid.htm">http://www.sandpile.org/x86/cpuid.htm</a> </p>

<p>Definition at line <a class="el" href="x86__registers_8h_source.html#l00253">253</a> of file <a class="el" href="x86__registers_8h_source.html">x86_registers.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d851566423d1e056ac21697072ffd52"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void X86_CR_ATTR cr0_write </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the Control Register 0, various control flags for the CPU. </p>
<p>You must not blank out unknown bits. First use <a class="el" href="x86__registers_8h.html#aea286888b05d65e20d8a2752dbdce4bc" title="Read the Control Register 0, various control flags for the CPU. ">cr0_read()</a>, then set and reset the bit you want to manipulate, then call this function. </p>

<p>Definition at line <a class="el" href="x86__registers_8h_source.html#l00091">91</a> of file <a class="el" href="x86__registers_8h_source.html">x86_registers.h</a>.</p>

</div>
</div>
<a class="anchor" id="a03c40d70976c43eba372a60d97a1c383"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t X86_CR_ATTR cr2_read </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read the Page Fault Linear Address. </p>
<p>The PFLA is the address which was accessed when the page fauled occured, i.e. this is not the PC of the #PF! </p>

<p>Definition at line <a class="el" href="x86__registers_8h_source.html#l00102">102</a> of file <a class="el" href="x86__registers_8h_source.html">x86_registers.h</a>.</p>

</div>
</div>
<a class="anchor" id="a63b51962f26dbfa2d95a0e756986a955"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t X86_CR_ATTR cr3_read </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read the (physical) address of the page table. </p>
<p>You are doing it wrong if you ever find you need to call this function ... </p>

<p>Definition at line <a class="el" href="x86__registers_8h_source.html#l00114">114</a> of file <a class="el" href="x86__registers_8h_source.html">x86_registers.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67e818979c2a96968b92839349252bf2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void X86_CR_ATTR cr3_write </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the (pyhsical) address of the page table. </p>
<p>This flushes the TLB for all pages that do not have the PT_G flag. </p>

<p>Definition at line <a class="el" href="x86__registers_8h_source.html#l00126">126</a> of file <a class="el" href="x86__registers_8h_source.html">x86_registers.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0472308833215aa1e83a1f26b7d25300"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void X86_CR_ATTR cr4_write </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the Control Register 4, various control flags for the CPU. </p>
<p>You must not blank out unknown bits. First use <a class="el" href="x86__registers_8h.html#aea286888b05d65e20d8a2752dbdce4bc" title="Read the Control Register 0, various control flags for the CPU. ">cr0_read()</a>, then set and reset the bit you want to manipulate, then call this function. </p>

<p>Definition at line <a class="el" href="x86__registers_8h_source.html#l00148">148</a> of file <a class="el" href="x86__registers_8h_source.html">x86_registers.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d6e42731a6c6aa294c51f42eaf8f070"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void X86_CR_ATTR msr_set </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>msr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set a Machine Specific Register. </p>
<p>You must not blank out unknown bits. First use <a class="el" href="x86__registers_8h.html#a05c527f7bb2b419e47fd84f2f373dcd7" title="Read a Machine Specific Register. ">msr_read()</a>, then set and reset the bit you want to manipulate, then call this function. </p>

<p>Definition at line <a class="el" href="x86__registers_8h_source.html#l00184">184</a> of file <a class="el" href="x86__registers_8h_source.html">x86_registers.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_9e461ebd9532e8d73200c614b68c26fe.html">x86</a></li><li class="navelem"><a class="el" href="dir_e491a0e905f992d3363c11966e61a552.html">include</a></li><li class="navelem"><a class="el" href="x86__registers_8h.html">x86_registers.h</a></li>
    <li class="footer">Generated on Mon Jan 12 2015 15:45:17 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.8 </li>
  </ul>
</div>
</body>
</html>
