static inline T_1 F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nunsigned long V_2 ;\r\nF_2 ( & V_3 . V_4 , V_2 ) ;\r\nV_1 = F_3 ( V_3 . V_5 ) ;\r\nif ( ! ( V_1 & V_6 ) )\r\nV_3 . V_7 = 0 ;\r\nF_4 ( & V_3 . V_4 , V_2 ) ;\r\nreturn V_1 ;\r\n}\r\nstatic inline T_1 F_5 ( void )\r\n{\r\nreturn F_3 ( V_3 . V_8 ) ;\r\n}\r\nstatic inline void F_6 ( T_1 V_9 )\r\n{\r\nunsigned long V_2 ;\r\nF_2 ( & V_3 . V_4 , V_2 ) ;\r\nV_3 . V_7 = 1 ;\r\nif ( ( V_9 & 0xf0 ) == 0xe0 )\r\nV_3 . V_10 = 0xff ;\r\nF_7 ( V_9 , V_3 . V_5 ) ;\r\nF_4 ( & V_3 . V_4 , V_2 ) ;\r\n}\r\nstatic inline void F_8 ( T_1 V_9 )\r\n{\r\nunsigned long V_2 ;\r\nF_2 ( & V_3 . V_4 , V_2 ) ;\r\nV_3 . V_7 = 1 ;\r\nF_7 ( V_9 , V_3 . V_8 ) ;\r\nF_4 ( & V_3 . V_4 , V_2 ) ;\r\n}\r\nstatic inline void F_9 ( void )\r\n{\r\nunsigned long V_2 ;\r\nT_2 * V_11 ;\r\nV_11 = & V_3 . V_4 ;\r\nF_10 ( V_11 , V_2 ) ;\r\nif ( ! V_3 . V_7 ) {\r\nF_11 ( V_11 , V_2 ) ;\r\nreturn;\r\n}\r\nF_12 ( V_11 ) ;\r\nF_13 ( V_11 ) ;\r\nwhile ( F_3 ( V_3 . V_5 ) & V_6 )\r\n{ }\r\nV_3 . V_7 = 0 ;\r\nF_4 ( V_11 , V_2 ) ;\r\n}\r\nstatic void F_14 ( int V_12 , void * V_13 , T_1 V_1 , T_1 V_14 )\r\n{\r\nT_3 * V_15 ;\r\nF_15 ( & V_3 . V_16 ) ;\r\nif ( V_3 . V_17 < 0 ) {\r\nF_12 ( & V_3 . V_16 ) ;\r\nreturn;\r\n}\r\nV_15 = V_3 . V_18 [ V_3 . V_17 ] ;\r\nF_12 ( & V_3 . V_16 ) ;\r\nV_15 -> V_19 [ V_15 -> V_20 ++ ] = V_1 ;\r\nV_15 -> V_19 [ V_15 -> V_20 ++ ] = V_14 ;\r\nV_3 . V_21 -= 2 ;\r\nF_16 ( & V_3 . V_22 ) ;\r\nif ( V_3 . V_21 <= 0 ) {\r\nif ( V_15 -> V_19 [ V_15 -> V_23 ] & V_24 )\r\nif ( V_15 -> V_25 . V_26 )\r\nF_17 ( V_15 -> V_25 . V_26 ) ;\r\nif ( V_15 -> V_19 [ V_15 -> V_23 ] & V_27 )\r\nif ( V_15 -> V_25 . V_28 )\r\nV_15 -> V_25 . V_28 ( V_12 , V_13 , V_1 , V_14 ) ;\r\nV_15 -> V_23 = V_15 -> V_20 ;\r\nV_15 -> V_20 ++ ;\r\nF_13 ( & V_3 . V_16 ) ;\r\nV_3 . V_17 = - 1 ;\r\nV_3 . V_21 = 0 ;\r\nF_18 ( & V_3 . V_16 ) ;\r\nF_19 ( & V_3 . V_29 ) ;\r\n}\r\n}\r\nstatic T_4 F_20 ( int V_12 , void * V_13 )\r\n{\r\nT_1 V_1 , V_14 ;\r\nV_1 = F_1 () ;\r\nV_14 = F_5 () ;\r\nif ( ( ( V_1 & 0xf1 ) == 0x51 ) && V_14 == 0x82 )\r\nreturn V_30 ;\r\nswitch ( V_1 & V_31 ) {\r\ncase 0 :\r\nbreak;\r\ncase V_32 :\r\ncase V_33 :\r\ncase V_34 :\r\nF_15 ( & V_3 . V_35 ) ;\r\nif ( V_3 . V_36 != NULL )\r\nV_3 . V_36 ( V_12 , V_13 , V_1 , V_14 ) ;\r\nF_12 ( & V_3 . V_35 ) ;\r\nbreak;\r\ncase V_37 :\r\nF_14 ( V_12 , V_13 , V_1 , V_14 ) ;\r\nbreak;\r\ncase V_38 :\r\ncase V_39 :\r\nF_15 ( & V_3 . V_35 ) ;\r\nif ( V_3 . V_40 != NULL )\r\nV_3 . V_40 ( V_12 , V_13 , V_1 , V_14 ) ;\r\nF_12 ( & V_3 . V_35 ) ;\r\nbreak;\r\ncase V_41 :\r\nF_15 ( & V_3 . V_35 ) ;\r\nif ( V_3 . V_42 != NULL )\r\nV_3 . V_42 ( V_12 , V_13 , V_1 , V_14 ) ;\r\nelse\r\nF_21 (KERN_INFO PREFIX L_1 ) ;\r\nF_12 ( & V_3 . V_35 ) ;\r\nbreak;\r\ndefault:\r\nF_15 ( & V_3 . V_35 ) ;\r\nif ( V_3 . V_43 != NULL )\r\nV_3 . V_43 ( V_12 , V_13 , V_1 , V_14 ) ;\r\nF_12 ( & V_3 . V_35 ) ;\r\nbreak;\r\n}\r\nreturn V_30 ;\r\n}\r\nstatic T_4 F_22 ( int V_12 , void * V_13 )\r\n{\r\nint V_1 ;\r\nV_1 = F_1 () ;\r\nF_21 (KERN_WARNING PREFIX L_2 ) ;\r\n#if 0\r\nif (status & HP_SDC_NMISTATUS_FHS) {\r\nread_lock(&hp_sdc.hook_lock);\r\nif (hp_sdc.timer != NULL)\r\nhp_sdc.timer(irq, dev_id, status, 0);\r\nread_unlock(&hp_sdc.hook_lock);\r\n} else {\r\nprintk(KERN_WARNING PREFIX "HIL NMI\n");\r\n}\r\n#endif\r\nreturn V_30 ;\r\n}\r\nstatic void F_23 ( unsigned long V_44 )\r\n{\r\nF_24 ( & V_3 . V_16 ) ;\r\nif ( V_3 . V_17 >= 0 ) {\r\nstruct V_45 V_46 ;\r\nF_16 ( & V_46 ) ;\r\nif ( V_46 . V_47 > V_3 . V_22 . V_47 )\r\nV_46 . V_48 += V_49 ;\r\nif ( V_46 . V_48 - V_3 . V_22 . V_48 > V_50 ) {\r\nT_3 * V_15 ;\r\nT_1 V_51 ;\r\nV_15 = V_3 . V_18 [ V_3 . V_17 ] ;\r\nF_21 (KERN_WARNING PREFIX L_3 ,\r\n(int)(tv.tv_usec - hp_sdc.rtv.tv_usec)) ;\r\nV_15 -> V_20 += V_3 . V_21 ;\r\nV_3 . V_21 = 0 ;\r\nV_51 = V_15 -> V_19 [ V_15 -> V_23 ] ;\r\nV_15 -> V_19 [ V_15 -> V_23 ] |= V_52 ;\r\nif ( V_51 & V_24 )\r\nif ( V_15 -> V_25 . V_26 )\r\nF_17 ( V_15 -> V_25 . V_26 ) ;\r\nif ( V_51 & V_27 ) {\r\nif ( V_15 -> V_25 . V_28 )\r\nV_15 -> V_25 . V_28 ( 0 , NULL , 0 , 0 ) ;\r\n}\r\nV_15 -> V_23 = V_15 -> V_20 ;\r\nV_15 -> V_20 ++ ;\r\nV_3 . V_17 = - 1 ;\r\n}\r\n}\r\nF_25 ( & V_3 . V_16 ) ;\r\nF_26 () ;\r\n}\r\nunsigned long F_26 ( void )\r\n{\r\nT_3 * V_15 ;\r\nT_1 V_25 ;\r\nint V_20 , V_53 ;\r\nint V_54 = 0 ;\r\nF_13 ( & V_3 . V_11 ) ;\r\nif ( V_3 . V_7 ) {\r\nF_1 () ;\r\nif ( V_3 . V_7 )\r\ngoto V_55;\r\n}\r\nV_56:\r\nif ( V_3 . V_57 < 0 )\r\nV_3 . V_57 = 0 ;\r\nF_27 ( & V_3 . V_16 ) ;\r\nif ( V_3 . V_17 == V_3 . V_57 )\r\nV_3 . V_57 ++ ;\r\nF_28 ( & V_3 . V_16 ) ;\r\nif ( V_3 . V_57 >= V_58 )\r\nV_3 . V_57 = 0 ;\r\nV_53 = V_3 . V_57 ;\r\nif ( V_3 . V_18 [ V_53 ] != NULL )\r\ngoto V_59;\r\nwhile ( ++ V_53 != V_3 . V_57 ) {\r\nif ( V_53 >= V_58 ) {\r\nV_53 = - 1 ;\r\ncontinue;\r\n}\r\nF_27 ( & V_3 . V_16 ) ;\r\nif ( V_3 . V_17 == V_53 ) {\r\nF_28 ( & V_3 . V_16 ) ;\r\ncontinue;\r\n}\r\nF_28 ( & V_3 . V_16 ) ;\r\nif ( V_3 . V_18 [ V_53 ] != NULL )\r\nbreak;\r\n}\r\nif ( V_53 == V_3 . V_57 ) {\r\nV_53 = - 1 ;\r\n}\r\nV_3 . V_57 = V_53 ;\r\nV_59:\r\nif ( V_3 . V_60 ) {\r\nF_6 ( V_3 . V_61 | V_62 ) ;\r\nV_3 . V_60 = 0 ;\r\ngoto V_55;\r\n}\r\nif ( V_3 . V_57 == - 1 )\r\ngoto V_63;\r\nV_15 = V_3 . V_18 [ V_53 ] ;\r\nV_20 = V_15 -> V_23 ;\r\nif ( V_15 -> V_23 >= V_15 -> V_64 ) {\r\nV_3 . V_18 [ V_53 ] = NULL ;\r\nV_3 . V_57 ++ ;\r\nif ( V_3 . V_57 >= V_58 )\r\nV_3 . V_57 = 0 ;\r\ngoto V_55;\r\n}\r\nV_25 = V_15 -> V_19 [ V_20 ] ;\r\nV_20 ++ ;\r\nif ( V_15 -> V_20 >= V_15 -> V_64 ) {\r\nif ( V_25 & V_65 )\r\nF_29 ( V_15 ) ;\r\nV_3 . V_18 [ V_53 ] = NULL ;\r\nV_3 . V_57 ++ ;\r\nif ( V_3 . V_57 >= V_58 )\r\nV_3 . V_57 = 0 ;\r\ngoto V_55;\r\n}\r\nwhile ( V_25 & V_66 ) {\r\nif ( V_15 -> V_20 != V_20 ) {\r\nV_20 ++ ;\r\nV_25 &= ~ V_66 ;\r\nbreak;\r\n}\r\nF_6 ( V_15 -> V_19 [ V_20 ] ) ;\r\nV_15 -> V_20 ++ ;\r\nif ( ( V_25 & V_67 ) == V_66 )\r\ngoto V_68;\r\nif ( V_25 & V_69 )\r\nV_15 -> V_20 ++ ;\r\ngoto V_55;\r\n}\r\nif ( V_25 & V_69 ) {\r\nint V_70 ;\r\nV_70 = V_15 -> V_19 [ V_20 ] ;\r\nV_20 ++ ;\r\nif ( V_15 -> V_20 - V_20 < V_70 ) {\r\nF_8 ( V_15 -> V_19 [ V_15 -> V_20 ] ) ;\r\nV_15 -> V_20 ++ ;\r\nif ( V_15 -> V_20 - V_20 >= V_70 &&\r\n( V_25 & V_67 ) == V_69 )\r\ngoto V_68;\r\ngoto V_55;\r\n}\r\nV_20 += V_70 ;\r\nV_25 &= ~ V_69 ;\r\n} else\r\nwhile ( V_25 & V_71 ) {\r\nint V_72 ;\r\nT_1 V_73 [ 4 ] ;\r\nV_72 = V_15 -> V_19 [ V_20 ] ;\r\nif ( V_20 != V_15 -> V_20 ) {\r\nV_20 ++ ;\r\nV_20 += ! ! ( V_72 & 1 ) ;\r\nV_20 += ! ! ( V_72 & 2 ) ;\r\nV_20 += ! ! ( V_72 & 4 ) ;\r\nV_20 += ! ! ( V_72 & 8 ) ;\r\nV_25 &= ~ V_71 ;\r\nbreak;\r\n}\r\nV_73 [ 0 ] = ( V_72 & 1 ) ? V_15 -> V_19 [ ++ V_20 ] : V_3 . V_74 [ 0 ] ;\r\nV_73 [ 1 ] = ( V_72 & 2 ) ? V_15 -> V_19 [ ++ V_20 ] : V_3 . V_74 [ 1 ] ;\r\nV_73 [ 2 ] = ( V_72 & 4 ) ? V_15 -> V_19 [ ++ V_20 ] : V_3 . V_74 [ 2 ] ;\r\nV_73 [ 3 ] = ( V_72 & 8 ) ? V_15 -> V_19 [ ++ V_20 ] : V_3 . V_74 [ 3 ] ;\r\nif ( V_3 . V_10 > 0x73 || V_3 . V_10 < 0x70 ||\r\nV_73 [ V_3 . V_10 - 0x70 ] == V_3 . V_74 [ V_3 . V_10 - 0x70 ] ) {\r\nint V_75 = 0 ;\r\nwhile ( V_75 < 4 && V_73 [ V_75 ] == V_3 . V_74 [ V_75 ] )\r\nV_75 ++ ;\r\nif ( V_75 < 4 ) {\r\nF_6 ( V_76 + V_75 ) ;\r\nV_3 . V_10 = 0x70 + V_75 ;\r\ngoto V_55;\r\n}\r\nV_20 ++ ;\r\nif ( ( V_25 & V_67 ) == V_71 )\r\ngoto V_68;\r\nV_15 -> V_20 = V_20 ;\r\nV_25 &= ~ V_71 ;\r\nbreak;\r\n}\r\nF_8 ( V_73 [ V_3 . V_10 - 0x70 ] ) ;\r\nV_3 . V_74 [ V_3 . V_10 - 0x70 ] = V_73 [ V_3 . V_10 - 0x70 ] ;\r\nV_3 . V_10 ++ ;\r\n{\r\nint V_75 = 0 ;\r\nwhile ( ( V_75 < 4 ) && V_73 [ V_75 ] == V_3 . V_74 [ V_75 ] )\r\nV_75 ++ ;\r\nif ( V_75 >= 4 ) {\r\nV_15 -> V_20 = V_20 + 1 ;\r\nif ( ( V_25 & V_67 ) ==\r\nV_71 )\r\ngoto V_68;\r\n}\r\n}\r\ngoto V_55;\r\n}\r\nF_27 ( & V_3 . V_16 ) ;\r\nif ( V_3 . V_17 >= 0 ) {\r\nF_28 ( & V_3 . V_16 ) ;\r\ngoto V_55;\r\n}\r\nF_28 ( & V_3 . V_16 ) ;\r\nif ( V_25 & V_77 ) {\r\nT_1 V_78 ;\r\nV_78 = V_15 -> V_19 [ V_20 ] ;\r\nV_15 -> V_20 ++ ;\r\nif ( V_25 & V_79 ) {\r\nV_3 . V_21 = V_15 -> V_19 [ V_15 -> V_20 ] ;\r\nF_16 ( & V_3 . V_22 ) ;\r\nV_15 -> V_20 ++ ;\r\nF_24 ( & V_3 . V_16 ) ;\r\nV_3 . V_17 = V_53 ;\r\nF_25 ( & V_3 . V_16 ) ;\r\nF_6 ( V_78 ) ;\r\ngoto V_55;\r\n}\r\nF_6 ( V_78 ) ;\r\ngoto V_68;\r\n}\r\nV_68:\r\nif ( V_25 & V_24 )\r\nF_17 ( V_15 -> V_25 . V_26 ) ;\r\nelse if ( V_25 & V_27 )\r\nV_15 -> V_25 . V_28 ( 0 , NULL , 0 , 0 ) ;\r\nif ( V_15 -> V_20 >= V_15 -> V_64 ) {\r\nif ( V_25 & V_65 )\r\nF_29 ( V_15 ) ;\r\nV_3 . V_18 [ V_53 ] = NULL ;\r\n} else {\r\nV_15 -> V_23 = V_20 + 1 ;\r\nV_15 -> V_20 = V_20 + 2 ;\r\n}\r\nV_3 . V_57 ++ ;\r\nif ( V_3 . V_57 >= V_58 )\r\nV_3 . V_57 = 0 ;\r\nV_55:\r\nif ( ! V_3 . V_7 && V_54 ++ < 20 )\r\ngoto V_56;\r\nV_63:\r\nif ( V_3 . V_57 >= 0 )\r\nF_19 ( & V_3 . V_29 ) ;\r\nF_18 ( & V_3 . V_11 ) ;\r\nreturn 0 ;\r\n}\r\nint F_30 ( T_3 * V_80 )\r\n{\r\nint V_75 ;\r\nif ( V_80 == NULL ) {\r\nF_31 () ;\r\nreturn - V_81 ;\r\n}\r\nfor ( V_75 = 0 ; V_75 < V_58 ; V_75 ++ )\r\nif ( V_3 . V_18 [ V_75 ] == V_80 )\r\ngoto V_82;\r\nV_80 -> V_23 = 0 ;\r\nV_80 -> V_20 = 1 ;\r\nfor ( V_75 = 0 ; V_75 < V_58 ; V_75 ++ )\r\nif ( V_3 . V_18 [ V_75 ] == NULL ) {\r\nV_3 . V_18 [ V_75 ] = V_80 ;\r\nF_19 ( & V_3 . V_29 ) ;\r\nreturn 0 ;\r\n}\r\nF_21 (KERN_WARNING PREFIX L_4 ) ;\r\nreturn - V_83 ;\r\nV_82:\r\nF_21 (KERN_WARNING PREFIX L_5 ) ;\r\nreturn - V_81 ;\r\n}\r\nint F_32 ( T_3 * V_80 ) {\r\nunsigned long V_2 ;\r\nint V_84 ;\r\nF_2 ( & V_3 . V_11 , V_2 ) ;\r\nV_84 = F_30 ( V_80 ) ;\r\nF_4 ( & V_3 . V_11 , V_2 ) ;\r\nreturn V_84 ;\r\n}\r\nint F_33 ( T_3 * V_80 )\r\n{\r\nunsigned long V_2 ;\r\nint V_75 ;\r\nF_2 ( & V_3 . V_11 , V_2 ) ;\r\nfor ( V_75 = 0 ; V_75 < V_58 ; V_75 ++ )\r\nif ( V_3 . V_18 [ V_75 ] == V_80 )\r\nV_3 . V_18 [ V_75 ] = NULL ;\r\nF_4 ( & V_3 . V_11 , V_2 ) ;\r\nreturn 0 ;\r\n}\r\nint F_34 ( T_5 * V_85 )\r\n{\r\nif ( V_85 == NULL || V_3 . V_86 == NULL )\r\nreturn - V_81 ;\r\nF_24 ( & V_3 . V_35 ) ;\r\nif ( V_3 . V_36 != NULL ) {\r\nF_25 ( & V_3 . V_35 ) ;\r\nreturn - V_83 ;\r\n}\r\nV_3 . V_36 = V_85 ;\r\nV_3 . V_61 &= ~ V_87 ;\r\nV_3 . V_61 &= ~ V_88 ;\r\nV_3 . V_61 &= ~ V_89 ;\r\nV_3 . V_60 = 1 ;\r\nF_25 ( & V_3 . V_35 ) ;\r\nF_19 ( & V_3 . V_29 ) ;\r\nreturn 0 ;\r\n}\r\nint F_35 ( T_5 * V_85 )\r\n{\r\nif ( V_85 == NULL || V_3 . V_86 == NULL )\r\nreturn - V_81 ;\r\nF_24 ( & V_3 . V_35 ) ;\r\nif ( V_3 . V_40 != NULL ) {\r\nF_25 ( & V_3 . V_35 ) ;\r\nreturn - V_83 ;\r\n}\r\nV_3 . V_40 = V_85 ;\r\nV_3 . V_61 &= ~ ( V_90 | V_91 ) ;\r\nV_3 . V_60 = 1 ;\r\nF_25 ( & V_3 . V_35 ) ;\r\nF_19 ( & V_3 . V_29 ) ;\r\nreturn 0 ;\r\n}\r\nint F_36 ( T_5 * V_85 )\r\n{\r\nif ( V_85 == NULL || V_3 . V_86 == NULL )\r\nreturn - V_81 ;\r\nF_24 ( & V_3 . V_35 ) ;\r\nif ( V_3 . V_43 != NULL ) {\r\nF_25 ( & V_3 . V_35 ) ;\r\nreturn - V_83 ;\r\n}\r\nV_3 . V_43 = V_85 ;\r\nV_3 . V_61 &= ~ ( V_90 | V_91 ) ;\r\nV_3 . V_60 = 1 ;\r\nF_25 ( & V_3 . V_35 ) ;\r\nF_19 ( & V_3 . V_29 ) ;\r\nreturn 0 ;\r\n}\r\nint F_37 ( T_5 * V_85 )\r\n{\r\nF_24 ( & V_3 . V_35 ) ;\r\nif ( ( V_85 != V_3 . V_36 ) ||\r\n( V_3 . V_36 == NULL ) ) {\r\nF_25 ( & V_3 . V_35 ) ;\r\nreturn - V_81 ;\r\n}\r\nV_3 . V_36 = NULL ;\r\nV_3 . V_61 |= V_89 ;\r\nV_3 . V_61 |= V_87 ;\r\nV_3 . V_61 |= V_88 ;\r\nV_3 . V_60 = 1 ;\r\nF_25 ( & V_3 . V_35 ) ;\r\nF_19 ( & V_3 . V_29 ) ;\r\nreturn 0 ;\r\n}\r\nint F_38 ( T_5 * V_85 )\r\n{\r\nF_24 ( & V_3 . V_35 ) ;\r\nif ( ( V_85 != V_3 . V_40 ) ||\r\n( V_3 . V_40 == NULL ) ) {\r\nF_25 ( & V_3 . V_35 ) ;\r\nreturn - V_81 ;\r\n}\r\nV_3 . V_40 = NULL ;\r\nif( V_3 . V_43 == NULL ) {\r\nV_3 . V_61 |= ( V_90 | V_91 ) ;\r\nV_3 . V_60 = 1 ;\r\n}\r\nF_25 ( & V_3 . V_35 ) ;\r\nF_19 ( & V_3 . V_29 ) ;\r\nreturn 0 ;\r\n}\r\nint F_39 ( T_5 * V_85 )\r\n{\r\nF_24 ( & V_3 . V_35 ) ;\r\nif ( ( V_85 != V_3 . V_43 ) ||\r\n( V_3 . V_43 == NULL ) ) {\r\nF_25 ( & V_3 . V_35 ) ;\r\nreturn - V_81 ;\r\n}\r\nV_3 . V_43 = NULL ;\r\nif( V_3 . V_40 == NULL ) {\r\nV_3 . V_61 |= ( V_90 | V_91 ) ;\r\nV_3 . V_60 = 1 ;\r\n}\r\nF_25 ( & V_3 . V_35 ) ;\r\nF_19 ( & V_3 . V_29 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_40 ( unsigned long V_14 )\r\n{\r\nF_19 ( & V_3 . V_29 ) ;\r\nF_41 ( & V_3 . V_92 , V_93 + V_94 ) ;\r\n}\r\nstatic int T_6 F_42 ( void )\r\n{\r\nchar * V_95 ;\r\nT_3 V_96 ;\r\nT_1 V_97 [ 6 ] ;\r\nstruct V_26 V_98 ;\r\nF_43 ( & V_3 . V_11 ) ;\r\nF_43 ( & V_3 . V_4 ) ;\r\nF_43 ( & V_3 . V_16 ) ;\r\nF_43 ( & V_3 . V_35 ) ;\r\nV_3 . V_36 = NULL ;\r\nV_3 . V_40 = NULL ;\r\nV_3 . V_42 = NULL ;\r\nV_3 . V_43 = NULL ;\r\nV_3 . V_61 = V_99 ;\r\nV_3 . V_60 = 1 ;\r\nV_3 . V_10 = 0xff ;\r\nV_3 . V_74 [ 0 ] = 0xff ;\r\nV_3 . V_74 [ 1 ] = 0xff ;\r\nV_3 . V_74 [ 2 ] = 0xff ;\r\nV_3 . V_74 [ 3 ] = 0xff ;\r\nV_3 . V_7 = 1 ;\r\nmemset ( & V_3 . V_18 , 0 , sizeof( V_3 . V_18 ) ) ;\r\nV_3 . V_57 = - 1 ;\r\nV_3 . V_17 = - 1 ;\r\nV_3 . V_21 = 0 ;\r\nV_3 . V_100 = - V_101 ;\r\nV_95 = L_6 ;\r\nif ( ! V_3 . V_102 )\r\ngoto V_103;\r\nV_95 = L_7 ;\r\nif ( ! V_3 . V_12 )\r\ngoto V_103;\r\nV_3 . V_100 = - V_83 ;\r\n#if F_44 ( V_104 )\r\nV_95 = L_8 ;\r\nif ( F_45 ( V_3 . V_8 , 2 , V_105 . V_106 ) )\r\ngoto V_103;\r\n#endif\r\nV_95 = L_9 ;\r\nif ( F_46 ( V_3 . V_12 , & F_20 , V_107 ,\r\nL_10 , & V_3 ) )\r\ngoto V_108;\r\nV_95 = L_11 ;\r\nif ( F_46 ( V_3 . V_109 , & F_22 , V_107 ,\r\nL_12 , & V_3 ) )\r\ngoto V_110;\r\nF_21 (KERN_INFO PREFIX L_13 ,\r\n(void *)hp_sdc.base_io, hp_sdc.irq, hp_sdc.nmi) ;\r\nF_1 () ;\r\nF_5 () ;\r\nF_47 ( & V_3 . V_29 , F_23 , 0 ) ;\r\nV_96 . V_23 = 0 ;\r\nV_96 . V_20 = 1 ;\r\nV_96 . V_64 = 6 ;\r\nV_96 . V_19 = V_97 ;\r\nV_97 [ 0 ] = V_71 | V_24 ;\r\nV_97 [ 1 ] = 0x0f ;\r\nV_97 [ 2 ] = V_97 [ 3 ] = V_97 [ 4 ] = V_97 [ 5 ] = 0 ;\r\nV_96 . V_25 . V_26 = & V_98 ;\r\nF_48 ( & V_98 , 0 ) ;\r\nF_32 ( & V_96 ) ;\r\nF_49 ( & V_98 ) ;\r\nF_50 ( & V_3 . V_92 ) ;\r\nV_3 . V_92 . V_111 = V_93 + V_94 ;\r\nV_3 . V_92 . V_112 = & F_40 ;\r\nF_51 ( & V_3 . V_92 ) ;\r\nV_3 . V_100 = 0 ;\r\nreturn 0 ;\r\nV_110:\r\nF_52 ( V_3 . V_12 , & V_3 ) ;\r\nV_108:\r\nF_53 ( V_3 . V_8 , 2 ) ;\r\nV_103:\r\nF_21 (KERN_WARNING PREFIX L_14 ,\r\nerrstr, (void *)hp_sdc.base_io, hp_sdc.irq, hp_sdc.nmi) ;\r\nV_3 . V_86 = NULL ;\r\nreturn V_3 . V_100 ;\r\n}\r\nstatic void F_54 ( struct V_113 * V_114 )\r\n{\r\nF_55 ( L_15 ) ;\r\n}\r\nstatic int T_6 F_56 ( struct V_115 * V_116 )\r\n{\r\nint V_84 ;\r\nif ( ! V_116 )\r\nreturn 1 ;\r\nif ( V_3 . V_86 != NULL )\r\nreturn 1 ;\r\nV_3 . V_86 = V_116 ;\r\nV_3 . V_12 = V_116 -> V_12 ;\r\nV_3 . V_109 = V_116 -> V_117 ;\r\nV_3 . V_102 = V_116 -> V_118 . V_59 ;\r\nV_3 . V_8 = V_116 -> V_118 . V_59 + 0x800 ;\r\nV_3 . V_5 = V_116 -> V_118 . V_59 + 0x801 ;\r\nF_57 ( & V_119 , F_54 ) ;\r\nV_84 = F_42 () ;\r\nif ( ! V_84 )\r\nF_58 ( & V_119 ,\r\nF_59 ( 2000 ) ) ;\r\nreturn V_84 ;\r\n}\r\nstatic void F_60 ( void )\r\n{\r\nif ( ! V_3 . V_86 )\r\nreturn;\r\nF_24 ( & V_3 . V_11 ) ;\r\nF_9 () ;\r\nF_7 ( V_62 | V_99 , V_3 . V_5 ) ;\r\nF_9 () ;\r\nF_52 ( V_3 . V_109 , & V_3 ) ;\r\nF_52 ( V_3 . V_12 , & V_3 ) ;\r\nF_25 ( & V_3 . V_11 ) ;\r\nF_61 ( & V_3 . V_92 ) ;\r\nF_62 ( & V_3 . V_29 ) ;\r\n#if F_44 ( V_104 )\r\nF_63 ( & V_119 ) ;\r\nif ( F_64 ( & V_105 ) )\r\nF_21 (KERN_WARNING PREFIX L_16 ) ;\r\n#endif\r\n}\r\nstatic int T_6 F_65 ( void )\r\n{\r\nT_3 V_120 ;\r\nT_1 V_121 [ 5 ] ;\r\nstruct V_26 V_122 ;\r\n#if F_44 ( V_123 )\r\nT_7 V_124 ;\r\nunsigned char V_75 ;\r\n#endif\r\nif ( V_125 ) {\r\nF_21 (KERN_WARNING PREFIX L_17 ) ;\r\nreturn - V_101 ;\r\n}\r\nV_3 . V_86 = NULL ;\r\nV_3 . V_100 = 0 ;\r\n#if F_44 ( V_104 )\r\nif ( F_66 ( & V_105 ) ) {\r\nF_21 (KERN_WARNING PREFIX L_18 ) ;\r\nreturn - V_101 ;\r\n}\r\n#elif F_44 ( V_123 )\r\nif ( ! V_126 )\r\nreturn - V_101 ;\r\nV_3 . V_12 = 1 ;\r\nV_3 . V_109 = 7 ;\r\nV_3 . V_102 = ( unsigned long ) 0xf0428000 ;\r\nV_3 . V_8 = ( unsigned long ) V_3 . V_102 + 1 ;\r\nV_3 . V_5 = ( unsigned long ) V_3 . V_102 + 3 ;\r\nV_124 = F_67 () ;\r\nF_68 ( V_127 ) ;\r\nif ( ! F_69 ( V_75 , ( unsigned char * ) V_3 . V_8 ) )\r\nV_3 . V_86 = ( void * ) 1 ;\r\nF_68 ( V_124 ) ;\r\nV_3 . V_100 = F_42 () ;\r\n#endif\r\nif ( V_3 . V_86 == NULL ) {\r\nF_21 (KERN_WARNING PREFIX L_19 ) ;\r\nreturn V_3 . V_100 ;\r\n}\r\nF_48 ( & V_122 , 0 ) ;\r\nV_120 . V_23 = 0 ;\r\nV_120 . V_20 = 1 ;\r\nV_120 . V_64 = 5 ;\r\nV_120 . V_19 = V_121 ;\r\nV_120 . V_25 . V_26 = & V_122 ;\r\nV_121 [ 0 ] =\r\nV_77 | V_79 | V_24 ;\r\nV_121 [ 1 ] = V_128 ;\r\nV_121 [ 2 ] = 1 ;\r\nV_121 [ 3 ] = 0 ;\r\nV_121 [ 4 ] = 0 ;\r\nF_32 ( & V_120 ) ;\r\nF_49 ( & V_122 ) ;\r\nF_17 ( & V_122 ) ;\r\nif ( ( V_121 [ 0 ] & V_52 ) == V_52 ) {\r\nF_21 (KERN_WARNING PREFIX L_20 ) ;\r\nF_60 () ;\r\nreturn - V_101 ;\r\n}\r\nV_3 . V_129 = V_121 [ 4 ] ;\r\nif ( V_3 . V_129 & V_130 ) {\r\nconst char * V_131 ;\r\nF_21 (KERN_INFO PREFIX L_21 ) ;\r\nV_121 [ 1 ] = V_132 ;\r\nV_120 . V_23 = 0 ;\r\nV_120 . V_20 = 1 ;\r\nF_49 ( & V_122 ) ;\r\nF_32 ( & V_120 ) ;\r\nF_49 ( & V_122 ) ;\r\nF_17 ( & V_122 ) ;\r\nif ( ( V_121 [ 0 ] & V_52 ) == V_52 ) {\r\nF_21 (KERN_WARNING PREFIX L_22 ) ;\r\nreturn - V_101 ;\r\n}\r\nV_3 . V_133 = V_121 [ 4 ] ;\r\nF_70 (hp_sdc.r7e & HP_SDC_XTD_REV, str)\r\nF_21 (KERN_INFO PREFIX L_23 , str) ;\r\nif ( V_3 . V_133 & V_134 )\r\nF_21 (KERN_INFO PREFIX L_24 ) ;\r\nif ( V_3 . V_133 & V_135 )\r\nF_21 (KERN_INFO PREFIX L_25 ) ;\r\nF_21 (KERN_INFO PREFIX L_26\r\nL_27 ) ;\r\nV_121 [ 0 ] = V_66 |\r\nV_69 | V_24 ;\r\nV_121 [ 1 ] = V_136 ;\r\nV_121 [ 2 ] = 1 ;\r\nV_121 [ 3 ] = 0 ;\r\nV_120 . V_23 = 0 ;\r\nV_120 . V_20 = 1 ;\r\nV_120 . V_64 = 4 ;\r\nF_49 ( & V_122 ) ;\r\nF_32 ( & V_120 ) ;\r\nF_49 ( & V_122 ) ;\r\nF_17 ( & V_122 ) ;\r\n} else\r\nF_21 (KERN_INFO PREFIX L_28 ,\r\n(hp_sdc.r11 & HP_SDC_CFG_REV) ? L_29 : L_30 ) ;\r\nreturn 0 ;\r\n}
