{"Source Block": ["hdl/library/common/up_hdmi_tx.v@163:173@HdlIdDef", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_hdmi_status_s;\n  wire            up_hdmi_tpm_oos_s;\n  wire    [31:0]  up_hdmi_clk_count_s;\n  wire            up_vdma_ovf_s;\n  wire            up_vdma_unf_s;\n"], "Clone Blocks": [["hdl/library/common/up_hdmi_tx.v@162:172", "  reg     [31:0]  up_rdata = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_hdmi_status_s;\n  wire            up_hdmi_tpm_oos_s;\n  wire    [31:0]  up_hdmi_clk_count_s;\n  wire            up_vdma_ovf_s;\n"], ["hdl/library/common/up_hdmi_tx.v@161:171", "  reg             up_rack = 'd0;\n  reg     [31:0]  up_rdata = 'd0;\n\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_hdmi_status_s;\n  wire            up_hdmi_tpm_oos_s;\n  wire    [31:0]  up_hdmi_clk_count_s;\n"], ["hdl/library/common/up_hdmi_tx.v@164:174", "  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_hdmi_status_s;\n  wire            up_hdmi_tpm_oos_s;\n  wire    [31:0]  up_hdmi_clk_count_s;\n  wire            up_vdma_ovf_s;\n  wire            up_vdma_unf_s;\n  wire            up_vdma_tpm_oos_s;\n"], ["hdl/library/common/up_hdmi_tx.v@168:178", "  wire            up_preset_s;\n  wire            up_hdmi_status_s;\n  wire            up_hdmi_tpm_oos_s;\n  wire    [31:0]  up_hdmi_clk_count_s;\n  wire            up_vdma_ovf_s;\n  wire            up_vdma_unf_s;\n  wire            up_vdma_tpm_oos_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:12] == 2'd0) ? up_wreq : 1'b0;\n"], ["hdl/library/common/up_hdmi_tx.v@167:177", "  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_hdmi_status_s;\n  wire            up_hdmi_tpm_oos_s;\n  wire    [31:0]  up_hdmi_clk_count_s;\n  wire            up_vdma_ovf_s;\n  wire            up_vdma_unf_s;\n  wire            up_vdma_tpm_oos_s;\n\n  // decode block select\n\n"], ["hdl/library/common/up_hdmi_tx.v@165:175", "\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_hdmi_status_s;\n  wire            up_hdmi_tpm_oos_s;\n  wire    [31:0]  up_hdmi_clk_count_s;\n  wire            up_vdma_ovf_s;\n  wire            up_vdma_unf_s;\n  wire            up_vdma_tpm_oos_s;\n\n"], ["hdl/library/common/up_hdmi_tx.v@166:176", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_preset_s;\n  wire            up_hdmi_status_s;\n  wire            up_hdmi_tpm_oos_s;\n  wire    [31:0]  up_hdmi_clk_count_s;\n  wire            up_vdma_ovf_s;\n  wire            up_vdma_unf_s;\n  wire            up_vdma_tpm_oos_s;\n\n  // decode block select\n"]], "Diff Content": {"Delete": [[168, "  wire            up_preset_s;\n"]], "Add": []}}