// Seed: 1124955008
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout uwire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_23;
  ;
  assign id_18 = id_1;
  wire id_24;
  wire id_25;
  assign id_22 = -1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input wire id_2,
    input wand id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wand id_8,
    input wor id_9,
    output wor id_10,
    output tri1 id_11
);
  logic id_13;
  or primCall (id_11, id_2, id_6, id_5, id_9, id_4, id_0, id_3, id_8, id_13, id_7);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
