
*** Running vivado
    with args -log Board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Board.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Board.tcl -notrace
Command: synth_design -top Board -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15576 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 340.508 ; gain = 80.855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Board' [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.v:2]
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUMB bound to: 16 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Display' [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Display' (1#1) [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Display.v:3]
WARNING: [Synth 8-350] instance 'Display_instance' of module 'Display' requires 7 connections, but only 5 given [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.v:107]
INFO: [Synth 8-6157] synthesizing module 'Multi_Reg' [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Multi_Reg.v:4]
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUMB bound to: 16 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Multi_Reg.v:69]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Multi_Reg.v:113]
WARNING: [Synth 8-6014] Unused sequential element R_und_reg[13] was removed.  [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Multi_Reg.v:60]
WARNING: [Synth 8-6014] Unused sequential element R_und_reg[14] was removed.  [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Multi_Reg.v:60]
INFO: [Synth 8-6155] done synthesizing module 'Multi_Reg' (2#1) [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Multi_Reg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Board' (3#1) [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.v:2]
WARNING: [Synth 8-3917] design Board has port enable driven by constant 1
WARNING: [Synth 8-3331] design Board has unconnected port led[29]
WARNING: [Synth 8-3331] design Board has unconnected port led[28]
WARNING: [Synth 8-3331] design Board has unconnected port led[27]
WARNING: [Synth 8-3331] design Board has unconnected port led[26]
WARNING: [Synth 8-3331] design Board has unconnected port led[25]
WARNING: [Synth 8-3331] design Board has unconnected port led[24]
WARNING: [Synth 8-3331] design Board has unconnected port led[23]
WARNING: [Synth 8-3331] design Board has unconnected port led[22]
WARNING: [Synth 8-3331] design Board has unconnected port led[21]
WARNING: [Synth 8-3331] design Board has unconnected port led[20]
WARNING: [Synth 8-3331] design Board has unconnected port led[19]
WARNING: [Synth 8-3331] design Board has unconnected port led[18]
WARNING: [Synth 8-3331] design Board has unconnected port led[17]
WARNING: [Synth 8-3331] design Board has unconnected port led[16]
WARNING: [Synth 8-3331] design Board has unconnected port led[15]
WARNING: [Synth 8-3331] design Board has unconnected port led[14]
WARNING: [Synth 8-3331] design Board has unconnected port led[13]
WARNING: [Synth 8-3331] design Board has unconnected port led[12]
WARNING: [Synth 8-3331] design Board has unconnected port led[11]
WARNING: [Synth 8-3331] design Board has unconnected port led[10]
WARNING: [Synth 8-3331] design Board has unconnected port led[9]
WARNING: [Synth 8-3331] design Board has unconnected port led[8]
WARNING: [Synth 8-3331] design Board has unconnected port led[7]
WARNING: [Synth 8-3331] design Board has unconnected port led[6]
WARNING: [Synth 8-3331] design Board has unconnected port led[5]
WARNING: [Synth 8-3331] design Board has unconnected port swb[5]
WARNING: [Synth 8-3331] design Board has unconnected port swb[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 396.133 ; gain = 136.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 396.133 ; gain = 136.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 396.133 ; gain = 136.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[1]'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[2]'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[3]'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[4]'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[5]'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'swb_IBUF[6]'. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Board.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 748.574 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 748.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 748.574 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 748.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 748.574 ; gain = 488.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 748.574 ; gain = 488.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 748.574 ; gain = 488.922
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "R_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "R_Data_A" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'R_Data_A_reg' [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Multi_Reg.v:115]
WARNING: [Synth 8-327] inferring latch for variable 'R_Data_B_reg' [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Multi_Reg.v:116]
WARNING: [Synth 8-327] inferring latch for variable 'R_Data_C_reg' [C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/Multi_Reg.v:117]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 748.574 ; gain = 488.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 35    
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   4 Input     32 Bit        Muxes := 1     
	  17 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	  10 Input      1 Bit        Muxes := 32    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Board 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	  17 Input      8 Bit        Muxes := 1     
Module Multi_Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
	   2 Input      1 Bit        Muxes := 50    
	  10 Input      1 Bit        Muxes := 32    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Board has port enable driven by constant 1
WARNING: [Synth 8-3331] design Board has unconnected port led[29]
WARNING: [Synth 8-3331] design Board has unconnected port led[28]
WARNING: [Synth 8-3331] design Board has unconnected port led[27]
WARNING: [Synth 8-3331] design Board has unconnected port led[26]
WARNING: [Synth 8-3331] design Board has unconnected port led[25]
WARNING: [Synth 8-3331] design Board has unconnected port led[24]
WARNING: [Synth 8-3331] design Board has unconnected port led[23]
WARNING: [Synth 8-3331] design Board has unconnected port led[22]
WARNING: [Synth 8-3331] design Board has unconnected port led[21]
WARNING: [Synth 8-3331] design Board has unconnected port led[20]
WARNING: [Synth 8-3331] design Board has unconnected port led[19]
WARNING: [Synth 8-3331] design Board has unconnected port led[18]
WARNING: [Synth 8-3331] design Board has unconnected port led[17]
WARNING: [Synth 8-3331] design Board has unconnected port led[16]
WARNING: [Synth 8-3331] design Board has unconnected port led[15]
WARNING: [Synth 8-3331] design Board has unconnected port led[14]
WARNING: [Synth 8-3331] design Board has unconnected port led[13]
WARNING: [Synth 8-3331] design Board has unconnected port led[12]
WARNING: [Synth 8-3331] design Board has unconnected port led[11]
WARNING: [Synth 8-3331] design Board has unconnected port led[10]
WARNING: [Synth 8-3331] design Board has unconnected port led[9]
WARNING: [Synth 8-3331] design Board has unconnected port led[8]
WARNING: [Synth 8-3331] design Board has unconnected port led[7]
WARNING: [Synth 8-3331] design Board has unconnected port led[6]
WARNING: [Synth 8-3331] design Board has unconnected port led[5]
WARNING: [Synth 8-3331] design Board has unconnected port swb[5]
WARNING: [Synth 8-3331] design Board has unconnected port swb[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 748.574 ; gain = 488.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 748.574 ; gain = 488.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 748.574 ; gain = 488.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 781.648 ; gain = 521.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 781.648 ; gain = 521.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 781.648 ; gain = 521.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 781.648 ; gain = 521.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 781.648 ; gain = 521.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 781.648 ; gain = 521.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 781.648 ; gain = 521.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     4|
|2     |LUT1  |     3|
|3     |LUT2  |    11|
|4     |LUT3  |    55|
|5     |LUT4  |   514|
|6     |LUT5  |   212|
|7     |LUT6  |   860|
|8     |MUXF7 |   292|
|9     |MUXF8 |    96|
|10    |FDCE  |  1024|
|11    |FDRE  |   147|
|12    |LD    |    96|
|13    |IBUF  |    37|
|14    |OBUF  |    19|
|15    |OBUFT |    25|
+------+------+------+

Report Instance Areas: 
+------+---------------------+----------+------+
|      |Instance             |Module    |Cells |
+------+---------------------+----------+------+
|1     |top                  |          |  3395|
|2     |  Display_instance   |Display   |    49|
|3     |  Multi_Reg_instance |Multi_Reg |  3113|
+------+---------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 781.648 ; gain = 521.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 781.648 ; gain = 169.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 781.648 ; gain = 521.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 484 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Board' is not ideal for floorplanning, since the cellview 'Multi_Reg' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LD => LDCE: 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 70 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 781.648 ; gain = 521.996
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 781.648 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Kaizyn/Documents/MySmallProjects/hdu2021COPractice/03_Regs/03_REGS.runs/synth_1/Board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Board_utilization_synth.rpt -pb Board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 26 12:01:21 2021...
