#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000143c890 .scope module, "TestBench" "TestBench" 2 15;
 .timescale -9 -12;
v00000000014a5980_0 .var "CLK", 0 0;
v00000000014a50c0_0 .var "RST", 0 0;
v00000000014a53e0_0 .var/i "count", 31 0;
v00000000014a5a20_0 .var/i "i", 31 0;
S_000000000143ca20 .scope module, "cpu" "Pipe_CPU_1" 2 25, 3 12 0, S_000000000143c890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0000000000fd3e00 .functor AND 1, L_0000000001504540, L_0000000001504720, C4<1>, C4<1>;
v00000000014a2a70_0 .net "ALUSrc", 0 0, L_0000000000fd4420;  1 drivers
v00000000014a2390_0 .net "ALU_control", 3 0, v0000000000ff6c90_0;  1 drivers
v00000000014a2890_0 .net "ALU_op", 5 0, L_0000000000fd43b0;  1 drivers
v00000000014a3c90_0 .net "EX_MEM_RTdata", 31 0, L_0000000001505260;  1 drivers
v00000000014a3010_0 .net "EX_MEM_WriteReg1", 4 0, L_0000000001505ee0;  1 drivers
v00000000014a24d0_0 .net "EX_MEM_branch", 0 0, L_0000000001504720;  1 drivers
v00000000014a3b50_0 .net "EX_MEM_memread", 0 0, L_0000000001504400;  1 drivers
v00000000014a2430_0 .net "EX_MEM_memtoreg", 1 0, L_0000000001505c60;  1 drivers
v00000000014a2cf0_0 .net "EX_MEM_memwrite", 0 0, L_0000000001505b20;  1 drivers
v00000000014a3330_0 .net "EX_MEM_pc_cal", 31 0, L_0000000001505e40;  1 drivers
v00000000014a2c50_0 .net "EX_MEM_regwrite", 0 0, L_00000000014ffa50;  1 drivers
v00000000014a3290_0 .net "EX_MEM_result", 31 0, L_0000000001505da0;  1 drivers
v00000000014a38d0_0 .net "EX_MEM_zero", 0 0, L_0000000001504540;  1 drivers
v00000000014a26b0_0 .net "ID_EX_ALUSrc", 0 0, L_00000000014ffeb0;  1 drivers
v00000000014a2d90_0 .net "ID_EX_ALU_op", 5 0, L_00000000014ff410;  1 drivers
v00000000014a3d30_0 .net "ID_EX_RSdata", 31 0, L_00000000014fe290;  1 drivers
v00000000014a2930_0 .net "ID_EX_RTdata", 31 0, L_00000000014fe010;  1 drivers
v00000000014a2b10_0 .net "ID_EX_branch", 0 0, L_00000000014ff050;  1 drivers
v00000000014a2e30_0 .net "ID_EX_extend", 31 0, L_00000000014fe5b0;  1 drivers
v00000000014a2ed0_0 .net "ID_EX_instr_o", 31 0, L_00000000014ff910;  1 drivers
v00000000014a2f70_0 .net "ID_EX_memread", 0 0, L_00000000014fe830;  1 drivers
v00000000014a30b0_0 .net "ID_EX_memtoreg", 1 0, L_00000000014fe1f0;  1 drivers
v00000000014a3510_0 .net "ID_EX_memwrite", 0 0, L_00000000014fe8d0;  1 drivers
v00000000014a3650_0 .net "ID_EX_pc_next", 31 0, L_00000000014fe970;  1 drivers
v00000000014a35b0_0 .net "ID_EX_regdst", 1 0, L_00000000014fe510;  1 drivers
v00000000014a3790_0 .net "ID_EX_regwrite", 0 0, L_00000000014ffc30;  1 drivers
v00000000014a3970_0 .net "MEM_WB_WriteReg1", 4 0, L_00000000015065c0;  1 drivers
v00000000014a4da0_0 .net "MEM_WB_memtoreg", 1 0, L_0000000001505940;  1 drivers
v00000000014a5b60_0 .net "MEM_WB_redmonster", 31 0, L_00000000015067a0;  1 drivers
v00000000014a43a0_0 .net "MEM_WB_regwrite", 0 0, L_0000000001504b80;  1 drivers
v00000000014a5160_0 .net "MEM_WB_result", 31 0, L_00000000015059e0;  1 drivers
v00000000014a4d00_0 .net "RSdata", 31 0, L_0000000000fd41f0;  1 drivers
v00000000014a4c60_0 .net "RTdata", 31 0, L_0000000000fd4260;  1 drivers
v00000000014a5480_0 .net "WriteReg1", 4 0, L_00000000014fec90;  1 drivers
v00000000014a4620_0 .net "branch", 0 0, L_00000000014a5ac0;  1 drivers
v00000000014a4e40_0 .net "clk_i", 0 0, v00000000014a5980_0;  1 drivers
v00000000014a5c00_0 .net "extend", 31 0, v00000000014a3e70_0;  1 drivers
v00000000014a4a80_0 .net "extend2", 31 0, L_00000000014ffd70;  1 drivers
v00000000014a5660_0 .net "if_id_instr_o", 31 0, L_00000000014a52a0;  1 drivers
v00000000014a41c0_0 .net "if_id_pc_next", 31 0, L_00000000014a5700;  1 drivers
v00000000014a4120_0 .net "instr_o", 31 0, L_0000000000fd3ee0;  1 drivers
v00000000014a44e0_0 .net "memread", 0 0, L_00000000014ff370;  1 drivers
v00000000014a4300_0 .net "memtoreg", 1 0, L_00000000014fe150;  1 drivers
v00000000014a4260_0 .net "memwrite", 0 0, L_00000000014fef10;  1 drivers
v00000000014a4ee0_0 .net "muxalu", 31 0, L_00000000014fe330;  1 drivers
v00000000014a4f80_0 .net "pc_back", 31 0, L_00000000014a5d40;  1 drivers
v00000000014a4440_0 .net "pc_cal", 31 0, L_00000000014ff870;  1 drivers
v00000000014a3fe0_0 .net "pc_next", 31 0, L_00000000014a4080;  1 drivers
v00000000014a5200_0 .net "pc_out", 31 0, v000000000149e0a0_0;  1 drivers
v00000000014a4580_0 .net "redmonster", 31 0, v0000000001495520_0;  1 drivers
v00000000014a49e0_0 .net "regdst", 1 0, L_00000000014ff230;  1 drivers
v00000000014a5020_0 .net "regresult", 31 0, L_0000000001505120;  1 drivers
v00000000014a46c0_0 .net "regwrite", 0 0, L_00000000014ff2d0;  1 drivers
v00000000014a4760_0 .net "result", 31 0, v0000000000ff6650_0;  1 drivers
v00000000014a4800_0 .net "rst_i", 0 0, v00000000014a50c0_0;  1 drivers
v00000000014a5de0_0 .net "zero", 0 0, L_00000000014ff0f0;  1 drivers
L_00000000014a5ca0 .concat [ 32 32 0 0], L_0000000000fd3ee0, L_00000000014a4080;
L_00000000014a5700 .part v000000000149fb80_0, 32, 32;
L_00000000014a52a0 .part v000000000149fb80_0, 0, 32;
L_00000000014a4940 .part L_00000000014a52a0, 21, 5;
L_00000000014a58e0 .part L_00000000014a52a0, 16, 5;
L_00000000014fe470 .part L_00000000014a52a0, 26, 6;
L_00000000014fefb0 .part L_00000000014a52a0, 0, 16;
LS_00000000014feab0_0_0 .concat [ 32 32 32 32], L_00000000014a52a0, L_00000000014a5700, L_0000000000fd4260, L_0000000000fd41f0;
LS_00000000014feab0_0_4 .concat [ 32 2 1 1], v00000000014a3e70_0, L_00000000014fe150, L_00000000014fef10, L_00000000014ff370;
LS_00000000014feab0_0_8 .concat [ 1 2 1 6], L_00000000014a5ac0, L_00000000014ff230, L_0000000000fd4420, L_0000000000fd43b0;
LS_00000000014feab0_0_12 .concat [ 1 0 0 0], L_00000000014ff2d0;
L_00000000014feab0 .concat [ 128 36 10 1], LS_00000000014feab0_0_0, LS_00000000014feab0_0_4, LS_00000000014feab0_0_8, LS_00000000014feab0_0_12;
L_00000000014ffc30 .part v000000000149e320_0, 174, 1;
L_00000000014ff410 .part v000000000149e320_0, 168, 6;
L_00000000014ffeb0 .part v000000000149e320_0, 167, 1;
L_00000000014fe510 .part v000000000149e320_0, 165, 2;
L_00000000014ff050 .part v000000000149e320_0, 164, 1;
L_00000000014fe830 .part v000000000149e320_0, 163, 1;
L_00000000014fe8d0 .part v000000000149e320_0, 162, 1;
L_00000000014fe1f0 .part v000000000149e320_0, 160, 2;
L_00000000014fe5b0 .part v000000000149e320_0, 128, 32;
L_00000000014fe290 .part v000000000149e320_0, 96, 32;
L_00000000014fe010 .part v000000000149e320_0, 64, 32;
L_00000000014fe970 .part v000000000149e320_0, 32, 32;
L_00000000014ff910 .part v000000000149e320_0, 0, 32;
L_00000000014fea10 .part L_00000000014ff910, 0, 6;
L_00000000014ff5f0 .part L_00000000014ff910, 16, 5;
L_00000000014ff690 .part L_00000000014ff910, 11, 5;
LS_00000000014ff9b0_0_0 .concat [ 5 32 32 1], L_00000000014fec90, L_00000000014fe010, v0000000000ff6650_0, L_00000000014ff0f0;
LS_00000000014ff9b0_0_4 .concat [ 32 2 1 1], L_00000000014ff870, L_00000000014fe1f0, L_00000000014fe8d0, L_00000000014fe830;
LS_00000000014ff9b0_0_8 .concat [ 1 1 0 0], L_00000000014ff050, L_00000000014ffc30;
L_00000000014ff9b0 .concat [ 70 36 2 0], LS_00000000014ff9b0_0_0, LS_00000000014ff9b0_0_4, LS_00000000014ff9b0_0_8;
L_00000000014ffa50 .part v000000000149f720_0, 107, 1;
L_0000000001504720 .part v000000000149f720_0, 106, 1;
L_0000000001504400 .part v000000000149f720_0, 105, 1;
L_0000000001505b20 .part v000000000149f720_0, 104, 1;
L_0000000001505c60 .part v000000000149f720_0, 102, 2;
L_0000000001505e40 .part v000000000149f720_0, 70, 32;
L_0000000001504540 .part v000000000149f720_0, 69, 1;
L_0000000001505da0 .part v000000000149f720_0, 37, 32;
L_0000000001505260 .part v000000000149f720_0, 5, 32;
L_0000000001505ee0 .part v000000000149f720_0, 0, 5;
LS_0000000001505bc0_0_0 .concat [ 32 32 5 2], v0000000001495520_0, L_0000000001505da0, L_0000000001505ee0, L_0000000001505c60;
LS_0000000001505bc0_0_4 .concat [ 1 0 0 0], L_00000000014ffa50;
L_0000000001505bc0 .concat [ 71 1 0 0], LS_0000000001505bc0_0_0, LS_0000000001505bc0_0_4;
L_0000000001504b80 .part v000000000149eb40_0, 71, 1;
L_0000000001505940 .part v000000000149eb40_0, 69, 2;
L_00000000015065c0 .part v000000000149eb40_0, 64, 5;
L_00000000015059e0 .part v000000000149eb40_0, 32, 32;
L_00000000015067a0 .part v000000000149eb40_0, 0, 32;
S_0000000000f9a130 .scope module, "ALU" "ALU" 3 194, 4 12 0, S_000000000143ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
L_00000000014a6740 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000ff6dd0_0 .net/2u *"_s0", 31 0, L_00000000014a6740;  1 drivers
v0000000000ff6470_0 .net *"_s2", 0 0, L_00000000014ffe10;  1 drivers
L_00000000014a6788 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000000ff6510_0 .net/2s *"_s4", 1 0, L_00000000014a6788;  1 drivers
L_00000000014a67d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000000ff7e10_0 .net/2s *"_s6", 1 0, L_00000000014a67d0;  1 drivers
v0000000000ff6970_0 .net *"_s8", 1 0, L_00000000014ff550;  1 drivers
v0000000000ff65b0_0 .net "ctrl_i", 3 0, v0000000000ff6c90_0;  alias, 1 drivers
v0000000000ff6650_0 .var "result_o", 31 0;
v0000000000ff68d0_0 .net "src1_i", 31 0, L_00000000014fe290;  alias, 1 drivers
v0000000000ff6bf0_0 .net "src2_i", 31 0, L_00000000014fe330;  alias, 1 drivers
v0000000000ff6a10_0 .net "zero_o", 0 0, L_00000000014ff0f0;  alias, 1 drivers
E_0000000001428450 .event edge, v0000000000ff65b0_0, v0000000000ff68d0_0, v0000000000ff6bf0_0;
L_00000000014ffe10 .cmp/eq 32, v0000000000ff6650_0, L_00000000014a6740;
L_00000000014ff550 .functor MUXZ 2, L_00000000014a67d0, L_00000000014a6788, L_00000000014ffe10, C4<>;
L_00000000014ff0f0 .part L_00000000014ff550, 0, 1;
S_0000000000f9a2c0 .scope module, "ALU_Control" "ALU_Ctrl" 3 202, 5 12 0, S_000000000143ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 6 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0000000000ff6c90_0 .var "ALUCtrl_o", 3 0;
v0000000000ff6f10_0 .net "ALUOp_i", 5 0, L_00000000014ff410;  alias, 1 drivers
v0000000000ff6fb0_0 .net "funct_i", 5 0, L_00000000014fea10;  1 drivers
E_0000000001428990 .event edge, v0000000000ff6f10_0, v0000000000ff6fb0_0;
S_0000000000f8c140 .scope module, "Add_pc" "Adder" 3 133, 6 12 0, S_000000000143ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0000000000ff7050_0 .net "src1_i", 31 0, v000000000149e0a0_0;  alias, 1 drivers
L_00000000014a5ff0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000ff70f0_0 .net "src2_i", 31 0, L_00000000014a5ff0;  1 drivers
v0000000000ff7230_0 .net "sum_o", 31 0, L_00000000014a4080;  alias, 1 drivers
L_00000000014a4080 .arith/sum 32, v000000000149e0a0_0, L_00000000014a5ff0;
S_0000000000f8c2d0 .scope module, "Add_pc_branch" "Adder" 3 223, 6 12 0, S_000000000143ca20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0000000000ff7ff0_0 .net "src1_i", 31 0, L_00000000014fe970;  alias, 1 drivers
v0000000000ff72d0_0 .net "src2_i", 31 0, L_00000000014ffd70;  alias, 1 drivers
v0000000000ff7410_0 .net "sum_o", 31 0, L_00000000014ff870;  alias, 1 drivers
L_00000000014ff870 .arith/sum 32, L_00000000014fe970, L_00000000014ffd70;
S_0000000000f8bab0 .scope module, "Control" "Decoder" 3 161, 7 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 6 "ALU_op_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 2 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
    .port_info 6 /OUTPUT 1 "Memread_o";
    .port_info 7 /OUTPUT 1 "Memwrite_o";
    .port_info 8 /OUTPUT 2 "Memtoreg_o";
    .port_info 9 /OUTPUT 1 "jump_o";
L_0000000000fd43b0 .functor BUFZ 6, L_00000000014fe470, C4<000000>, C4<000000>, C4<000000>;
L_0000000000fd4420 .functor OR 1, L_00000000014a5e80, L_00000000014fe790, C4<0>, C4<0>;
L_0000000000fd4490 .functor OR 1, L_00000000014ff4b0, L_00000000014fe650, C4<0>, C4<0>;
L_0000000000fd4500 .functor OR 1, L_0000000000fd4490, L_00000000014fedd0, C4<0>, C4<0>;
v0000000000ff79b0_0 .net "ALUSrc_o", 0 0, L_0000000000fd4420;  alias, 1 drivers
v0000000000ff74b0_0 .net "ALU_op_o", 5 0, L_0000000000fd43b0;  alias, 1 drivers
v0000000000ff7550_0 .net "Branch_o", 0 0, L_00000000014a5ac0;  alias, 1 drivers
v0000000000ff75f0_0 .net "Memread_o", 0 0, L_00000000014ff370;  alias, 1 drivers
v0000000000f6a580_0 .net "Memtoreg_o", 1 0, L_00000000014fe150;  alias, 1 drivers
v0000000000f6a6c0_0 .net "Memwrite_o", 0 0, L_00000000014fef10;  alias, 1 drivers
v0000000000fe0f30_0 .net "RegDst_o", 1 0, L_00000000014ff230;  alias, 1 drivers
v0000000001493fe0_0 .net "RegWrite_o", 0 0, L_00000000014ff2d0;  alias, 1 drivers
L_00000000014a6110 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001494a80_0 .net/2u *"_s10", 31 0, L_00000000014a6110;  1 drivers
v0000000001495980_0 .net *"_s12", 0 0, L_00000000014a5e80;  1 drivers
L_00000000014a6158 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v00000000014944e0_0 .net/2u *"_s14", 5 0, L_00000000014a6158;  1 drivers
v0000000001494d00_0 .net *"_s16", 0 0, L_00000000014fe790;  1 drivers
L_00000000014a61a0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v00000000014949e0_0 .net/2u *"_s20", 5 0, L_00000000014a61a0;  1 drivers
v00000000014952a0_0 .net *"_s22", 0 0, L_00000000014ff4b0;  1 drivers
L_00000000014a61e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0000000001494b20_0 .net/2u *"_s24", 5 0, L_00000000014a61e8;  1 drivers
v00000000014955c0_0 .net *"_s26", 0 0, L_00000000014fe650;  1 drivers
v0000000001495ca0_0 .net *"_s28", 0 0, L_0000000000fd4490;  1 drivers
L_00000000014a6230 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000000001494f80_0 .net/2u *"_s30", 5 0, L_00000000014a6230;  1 drivers
v0000000001494ee0_0 .net *"_s32", 0 0, L_00000000014fedd0;  1 drivers
v0000000001494da0_0 .net *"_s34", 0 0, L_0000000000fd4500;  1 drivers
L_00000000014a6278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001495ac0_0 .net/2u *"_s36", 0 0, L_00000000014a6278;  1 drivers
L_00000000014a62c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000014957a0_0 .net/2u *"_s38", 0 0, L_00000000014a62c0;  1 drivers
L_00000000014a6308 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000000001493ea0_0 .net/2u *"_s42", 5 0, L_00000000014a6308;  1 drivers
v0000000001494c60_0 .net *"_s44", 0 0, L_00000000014fe6f0;  1 drivers
L_00000000014a6350 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000001495020_0 .net/2u *"_s46", 1 0, L_00000000014a6350;  1 drivers
L_00000000014a6398 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000000014958e0_0 .net/2u *"_s48", 5 0, L_00000000014a6398;  1 drivers
v0000000001495c00_0 .net *"_s5", 0 0, L_00000000014a4b20;  1 drivers
v0000000001495840_0 .net *"_s50", 0 0, L_00000000014fe0b0;  1 drivers
L_00000000014a63e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000001494080_0 .net/2u *"_s52", 1 0, L_00000000014a63e0;  1 drivers
L_00000000014a6428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001494120_0 .net/2u *"_s54", 1 0, L_00000000014a6428;  1 drivers
v0000000001494300_0 .net *"_s56", 1 0, L_00000000014ffb90;  1 drivers
v00000000014948a0_0 .net *"_s6", 31 0, L_00000000014a4bc0;  1 drivers
v0000000001495340_0 .net *"_s60", 31 0, L_00000000014fee70;  1 drivers
L_00000000014a6470 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014941c0_0 .net *"_s63", 25 0, L_00000000014a6470;  1 drivers
L_00000000014a64b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001494bc0_0 .net/2u *"_s64", 31 0, L_00000000014a64b8;  1 drivers
v0000000001495a20_0 .net *"_s66", 0 0, L_00000000014fed30;  1 drivers
L_00000000014a6500 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000001493f40_0 .net/2u *"_s68", 1 0, L_00000000014a6500;  1 drivers
L_00000000014a6548 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000000001494260_0 .net/2u *"_s70", 5 0, L_00000000014a6548;  1 drivers
v0000000001495700_0 .net *"_s72", 0 0, L_00000000014ff190;  1 drivers
L_00000000014a6590 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000001494e40_0 .net/2u *"_s74", 1 0, L_00000000014a6590;  1 drivers
L_00000000014a65d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014950c0_0 .net/2u *"_s76", 1 0, L_00000000014a65d8;  1 drivers
v00000000014953e0_0 .net *"_s78", 1 0, L_00000000014ff7d0;  1 drivers
L_00000000014a6620 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0000000001493e00_0 .net/2u *"_s82", 5 0, L_00000000014a6620;  1 drivers
L_00000000014a6668 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v00000000014943a0_0 .net/2u *"_s86", 5 0, L_00000000014a6668;  1 drivers
L_00000000014a60c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001495b60_0 .net *"_s9", 30 0, L_00000000014a60c8;  1 drivers
v0000000001494440_0 .net *"_s91", 4 0, L_00000000014fe3d0;  1 drivers
L_00000000014a66b0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0000000001495660_0 .net/2u *"_s92", 4 0, L_00000000014a66b0;  1 drivers
v0000000001495160_0 .net "instr_op_i", 5 0, L_00000000014fe470;  1 drivers
v0000000001494580_0 .net "jump_o", 0 0, L_00000000014ffcd0;  1 drivers
L_00000000014a5ac0 .part L_00000000014fe470, 2, 1;
L_00000000014a4b20 .part L_00000000014fe470, 3, 1;
L_00000000014a4bc0 .concat [ 1 31 0 0], L_00000000014a4b20, L_00000000014a60c8;
L_00000000014a5e80 .cmp/eq 32, L_00000000014a4bc0, L_00000000014a6110;
L_00000000014fe790 .cmp/eq 6, L_00000000014fe470, L_00000000014a6158;
L_00000000014ff4b0 .cmp/eq 6, L_00000000014fe470, L_00000000014a61a0;
L_00000000014fe650 .cmp/eq 6, L_00000000014fe470, L_00000000014a61e8;
L_00000000014fedd0 .cmp/eq 6, L_00000000014fe470, L_00000000014a6230;
L_00000000014ff2d0 .functor MUXZ 1, L_00000000014a62c0, L_00000000014a6278, L_0000000000fd4500, C4<>;
L_00000000014fe6f0 .cmp/eq 6, L_00000000014fe470, L_00000000014a6308;
L_00000000014fe0b0 .cmp/eq 6, L_00000000014fe470, L_00000000014a6398;
L_00000000014ffb90 .functor MUXZ 2, L_00000000014a6428, L_00000000014a63e0, L_00000000014fe0b0, C4<>;
L_00000000014fe150 .functor MUXZ 2, L_00000000014ffb90, L_00000000014a6350, L_00000000014fe6f0, C4<>;
L_00000000014fee70 .concat [ 6 26 0 0], L_00000000014fe470, L_00000000014a6470;
L_00000000014fed30 .cmp/eq 32, L_00000000014fee70, L_00000000014a64b8;
L_00000000014ff190 .cmp/eq 6, L_00000000014fe470, L_00000000014a6548;
L_00000000014ff7d0 .functor MUXZ 2, L_00000000014a65d8, L_00000000014a6590, L_00000000014ff190, C4<>;
L_00000000014ff230 .functor MUXZ 2, L_00000000014ff7d0, L_00000000014a6500, L_00000000014fed30, C4<>;
L_00000000014ff370 .cmp/eq 6, L_00000000014fe470, L_00000000014a6620;
L_00000000014fef10 .cmp/eq 6, L_00000000014fe470, L_00000000014a6668;
L_00000000014fe3d0 .part L_00000000014fe470, 1, 5;
L_00000000014ffcd0 .cmp/eq 5, L_00000000014fe3d0, L_00000000014a66b0;
S_0000000000f8a000 .scope module, "DM" "Data_Memory" 3 240, 8 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0000000001494620 .array "Mem", 127 0, 7 0;
v0000000001495200_0 .net "MemRead_i", 0 0, L_0000000001504400;  alias, 1 drivers
v0000000001495480_0 .net "MemWrite_i", 0 0, L_0000000001505b20;  alias, 1 drivers
v00000000014946c0_0 .net "addr_i", 31 0, L_0000000001505da0;  alias, 1 drivers
v0000000001494760_0 .net "clk_i", 0 0, v00000000014a5980_0;  alias, 1 drivers
v0000000001494800_0 .net "data_i", 31 0, L_0000000001505260;  alias, 1 drivers
v0000000001495520_0 .var "data_o", 31 0;
v0000000001494940 .array "memory", 31 0;
v0000000001494940_0 .net v0000000001494940 0, 31 0, L_00000000015047c0; 1 drivers
v0000000001494940_1 .net v0000000001494940 1, 31 0, L_0000000001506200; 1 drivers
v0000000001494940_2 .net v0000000001494940 2, 31 0, L_0000000001505f80; 1 drivers
v0000000001494940_3 .net v0000000001494940 3, 31 0, L_0000000001506020; 1 drivers
v0000000001494940_4 .net v0000000001494940 4, 31 0, L_0000000001504ea0; 1 drivers
v0000000001494940_5 .net v0000000001494940 5, 31 0, L_0000000001504900; 1 drivers
v0000000001494940_6 .net v0000000001494940 6, 31 0, L_0000000001504f40; 1 drivers
v0000000001494940_7 .net v0000000001494940 7, 31 0, L_0000000001505300; 1 drivers
v0000000001494940_8 .net v0000000001494940 8, 31 0, L_00000000015044a0; 1 drivers
v0000000001494940_9 .net v0000000001494940 9, 31 0, L_0000000001505440; 1 drivers
v0000000001494940_10 .net v0000000001494940 10, 31 0, L_0000000001504180; 1 drivers
v0000000001494940_11 .net v0000000001494940 11, 31 0, L_00000000015062a0; 1 drivers
v0000000001494940_12 .net v0000000001494940 12, 31 0, L_0000000001506660; 1 drivers
v0000000001494940_13 .net v0000000001494940 13, 31 0, L_0000000001505800; 1 drivers
v0000000001494940_14 .net v0000000001494940 14, 31 0, L_0000000001504860; 1 drivers
v0000000001494940_15 .net v0000000001494940 15, 31 0, L_0000000001505760; 1 drivers
v0000000001494940_16 .net v0000000001494940 16, 31 0, L_0000000001506700; 1 drivers
v0000000001494940_17 .net v0000000001494940 17, 31 0, L_00000000015056c0; 1 drivers
v0000000001494940_18 .net v0000000001494940 18, 31 0, L_00000000015058a0; 1 drivers
v0000000001494940_19 .net v0000000001494940 19, 31 0, L_0000000001504e00; 1 drivers
v0000000001494940_20 .net v0000000001494940 20, 31 0, L_00000000015060c0; 1 drivers
v0000000001494940_21 .net v0000000001494940 21, 31 0, L_0000000001506160; 1 drivers
v0000000001494940_22 .net v0000000001494940 22, 31 0, L_0000000001506480; 1 drivers
v0000000001494940_23 .net v0000000001494940 23, 31 0, L_0000000001504d60; 1 drivers
v0000000001494940_24 .net v0000000001494940 24, 31 0, L_00000000015049a0; 1 drivers
v0000000001494940_25 .net v0000000001494940 25, 31 0, L_0000000001506340; 1 drivers
v0000000001494940_26 .net v0000000001494940 26, 31 0, L_0000000001504220; 1 drivers
v0000000001494940_27 .net v0000000001494940 27, 31 0, L_0000000001504a40; 1 drivers
v0000000001494940_28 .net v0000000001494940 28, 31 0, L_00000000015063e0; 1 drivers
v0000000001494940_29 .net v0000000001494940 29, 31 0, L_0000000001504fe0; 1 drivers
v0000000001494940_30 .net v0000000001494940 30, 31 0, L_0000000001504ae0; 1 drivers
v0000000001494940_31 .net v0000000001494940 31, 31 0, L_0000000001506520; 1 drivers
E_00000000014298d0 .event edge, v0000000001495200_0, v00000000014946c0_0;
E_000000000142aa10 .event posedge, v0000000001494760_0;
v0000000001494620_0 .array/port v0000000001494620, 0;
v0000000001494620_1 .array/port v0000000001494620, 1;
v0000000001494620_2 .array/port v0000000001494620, 2;
v0000000001494620_3 .array/port v0000000001494620, 3;
L_00000000015047c0 .concat [ 8 8 8 8], v0000000001494620_0, v0000000001494620_1, v0000000001494620_2, v0000000001494620_3;
v0000000001494620_4 .array/port v0000000001494620, 4;
v0000000001494620_5 .array/port v0000000001494620, 5;
v0000000001494620_6 .array/port v0000000001494620, 6;
v0000000001494620_7 .array/port v0000000001494620, 7;
L_0000000001506200 .concat [ 8 8 8 8], v0000000001494620_4, v0000000001494620_5, v0000000001494620_6, v0000000001494620_7;
v0000000001494620_8 .array/port v0000000001494620, 8;
v0000000001494620_9 .array/port v0000000001494620, 9;
v0000000001494620_10 .array/port v0000000001494620, 10;
v0000000001494620_11 .array/port v0000000001494620, 11;
L_0000000001505f80 .concat [ 8 8 8 8], v0000000001494620_8, v0000000001494620_9, v0000000001494620_10, v0000000001494620_11;
v0000000001494620_12 .array/port v0000000001494620, 12;
v0000000001494620_13 .array/port v0000000001494620, 13;
v0000000001494620_14 .array/port v0000000001494620, 14;
v0000000001494620_15 .array/port v0000000001494620, 15;
L_0000000001506020 .concat [ 8 8 8 8], v0000000001494620_12, v0000000001494620_13, v0000000001494620_14, v0000000001494620_15;
v0000000001494620_16 .array/port v0000000001494620, 16;
v0000000001494620_17 .array/port v0000000001494620, 17;
v0000000001494620_18 .array/port v0000000001494620, 18;
v0000000001494620_19 .array/port v0000000001494620, 19;
L_0000000001504ea0 .concat [ 8 8 8 8], v0000000001494620_16, v0000000001494620_17, v0000000001494620_18, v0000000001494620_19;
v0000000001494620_20 .array/port v0000000001494620, 20;
v0000000001494620_21 .array/port v0000000001494620, 21;
v0000000001494620_22 .array/port v0000000001494620, 22;
v0000000001494620_23 .array/port v0000000001494620, 23;
L_0000000001504900 .concat [ 8 8 8 8], v0000000001494620_20, v0000000001494620_21, v0000000001494620_22, v0000000001494620_23;
v0000000001494620_24 .array/port v0000000001494620, 24;
v0000000001494620_25 .array/port v0000000001494620, 25;
v0000000001494620_26 .array/port v0000000001494620, 26;
v0000000001494620_27 .array/port v0000000001494620, 27;
L_0000000001504f40 .concat [ 8 8 8 8], v0000000001494620_24, v0000000001494620_25, v0000000001494620_26, v0000000001494620_27;
v0000000001494620_28 .array/port v0000000001494620, 28;
v0000000001494620_29 .array/port v0000000001494620, 29;
v0000000001494620_30 .array/port v0000000001494620, 30;
v0000000001494620_31 .array/port v0000000001494620, 31;
L_0000000001505300 .concat [ 8 8 8 8], v0000000001494620_28, v0000000001494620_29, v0000000001494620_30, v0000000001494620_31;
v0000000001494620_32 .array/port v0000000001494620, 32;
v0000000001494620_33 .array/port v0000000001494620, 33;
v0000000001494620_34 .array/port v0000000001494620, 34;
v0000000001494620_35 .array/port v0000000001494620, 35;
L_00000000015044a0 .concat [ 8 8 8 8], v0000000001494620_32, v0000000001494620_33, v0000000001494620_34, v0000000001494620_35;
v0000000001494620_36 .array/port v0000000001494620, 36;
v0000000001494620_37 .array/port v0000000001494620, 37;
v0000000001494620_38 .array/port v0000000001494620, 38;
v0000000001494620_39 .array/port v0000000001494620, 39;
L_0000000001505440 .concat [ 8 8 8 8], v0000000001494620_36, v0000000001494620_37, v0000000001494620_38, v0000000001494620_39;
v0000000001494620_40 .array/port v0000000001494620, 40;
v0000000001494620_41 .array/port v0000000001494620, 41;
v0000000001494620_42 .array/port v0000000001494620, 42;
v0000000001494620_43 .array/port v0000000001494620, 43;
L_0000000001504180 .concat [ 8 8 8 8], v0000000001494620_40, v0000000001494620_41, v0000000001494620_42, v0000000001494620_43;
v0000000001494620_44 .array/port v0000000001494620, 44;
v0000000001494620_45 .array/port v0000000001494620, 45;
v0000000001494620_46 .array/port v0000000001494620, 46;
v0000000001494620_47 .array/port v0000000001494620, 47;
L_00000000015062a0 .concat [ 8 8 8 8], v0000000001494620_44, v0000000001494620_45, v0000000001494620_46, v0000000001494620_47;
v0000000001494620_48 .array/port v0000000001494620, 48;
v0000000001494620_49 .array/port v0000000001494620, 49;
v0000000001494620_50 .array/port v0000000001494620, 50;
v0000000001494620_51 .array/port v0000000001494620, 51;
L_0000000001506660 .concat [ 8 8 8 8], v0000000001494620_48, v0000000001494620_49, v0000000001494620_50, v0000000001494620_51;
v0000000001494620_52 .array/port v0000000001494620, 52;
v0000000001494620_53 .array/port v0000000001494620, 53;
v0000000001494620_54 .array/port v0000000001494620, 54;
v0000000001494620_55 .array/port v0000000001494620, 55;
L_0000000001505800 .concat [ 8 8 8 8], v0000000001494620_52, v0000000001494620_53, v0000000001494620_54, v0000000001494620_55;
v0000000001494620_56 .array/port v0000000001494620, 56;
v0000000001494620_57 .array/port v0000000001494620, 57;
v0000000001494620_58 .array/port v0000000001494620, 58;
v0000000001494620_59 .array/port v0000000001494620, 59;
L_0000000001504860 .concat [ 8 8 8 8], v0000000001494620_56, v0000000001494620_57, v0000000001494620_58, v0000000001494620_59;
v0000000001494620_60 .array/port v0000000001494620, 60;
v0000000001494620_61 .array/port v0000000001494620, 61;
v0000000001494620_62 .array/port v0000000001494620, 62;
v0000000001494620_63 .array/port v0000000001494620, 63;
L_0000000001505760 .concat [ 8 8 8 8], v0000000001494620_60, v0000000001494620_61, v0000000001494620_62, v0000000001494620_63;
v0000000001494620_64 .array/port v0000000001494620, 64;
v0000000001494620_65 .array/port v0000000001494620, 65;
v0000000001494620_66 .array/port v0000000001494620, 66;
v0000000001494620_67 .array/port v0000000001494620, 67;
L_0000000001506700 .concat [ 8 8 8 8], v0000000001494620_64, v0000000001494620_65, v0000000001494620_66, v0000000001494620_67;
v0000000001494620_68 .array/port v0000000001494620, 68;
v0000000001494620_69 .array/port v0000000001494620, 69;
v0000000001494620_70 .array/port v0000000001494620, 70;
v0000000001494620_71 .array/port v0000000001494620, 71;
L_00000000015056c0 .concat [ 8 8 8 8], v0000000001494620_68, v0000000001494620_69, v0000000001494620_70, v0000000001494620_71;
v0000000001494620_72 .array/port v0000000001494620, 72;
v0000000001494620_73 .array/port v0000000001494620, 73;
v0000000001494620_74 .array/port v0000000001494620, 74;
v0000000001494620_75 .array/port v0000000001494620, 75;
L_00000000015058a0 .concat [ 8 8 8 8], v0000000001494620_72, v0000000001494620_73, v0000000001494620_74, v0000000001494620_75;
v0000000001494620_76 .array/port v0000000001494620, 76;
v0000000001494620_77 .array/port v0000000001494620, 77;
v0000000001494620_78 .array/port v0000000001494620, 78;
v0000000001494620_79 .array/port v0000000001494620, 79;
L_0000000001504e00 .concat [ 8 8 8 8], v0000000001494620_76, v0000000001494620_77, v0000000001494620_78, v0000000001494620_79;
v0000000001494620_80 .array/port v0000000001494620, 80;
v0000000001494620_81 .array/port v0000000001494620, 81;
v0000000001494620_82 .array/port v0000000001494620, 82;
v0000000001494620_83 .array/port v0000000001494620, 83;
L_00000000015060c0 .concat [ 8 8 8 8], v0000000001494620_80, v0000000001494620_81, v0000000001494620_82, v0000000001494620_83;
v0000000001494620_84 .array/port v0000000001494620, 84;
v0000000001494620_85 .array/port v0000000001494620, 85;
v0000000001494620_86 .array/port v0000000001494620, 86;
v0000000001494620_87 .array/port v0000000001494620, 87;
L_0000000001506160 .concat [ 8 8 8 8], v0000000001494620_84, v0000000001494620_85, v0000000001494620_86, v0000000001494620_87;
v0000000001494620_88 .array/port v0000000001494620, 88;
v0000000001494620_89 .array/port v0000000001494620, 89;
v0000000001494620_90 .array/port v0000000001494620, 90;
v0000000001494620_91 .array/port v0000000001494620, 91;
L_0000000001506480 .concat [ 8 8 8 8], v0000000001494620_88, v0000000001494620_89, v0000000001494620_90, v0000000001494620_91;
v0000000001494620_92 .array/port v0000000001494620, 92;
v0000000001494620_93 .array/port v0000000001494620, 93;
v0000000001494620_94 .array/port v0000000001494620, 94;
v0000000001494620_95 .array/port v0000000001494620, 95;
L_0000000001504d60 .concat [ 8 8 8 8], v0000000001494620_92, v0000000001494620_93, v0000000001494620_94, v0000000001494620_95;
v0000000001494620_96 .array/port v0000000001494620, 96;
v0000000001494620_97 .array/port v0000000001494620, 97;
v0000000001494620_98 .array/port v0000000001494620, 98;
v0000000001494620_99 .array/port v0000000001494620, 99;
L_00000000015049a0 .concat [ 8 8 8 8], v0000000001494620_96, v0000000001494620_97, v0000000001494620_98, v0000000001494620_99;
v0000000001494620_100 .array/port v0000000001494620, 100;
v0000000001494620_101 .array/port v0000000001494620, 101;
v0000000001494620_102 .array/port v0000000001494620, 102;
v0000000001494620_103 .array/port v0000000001494620, 103;
L_0000000001506340 .concat [ 8 8 8 8], v0000000001494620_100, v0000000001494620_101, v0000000001494620_102, v0000000001494620_103;
v0000000001494620_104 .array/port v0000000001494620, 104;
v0000000001494620_105 .array/port v0000000001494620, 105;
v0000000001494620_106 .array/port v0000000001494620, 106;
v0000000001494620_107 .array/port v0000000001494620, 107;
L_0000000001504220 .concat [ 8 8 8 8], v0000000001494620_104, v0000000001494620_105, v0000000001494620_106, v0000000001494620_107;
v0000000001494620_108 .array/port v0000000001494620, 108;
v0000000001494620_109 .array/port v0000000001494620, 109;
v0000000001494620_110 .array/port v0000000001494620, 110;
v0000000001494620_111 .array/port v0000000001494620, 111;
L_0000000001504a40 .concat [ 8 8 8 8], v0000000001494620_108, v0000000001494620_109, v0000000001494620_110, v0000000001494620_111;
v0000000001494620_112 .array/port v0000000001494620, 112;
v0000000001494620_113 .array/port v0000000001494620, 113;
v0000000001494620_114 .array/port v0000000001494620, 114;
v0000000001494620_115 .array/port v0000000001494620, 115;
L_00000000015063e0 .concat [ 8 8 8 8], v0000000001494620_112, v0000000001494620_113, v0000000001494620_114, v0000000001494620_115;
v0000000001494620_116 .array/port v0000000001494620, 116;
v0000000001494620_117 .array/port v0000000001494620, 117;
v0000000001494620_118 .array/port v0000000001494620, 118;
v0000000001494620_119 .array/port v0000000001494620, 119;
L_0000000001504fe0 .concat [ 8 8 8 8], v0000000001494620_116, v0000000001494620_117, v0000000001494620_118, v0000000001494620_119;
v0000000001494620_120 .array/port v0000000001494620, 120;
v0000000001494620_121 .array/port v0000000001494620, 121;
v0000000001494620_122 .array/port v0000000001494620, 122;
v0000000001494620_123 .array/port v0000000001494620, 123;
L_0000000001504ae0 .concat [ 8 8 8 8], v0000000001494620_120, v0000000001494620_121, v0000000001494620_122, v0000000001494620_123;
v0000000001494620_124 .array/port v0000000001494620, 124;
v0000000001494620_125 .array/port v0000000001494620, 125;
v0000000001494620_126 .array/port v0000000001494620, 126;
v0000000001494620_127 .array/port v0000000001494620, 127;
L_0000000001506520 .concat [ 8 8 8 8], v0000000001494620_124, v0000000001494620_125, v0000000001494620_126, v0000000001494620_127;
S_0000000000f8a190 .scope module, "EX_MEM" "Pipe_Reg" 3 229, 9 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 108 "data_i";
    .port_info 3 /OUTPUT 108 "data_o";
P_0000000001429490 .param/l "size" 0 9 19, +C4<00000000000000000000000001101100>;
v000000000149e460_0 .net "clk_i", 0 0, v00000000014a5980_0;  alias, 1 drivers
v000000000149e000_0 .net "data_i", 107 0, L_00000000014ff9b0;  1 drivers
v000000000149f720_0 .var "data_o", 107 0;
v000000000149f2c0_0 .net "rst_i", 0 0, v00000000014a50c0_0;  alias, 1 drivers
S_0000000000f65270 .scope module, "ID_EX" "Pipe_Reg" 3 178, 9 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 175 "data_i";
    .port_info 3 /OUTPUT 175 "data_o";
P_000000000142a510 .param/l "size" 0 9 19, +C4<00000000000000000000000010101111>;
v000000000149ea00_0 .net "clk_i", 0 0, v00000000014a5980_0;  alias, 1 drivers
v000000000149e1e0_0 .net "data_i", 174 0, L_00000000014feab0;  1 drivers
v000000000149e320_0 .var "data_o", 174 0;
v000000000149f040_0 .net "rst_i", 0 0, v00000000014a50c0_0;  alias, 1 drivers
S_0000000000f65400 .scope module, "IF_ID" "Pipe_Reg" 3 140, 9 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 64 "data_i";
    .port_info 3 /OUTPUT 64 "data_o";
P_000000000142b210 .param/l "size" 0 9 19, +C4<00000000000000000000000001000000>;
v000000000149fae0_0 .net "clk_i", 0 0, v00000000014a5980_0;  alias, 1 drivers
v000000000149e280_0 .net "data_i", 63 0, L_00000000014a5ca0;  1 drivers
v000000000149fb80_0 .var "data_o", 63 0;
v000000000149e3c0_0 .net "rst_i", 0 0, v00000000014a50c0_0;  alias, 1 drivers
S_0000000000f4a540 .scope module, "IM" "Instruction_Memory" 3 128, 10 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0000000000fd3ee0 .functor BUFZ 32, L_00000000014a5520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000149dec0_0 .net *"_s0", 31 0, L_00000000014a5520;  1 drivers
L_00000000014a5fa8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000149ec80_0 .net/2u *"_s2", 31 0, L_00000000014a5fa8;  1 drivers
v000000000149ef00_0 .net *"_s4", 31 0, L_00000000014a57a0;  1 drivers
v000000000149ed20_0 .net "addr_i", 31 0, v000000000149e0a0_0;  alias, 1 drivers
v000000000149e500_0 .net "instr_o", 31 0, L_0000000000fd3ee0;  alias, 1 drivers
v000000000149fc20 .array "instruction_file", 31 0, 31 0;
L_00000000014a5520 .array/port v000000000149fc20, L_00000000014a57a0;
L_00000000014a57a0 .arith/div 32, v000000000149e0a0_0, L_00000000014a5fa8;
S_0000000000f4a6d0 .scope module, "MEM_WB" "Pipe_Reg" 3 249, 9 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 72 "data_i";
    .port_info 3 /OUTPUT 72 "data_o";
P_000000000142ad50 .param/l "size" 0 9 19, +C4<00000000000000000000000001001000>;
v000000000149ee60_0 .net "clk_i", 0 0, v00000000014a5980_0;  alias, 1 drivers
v000000000149f360_0 .net "data_i", 71 0, L_0000000001505bc0;  1 drivers
v000000000149eb40_0 .var "data_o", 71 0;
v000000000149efa0_0 .net "rst_i", 0 0, v00000000014a50c0_0;  alias, 1 drivers
S_0000000000f45980 .scope module, "Mux0" "MUX_2to1" 3 114, 11 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_000000000142a8d0 .param/l "size" 0 11 19, +C4<00000000000000000000000000100000>;
v000000000149e5a0_0 .net "data0_i", 31 0, L_00000000014a4080;  alias, 1 drivers
v000000000149f5e0_0 .net "data1_i", 31 0, L_0000000001505e40;  alias, 1 drivers
v000000000149de20_0 .net "data_o", 31 0, L_00000000014a5d40;  alias, 1 drivers
v000000000149e640_0 .net "select_i", 0 0, L_0000000000fd3e00;  1 drivers
L_00000000014a5d40 .functor MUXZ 32, L_00000000014a4080, L_0000000001505e40, L_0000000000fd3e00, C4<>;
S_00000000014a1df0 .scope module, "Mux3" "MUX_3to1" 3 258, 12 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
P_000000000142a2d0 .param/l "size" 0 12 20, +C4<00000000000000000000000000100000>;
v000000000149e6e0_0 .net *"_s1", 0 0, L_0000000001504040;  1 drivers
v000000000149edc0_0 .net *"_s3", 0 0, L_00000000015045e0;  1 drivers
v000000000149f0e0_0 .net *"_s4", 31 0, L_0000000001505080;  1 drivers
v000000000149f180_0 .net "data0_i", 31 0, L_00000000015059e0;  alias, 1 drivers
v000000000149f4a0_0 .net "data1_i", 31 0, L_00000000015067a0;  alias, 1 drivers
v000000000149e780_0 .net "data2_i", 31 0, L_00000000014a4080;  alias, 1 drivers
v000000000149e820_0 .net "data_o", 31 0, L_0000000001505120;  alias, 1 drivers
v000000000149f220_0 .net "select_i", 1 0, L_0000000001505940;  alias, 1 drivers
L_0000000001504040 .part L_0000000001505940, 1, 1;
L_00000000015045e0 .part L_0000000001505940, 0, 1;
L_0000000001505080 .functor MUXZ 32, L_00000000015059e0, L_00000000015067a0, L_00000000015045e0, C4<>;
L_0000000001505120 .functor MUXZ 32, L_0000000001505080, L_00000000014a4080, L_0000000001504040, C4<>;
S_0000000000f45b10 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 208, 11 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_000000000142af50 .param/l "size" 0 11 19, +C4<00000000000000000000000000100000>;
v000000000149e8c0_0 .net "data0_i", 31 0, L_00000000014fe010;  alias, 1 drivers
v000000000149e960_0 .net "data1_i", 31 0, L_00000000014fe5b0;  alias, 1 drivers
v000000000149fcc0_0 .net "data_o", 31 0, L_00000000014fe330;  alias, 1 drivers
v000000000149eaa0_0 .net "select_i", 0 0, L_00000000014ffeb0;  alias, 1 drivers
L_00000000014fe330 .functor MUXZ 32, L_00000000014fe010, L_00000000014fe5b0, L_00000000014ffeb0, C4<>;
S_00000000010cce60 .scope module, "Mux_Write_Reg" "MUX_3to1" 3 215, 12 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 5 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 5 "data_o";
P_000000000142af90 .param/l "size" 0 12 20, +C4<00000000000000000000000000000101>;
v000000000149f7c0_0 .net *"_s1", 0 0, L_00000000014feb50;  1 drivers
v000000000149ebe0_0 .net *"_s3", 0 0, L_00000000014febf0;  1 drivers
v000000000149f400_0 .net *"_s4", 4 0, L_00000000014ff730;  1 drivers
v000000000149df60_0 .net "data0_i", 4 0, L_00000000014ff5f0;  1 drivers
v000000000149fa40_0 .net "data1_i", 4 0, L_00000000014ff690;  1 drivers
L_00000000014a6818 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000000000149f540_0 .net "data2_i", 4 0, L_00000000014a6818;  1 drivers
v000000000149f680_0 .net "data_o", 4 0, L_00000000014fec90;  alias, 1 drivers
v000000000149f860_0 .net "select_i", 1 0, L_00000000014fe510;  alias, 1 drivers
L_00000000014feb50 .part L_00000000014fe510, 1, 1;
L_00000000014febf0 .part L_00000000014fe510, 0, 1;
L_00000000014ff730 .functor MUXZ 5, L_00000000014ff5f0, L_00000000014ff690, L_00000000014febf0, C4<>;
L_00000000014fec90 .functor MUXZ 5, L_00000000014ff730, L_00000000014a6818, L_00000000014feb50, C4<>;
S_0000000001444380 .scope module, "PC" "ProgramCounter" 3 121, 13 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v000000000149f900_0 .net "clk_i", 0 0, v00000000014a5980_0;  alias, 1 drivers
v000000000149f9a0_0 .net "pc_in_i", 31 0, L_00000000014a5d40;  alias, 1 drivers
v000000000149e0a0_0 .var "pc_out_o", 31 0;
v000000000149e140_0 .net "rst_i", 0 0, v00000000014a50c0_0;  alias, 1 drivers
S_0000000001444510 .scope module, "RF" "Reg_File" 3 149, 14 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0000000000fd41f0 .functor BUFZ 32, L_00000000014a5340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000fd4260 .functor BUFZ 32, L_00000000014a5840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000014a2110_0 .net "RDaddr_i", 4 0, L_00000000015065c0;  alias, 1 drivers
v00000000014a2610_0 .net "RDdata_i", 31 0, L_0000000001505120;  alias, 1 drivers
v00000000014a21b0_0 .net "RSaddr_i", 4 0, L_00000000014a4940;  1 drivers
v00000000014a3ab0_0 .net "RSdata_o", 31 0, L_0000000000fd41f0;  alias, 1 drivers
v00000000014a3470_0 .net "RTaddr_i", 4 0, L_00000000014a58e0;  1 drivers
v00000000014a1fd0_0 .net "RTdata_o", 31 0, L_0000000000fd4260;  alias, 1 drivers
v00000000014a2570_0 .net "RegWrite_i", 0 0, L_0000000001504b80;  alias, 1 drivers
v00000000014a2bb0 .array/s "Reg_File", 31 0, 31 0;
v00000000014a29d0_0 .net *"_s0", 31 0, L_00000000014a5340;  1 drivers
v00000000014a3dd0_0 .net *"_s10", 6 0, L_00000000014a48a0;  1 drivers
L_00000000014a6080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014a3830_0 .net *"_s13", 1 0, L_00000000014a6080;  1 drivers
v00000000014a2250_0 .net *"_s2", 6 0, L_00000000014a55c0;  1 drivers
L_00000000014a6038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014a27f0_0 .net *"_s5", 1 0, L_00000000014a6038;  1 drivers
v00000000014a2070_0 .net *"_s8", 31 0, L_00000000014a5840;  1 drivers
v00000000014a3150_0 .net "clk_i", 0 0, v00000000014a5980_0;  alias, 1 drivers
v00000000014a3a10_0 .net "rst_i", 0 0, v00000000014a50c0_0;  alias, 1 drivers
E_000000000142a590/0 .event negedge, v0000000001494760_0;
E_000000000142a590/1 .event posedge, v000000000149f2c0_0;
E_000000000142a590 .event/or E_000000000142a590/0, E_000000000142a590/1;
L_00000000014a5340 .array/port v00000000014a2bb0, L_00000000014a55c0;
L_00000000014a55c0 .concat [ 5 2 0 0], L_00000000014a4940, L_00000000014a6038;
L_00000000014a5840 .array/port v00000000014a2bb0, L_00000000014a48a0;
L_00000000014a48a0 .concat [ 5 2 0 0], L_00000000014a58e0, L_00000000014a6080;
S_00000000014446a0 .scope module, "Shifter" "Shift_Left_Two_32" 3 189, 15 8 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000000014a22f0_0 .net *"_s1", 29 0, L_00000000014ffaf0;  1 drivers
L_00000000014a66f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014a36f0_0 .net/2u *"_s2", 1 0, L_00000000014a66f8;  1 drivers
v00000000014a31f0_0 .net "data_i", 31 0, L_00000000014fe5b0;  alias, 1 drivers
v00000000014a2750_0 .net "data_o", 31 0, L_00000000014ffd70;  alias, 1 drivers
L_00000000014ffaf0 .part L_00000000014fe5b0, 0, 30;
L_00000000014ffd70 .concat [ 2 30 0 0], L_00000000014a66f8, L_00000000014ffaf0;
S_0000000001444060 .scope module, "Sign_Extend" "Sign_Extend" 3 173, 16 12 0, S_000000000143ca20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000000014a33d0_0 .net "data_i", 15 0, L_00000000014fefb0;  1 drivers
v00000000014a3e70_0 .var "data_o", 31 0;
E_000000000142a5d0 .event edge, v00000000014a33d0_0;
    .scope S_0000000001444380;
T_0 ;
    %wait E_000000000142aa10;
    %load/vec4 v000000000149e140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000149e0a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000149f9a0_0;
    %assign/vec4 v000000000149e0a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f65400;
T_1 ;
    %wait E_000000000142aa10;
    %load/vec4 v000000000149e3c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000000000149fb80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000149e280_0;
    %assign/vec4 v000000000149fb80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001444510;
T_2 ;
    %wait E_000000000142a590;
    %load/vec4 v00000000014a3a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000014a2570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000014a2610_0;
    %load/vec4 v00000000014a2110_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000000014a2110_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000014a2bb0, 4;
    %load/vec4 v00000000014a2110_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014a2bb0, 0, 4;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001444060;
T_3 ;
    %wait E_000000000142a5d0;
    %load/vec4 v00000000014a33d0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v00000000014a33d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000014a3e70_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000000014a33d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000014a3e70_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000f65270;
T_4 ;
    %wait E_000000000142aa10;
    %load/vec4 v000000000149f040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 175;
    %assign/vec4 v000000000149e320_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000149e1e0_0;
    %assign/vec4 v000000000149e320_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000f9a130;
T_5 ;
    %wait E_0000000001428450;
    %load/vec4 v0000000000ff65b0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000ff6650_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0000000000ff68d0_0;
    %load/vec4 v0000000000ff6bf0_0;
    %add;
    %assign/vec4 v0000000000ff6650_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0000000000ff68d0_0;
    %load/vec4 v0000000000ff6bf0_0;
    %sub;
    %assign/vec4 v0000000000ff6650_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0000000000ff68d0_0;
    %load/vec4 v0000000000ff6bf0_0;
    %and;
    %assign/vec4 v0000000000ff6650_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0000000000ff68d0_0;
    %load/vec4 v0000000000ff6bf0_0;
    %or;
    %assign/vec4 v0000000000ff6650_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0000000000ff68d0_0;
    %load/vec4 v0000000000ff6bf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0000000000ff6650_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0000000000ff68d0_0;
    %load/vec4 v0000000000ff6bf0_0;
    %mul;
    %assign/vec4 v0000000000ff6650_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000000f9a2c0;
T_6 ;
    %wait E_0000000001428990;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 1, 2;
    %or;
    %inv;
    %load/vec4 v0000000000ff6fb0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000ff6fb0_0;
    %parti/s 1, 3, 3;
    %or;
    %and;
    %or;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000ff6c90_0, 4, 1;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 1, 2;
    %or;
    %inv;
    %load/vec4 v0000000000ff6fb0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000000000ff6fb0_0;
    %parti/s 1, 4, 4;
    %or;
    %and;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000ff6c90_0, 4, 1;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 1, 2;
    %or;
    %inv;
    %load/vec4 v0000000000ff6fb0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0000000000ff6fb0_0;
    %parti/s 1, 4, 4;
    %or;
    %and;
    %or;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 5, 4;
    %inv;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000ff6c90_0, 4, 1;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0000000000ff6f10_0;
    %parti/s 1, 1, 2;
    %or;
    %inv;
    %load/vec4 v0000000000ff6fb0_0;
    %parti/s 1, 4, 4;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000ff6c90_0, 4, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000f8a190;
T_7 ;
    %wait E_000000000142aa10;
    %load/vec4 v000000000149f2c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 108;
    %assign/vec4 v000000000149f720_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000000000149e000_0;
    %assign/vec4 v000000000149f720_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000f8a000;
T_8 ;
    %wait E_000000000142aa10;
    %load/vec4 v0000000001495480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000000001494800_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000000014946c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001494620, 0, 4;
    %load/vec4 v0000000001494800_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000014946c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001494620, 0, 4;
    %load/vec4 v0000000001494800_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000014946c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001494620, 0, 4;
    %load/vec4 v0000000001494800_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000000014946c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001494620, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000f8a000;
T_9 ;
    %wait E_00000000014298d0;
    %load/vec4 v0000000001495200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v00000000014946c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000001494620, 4;
    %load/vec4 v00000000014946c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000001494620, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000014946c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000001494620, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000000014946c0_0;
    %load/vec4a v0000000001494620, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001495520_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001495520_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000f4a6d0;
T_10 ;
    %wait E_000000000142aa10;
    %load/vec4 v000000000149efa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v000000000149eb40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000149f360_0;
    %assign/vec4 v000000000149eb40_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000000000143c890;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v00000000014a5980_0;
    %inv;
    %store/vec4 v00000000014a5980_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000143c890;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014a5980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014a50c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014a53e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014a5a20_0, 0, 32;
T_12.0 ;
    %load/vec4 v00000000014a5a20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000014a5a20_0;
    %store/vec4a v000000000149fc20, 4, 0;
    %load/vec4 v00000000014a5a20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014a5a20_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call 2 46 "$readmemb", "testbench/CO_P4_test_1.txt", v000000000149fc20 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000014a5a20_0, 0, 32;
T_12.2 ;
    %load/vec4 v00000000014a5a20_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000014a5a20_0;
    %store/vec4a v0000000001494620, 4, 0;
    %load/vec4 v00000000014a5a20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014a5a20_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014a50c0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 55 "$stop" {0 0 0};
    %end;
    .thread T_12;
    .scope S_000000000143c890;
T_13 ;
    %wait E_000000000142aa10;
    %load/vec4 v00000000014a53e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000014a53e0_0, 0, 32;
    %vpi_call 2 64 "$display", "Register===========================================================\012" {0 0 0};
    %vpi_call 2 65 "$display", "r0=%d, r1=%d, r2=%d, r3=%d, r4=%d, r5=%d, r6=%d, r7=%d\012", &A<v00000000014a2bb0, 0>, &A<v00000000014a2bb0, 1>, &A<v00000000014a2bb0, 2>, &A<v00000000014a2bb0, 3>, &A<v00000000014a2bb0, 4>, &A<v00000000014a2bb0, 5>, &A<v00000000014a2bb0, 6>, &A<v00000000014a2bb0, 7>, " " {0 0 0};
    %vpi_call 2 69 "$display", "r8=%d, r9=%d, r10=%d, r11=%d, r12=%d, r13=%d, r14=%d, r15=%d\012", &A<v00000000014a2bb0, 8>, &A<v00000000014a2bb0, 9>, &A<v00000000014a2bb0, 10>, &A<v00000000014a2bb0, 11>, &A<v00000000014a2bb0, 12>, &A<v00000000014a2bb0, 13>, &A<v00000000014a2bb0, 14>, &A<v00000000014a2bb0, 15>, " " {0 0 0};
    %vpi_call 2 73 "$display", "r16=%d, r17=%d, r18=%d, r19=%d, r20=%d, r21=%d, r22=%d, r23=%d\012", &A<v00000000014a2bb0, 16>, &A<v00000000014a2bb0, 17>, &A<v00000000014a2bb0, 18>, &A<v00000000014a2bb0, 19>, &A<v00000000014a2bb0, 20>, &A<v00000000014a2bb0, 21>, &A<v00000000014a2bb0, 22>, &A<v00000000014a2bb0, 23>, " " {0 0 0};
    %vpi_call 2 77 "$display", "r24=%d, r25=%d, r26=%d, r27=%d, r28=%d, r29=%d, r30=%d, r31=%d\012", &A<v00000000014a2bb0, 24>, &A<v00000000014a2bb0, 25>, &A<v00000000014a2bb0, 26>, &A<v00000000014a2bb0, 27>, &A<v00000000014a2bb0, 28>, &A<v00000000014a2bb0, 29>, &A<v00000000014a2bb0, 30>, &A<v00000000014a2bb0, 31>, " " {0 0 0};
    %vpi_call 2 82 "$display", "\012Memory===========================================================\012" {0 0 0};
    %vpi_call 2 83 "$display", "m0=%d, m1=%d, m2=%d, m3=%d, m4=%d, m5=%d, m6=%d, m7=%d\012\012m8=%d, m9=%d, m10=%d, m11=%d, m12=%d, m13=%d, m14=%d, m15=%d\012\012r16=%d, m17=%d, m18=%d, m19=%d, m20=%d, m21=%d, m22=%d, m23=%d\012\012m24=%d, m25=%d, m26=%d, m27=%d, m28=%d, m29=%d, m30=%d, m31=%d", v0000000001494940_0, v0000000001494940_1, v0000000001494940_2, v0000000001494940_3, v0000000001494940_4, v0000000001494940_5, v0000000001494940_6, v0000000001494940_7, v0000000001494940_8, v0000000001494940_9, v0000000001494940_10, v0000000001494940_11, v0000000001494940_12, v0000000001494940_13, v0000000001494940_14, v0000000001494940_15, v0000000001494940_16, v0000000001494940_17, v0000000001494940_18, v0000000001494940_19, v0000000001494940_20, v0000000001494940_21, v0000000001494940_22, v0000000001494940_23, v0000000001494940_24, v0000000001494940_25, v0000000001494940_26, v0000000001494940_27, v0000000001494940_28, v0000000001494940_29, v0000000001494940_30, v0000000001494940_31 {0 0 0};
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "Pipe_CPU_1.v";
    "ALU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Decoder.v";
    "Data_Memory.v";
    "Pipe_Reg.v";
    "Instruction_Memory.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_Two_32.v";
    "Sign_Extend.v";
