\relax 
\catcode`"\active
\ifx\hyper@anchor\@undefined
\global \let \oldcontentsline\contentsline
\gdef \contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global \let \oldnewlabel\newlabel
\gdef \newlabel#1#2{\newlabelxx{#1}#2}
\gdef \newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\let \contentsline\oldcontentsline
\let \newlabel\oldnewlabel}
\else
\global \let \hyper@last\relax 
\fi

\select@language{ngerman}
\@writefile{toc}{\select@language{ngerman}}
\@writefile{lof}{\select@language{ngerman}}
\@writefile{lot}{\select@language{ngerman}}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Allgemeine Einf\IeC {\"u}hrung}{5}{chapter.0.1}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {1.1}Qualifikationsziele}{5}{section.0.1.1}}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}Literatur}{5}{section.0.1.2}}
\@writefile{toc}{\contentsline {part}{\numberline {I}VLSI-Systementwurf}{6}{part.1}}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Einf\IeC {\"u}hrung}{7}{chapter.1.1}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {1.1}Themenschwerpunkte}{7}{section.1.1.1}}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}Inhalte der Lehrveranstaltung}{8}{section.1.1.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2.1}Inhalte der Vorlesung}{8}{subsection.1.1.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2.2}Inhalte des Praktikums}{8}{subsection.1.1.2.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.3}Klassifikation von ICs}{8}{section.1.1.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.1}Zwei Sichten}{8}{subsection.1.1.3.1}}
\@writefile{toc}{\contentsline {paragraph}{Herstellungssicht:}{8}{subsection.1.1.3.1}}
\@writefile{toc}{\contentsline {paragraph}{Entwurfssicht:}{8}{subsection.1.1.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.2}Anwenderprogrammierbare IC}{10}{subsection.1.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Merkmale:}{10}{subsection.1.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Anwendung:}{10}{subsection.1.1.3.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.3}Hardwareprogrammierung}{10}{subsection.1.1.3.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.4}Programmiertechnologien}{10}{subsection.1.1.3.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.5}Klassifikation Anwenderprogrammierbare IC}{13}{subsection.1.1.3.5}}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}Schaltkreisentwurf}{14}{chapter.1.2}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Abstraktionsebenen und Sichten}{14}{section.1.2.1}}
\@writefile{toc}{\contentsline {paragraph}{Ebenen des Entwurfs:}{14}{section.1.2.1}}
\@writefile{toc}{\contentsline {paragraph}{Sichten des Entwurfs:}{14}{section.1.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.1}Abstraktionsebenen}{14}{subsection.1.2.1.1}}
\@writefile{toc}{\contentsline {paragraph}{Systemebene:}{14}{subsection.1.2.1.1}}
\@writefile{toc}{\contentsline {paragraph}{Algorithmische Ebene:}{14}{subsection.1.2.1.1}}
\@writefile{toc}{\contentsline {paragraph}{Register-Transfer Ebene:}{14}{subsection.1.2.1.1}}
\@writefile{toc}{\contentsline {paragraph}{Logikebene:}{14}{subsection.1.2.1.1}}
\@writefile{toc}{\contentsline {paragraph}{Schaltkreiseben:}{14}{subsection.1.2.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.2}Sichten}{14}{subsection.1.2.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Verhaltenssicht:}{14}{subsection.1.2.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Struktursicht:}{14}{subsection.1.2.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Geometriesicht:}{14}{subsection.1.2.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Testsicht:}{14}{subsection.1.2.1.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.3}Y-Diagramm nach Gajski}{15}{subsection.1.2.1.3}}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Entwurfsablauf}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Allgemein:}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Top-Down-Strategie:}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Bottom-Up-Strategie:}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{$\Rightarrow $ Meet-in-the-Middle}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Entwurfsschritt:}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Syntheseschritt:}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Analyseschritt:}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {section}{\numberline {2.3}Entwurfsstile}{17}{section.1.2.3}}
\@writefile{toc}{\contentsline {subsubsection}{Gegen\IeC {\"u}berstellung Entwurfsalternativen}{17}{section.1.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.1}Full-Custom Entwurf}{18}{subsection.1.2.3.1}}
\@writefile{toc}{\contentsline {paragraph}{Merkmale:}{18}{subsection.1.2.3.1}}
\@writefile{toc}{\contentsline {paragraph}{Anwendung:}{18}{subsection.1.2.3.1}}
\@writefile{toc}{\contentsline {subsubsection}{Beispiel: Inverter}{18}{subsection.1.2.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.2}Standardzellenentwurf}{19}{subsection.1.2.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Merkmale:}{19}{subsection.1.2.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Anwendung:}{19}{subsection.1.2.3.2}}
\@writefile{toc}{\contentsline {subsubsection}{Konventionelle Architektur vs. Strukturierte Architektur}{19}{subsection.1.2.3.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.3}Maskenprogrammierbare Gate Arrays}{20}{subsection.1.2.3.3}}
\@writefile{toc}{\contentsline {paragraph}{Merkmale:}{20}{subsection.1.2.3.3}}
\@writefile{toc}{\contentsline {paragraph}{Anwendung:}{20}{subsection.1.2.3.3}}
\@writefile{toc}{\contentsline {subsubsection}{MPGA}{20}{subsection.1.2.3.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.4}Anwenderprogrammierbare IC}{21}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {paragraph}{Merkmale:}{21}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {paragraph}{Anwendung:}{21}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{Hardwareprogrammierung}{21}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{Klassifikation Anwenderprogrammierbare IC}{22}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{CPLD}{22}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{CPLD-Funktionsblock}{22}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{PLA}{23}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{Makrozellen + I/O-Block}{23}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {paragraph}{Konfiguration der Makrozelle:}{23}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {paragraph}{Steuerung des I/O-Blocks:}{23}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{FPGA-Architektur}{24}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {section}{\numberline {2.4}Entwurfswerkzeuge}{24}{section.1.2.4}}
\@writefile{toc}{\contentsline {chapter}{\numberline {3}Automaten}{25}{chapter.1.3}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {3.1}Automatendarstellung}{25}{section.1.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.1}Betrachtungsweisen}{25}{subsection.1.3.1.1}}
\@writefile{toc}{\contentsline {paragraph}{Verschiedene Sichten/Semantik:}{25}{subsection.1.3.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{Bin\IeC {\"a}rz\IeC {\"a}hler mod 4 mit Trigger X und \IeC {\"U}bertrag Y}{25}{subsection.1.3.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.2}Automatengraphen}{25}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Endlicher Automat:}{25}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Synchron getakteter Automat:}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{Notation}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{Grafische Darstellung}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{$\Rightarrow $ Pr\IeC {\"u}fung auf:}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{Getaktete Automaten}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Theoretische Informatik}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Technische Informatik}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Beispiel - Taktzustandsgesteuertes D-Flip-Flop (Latch)}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Beispiel - Taktflankengesteuertes D-Flip-Flop}{27}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Beispiel - Taktflankengesteuertes D-Flip-Flop}{27}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.3}SM-Charts}{27}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{Verzweigungen}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {paragraph}{Weitere Merkmale:}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {paragraph}{Weitere Beispiele:}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{Ausgaben}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {paragraph}{Ebenso:}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {paragraph}{Weitere Beispiele:}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{Vorteile gegen\IeC {\"u}ber Automatengraphen}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.4}GRAFCET \& SFC}{28}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {paragraph}{Allgemeines:}{28}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{Grundelemente}{29}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{Aktionen}{29}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{Kontrollfluss: Verzweigungen}{30}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{Kontrollfluss: Schleife}{30}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{Vergleich von GRAFCET \& SFC}{30}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{Beispiel zu GRAFCET}{31}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {section}{\numberline {3.2}Automatenkopplung}{31}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Zerlegung der Gesamtaufgabe in Teilschaltungen zwecks:}{31}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Au\IeC {\ss }erdem:}{31}{section.1.3.2}}
\@writefile{toc}{\contentsline {subsubsection}{Zeitliche Kopplung}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {subsubsection}{Asynchrone Kopplung synchroner Teilschaltungen}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Merkmal:}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Vorteile:}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Nachteil:}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {subsubsection}{Synchrone Kopplung mit mehreren Taktsignalen}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Merkmal:}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Vorteile:}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Nachteil:}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.1}Synchrone Kopplung}{32}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Kommunikation \IeC {\"u}ber Zust\IeC {\"a}nde}{33}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Kommunikation \IeC {\"u}ber Ausgaben}{33}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Parallele Anordnung}{34}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Serielle Anordnung}{34}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Flusskontrolle}{34}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Beispiel: Produktautomat}{35}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Beispiel: Datenverarbeitung}{35}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Beispiel: De-/Multiplexer}{36}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.2}Asynchrone Kopplung}{36}{subsection.1.3.2.2}}
\@writefile{toc}{\contentsline {section}{\numberline {3.3}Initialisierung}{36}{section.1.3.3}}
\@writefile{toc}{\contentsline {chapter}{\numberline {4}Hardwarebeschreibungssprachen - Hardware Description Language (HDL)}{37}{chapter.1.4}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {4.1}Allgemein}{37}{section.1.4.1}}
\@writefile{toc}{\contentsline {section}{\numberline {4.2}VHDL}{37}{section.1.4.2}}
\@writefile{toc}{\contentsline {section}{\numberline {4.3}Verilog}{37}{section.1.4.3}}
\@writefile{toc}{\contentsline {chapter}{\numberline {5}Field-programmable Gate-Array (FPGA)}{38}{chapter.1.5}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {5.1}Architektur}{38}{section.1.5.1}}
\@writefile{toc}{\contentsline {section}{\numberline {5.2}Funktionsbl\IeC {\"o}cke}{38}{section.1.5.2}}
\@writefile{toc}{\contentsline {section}{\numberline {5.3}I/O-Zellen}{38}{section.1.5.3}}
\@writefile{toc}{\contentsline {section}{\numberline {5.4}Verdrahtung}{38}{section.1.5.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.4.1}Topologie}{38}{subsection.1.5.4.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.4.2}Technologie}{38}{subsection.1.5.4.2}}
\@writefile{toc}{\contentsline {section}{\numberline {5.5}Speicherelemente}{38}{section.1.5.5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.5.1}LUT-RAM}{38}{subsection.1.5.5.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.5.2}Block-RAM}{38}{subsection.1.5.5.2}}
\@writefile{toc}{\contentsline {section}{\numberline {5.6}IP-Cores}{38}{section.1.5.6}}
\@writefile{toc}{\contentsline {section}{\numberline {5.7}Konfigurierbarkeit}{38}{section.1.5.7}}
\@writefile{toc}{\contentsline {section}{\numberline {5.8}Konfigurationsmodi}{38}{section.1.5.8}}
\@writefile{toc}{\contentsline {chapter}{\numberline {6}Modellierung}{39}{chapter.1.6}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {chapter}{\numberline {7}Simulation}{40}{chapter.1.7}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {chapter}{\numberline {8}Zeitverhalten}{41}{chapter.1.8}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {chapter}{\numberline {9}Test}{42}{chapter.1.9}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {chapter}{\numberline {10}Hochgeschwindigkeit}{43}{chapter.1.10}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {chapter}{\numberline {11}Verlustleistung}{44}{chapter.1.11}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {part}{\numberline {II}Entwurf eingebetteter Systeme}{45}{part.2}}
\@writefile{toc}{\contentsline {part}{\numberline {III}Parallelverarbeitung}{46}{part.3}}
\@writefile{toc}{\contentsline {part}{\numberline {IV}Appendix}{47}{part.4}}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}VLSI-Systementwurf Praktikum}{48}{chapter.4.1}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {1.1}Kurze Beschreibung des Terasic DE0 Board}{48}{section.4.1.1}}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}Aufgabe 1 - Bin\IeC {\"a}r-Dekoder}{50}{section.4.1.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2.1}Entwurf}{50}{subsection.4.1.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2.2}Auswertung}{50}{subsection.4.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Ressourcenbedarf}{50}{subsection.4.1.2.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.3}Aufgabe 2 - Hamming-Distanz}{51}{section.4.1.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.1}Entwurf}{51}{subsection.4.1.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.2}Auswertung}{51}{subsection.4.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Ressourcenbedarf}{51}{subsection.4.1.3.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.4}Aufgabe 3 - Modulo-n-Z\IeC {\"a}hler}{52}{section.4.1.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.4.1}Entwurf}{52}{subsection.4.1.4.1}}
\@writefile{toc}{\contentsline {paragraph}{Z\IeC {\"a}hler}{52}{subsection.4.1.4.1}}
\@writefile{toc}{\contentsline {paragraph}{Schieber}{53}{subsection.4.1.4.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.4.2}Auswertung}{53}{subsection.4.1.4.2}}
\@writefile{toc}{\contentsline {paragraph}{Ressourcenbedarf}{53}{subsection.4.1.4.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.5}Aufgabe 4 - Entprell-Automat}{54}{section.4.1.5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.5.1}Entwurf}{54}{subsection.4.1.5.1}}
\@writefile{toc}{\contentsline {paragraph}{State-Machine-Charts}{54}{subsection.4.1.5.1}}
\@writefile{toc}{\contentsline {paragraph}{LED}{54}{subsection.4.1.5.1}}
\@writefile{toc}{\contentsline {paragraph}{Entprellung}{54}{subsection.4.1.5.1}}
\@writefile{toc}{\contentsline {paragraph}{Zaehler}{55}{subsection.4.1.5.1}}
\@writefile{toc}{\contentsline {paragraph}{Kopplung}{55}{subsection.4.1.5.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.5.2}Auswertung}{55}{subsection.4.1.5.2}}
\@writefile{toc}{\contentsline {paragraph}{Ressourcenbedarf}{55}{subsection.4.1.5.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.6}Aufgabe 5 - HALLO-Anzeige}{56}{section.4.1.6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.6.1}Entwurf}{56}{subsection.4.1.6.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.6.2}Auswertung}{57}{subsection.4.1.6.2}}
\@writefile{toc}{\contentsline {paragraph}{Ressourcenbedarf}{57}{subsection.4.1.6.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.7}Aufgabe 6 - Stoppuhr}{57}{section.4.1.7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.7.1}Entwurf}{58}{subsection.4.1.7.1}}
\@writefile{toc}{\contentsline {paragraph}{State-Machine-Charts}{59}{subsection.4.1.7.1}}
\@writefile{toc}{\contentsline {paragraph}{Kopplung}{60}{subsection.4.1.7.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.7.2}Auswertung}{60}{subsection.4.1.7.2}}
\@writefile{toc}{\contentsline {paragraph}{Ressourcenbedarf}{60}{subsection.4.1.7.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.8}Anhang}{60}{section.4.1.8}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.8.1}01-Aufgabe Code}{60}{subsection.4.1.8.1}}
\newlabel{lst:01-decoder}{{1.8.1}{60}{01-Aufgabe Code\relax }{subsection.4.1.8.1}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.1}VHDL-Code Decoder.vhdl}{60}{lstlisting.4.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.8.2}02-Aufgabe Code}{61}{subsection.4.1.8.2}}
\newlabel{lst:02-hamming}{{1.8.2}{61}{02-Aufgabe Code\relax }{subsection.4.1.8.2}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.2}VHDL-Code Hamming.vhdl}{61}{lstlisting.4.1.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.8.3}03-Aufgabe Code}{62}{subsection.4.1.8.3}}
\newlabel{lst:03-schieber}{{1.8.3}{62}{03-Aufgabe Code\relax }{subsection.4.1.8.3}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.3}VHDL-Code Schieber.vhdl}{62}{lstlisting.4.1.3}}
\newlabel{lst:03-zaehler}{{1.8.3}{62}{03-Aufgabe Code\relax }{lstnumber.1.3.45}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.4}VHDL-Code Zaehler.vhdl}{62}{lstlisting.4.1.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.8.4}04-Aufgabe Code}{63}{subsection.4.1.8.4}}
\newlabel{lst:04-led}{{1.8.4}{63}{04-Aufgabe Code\relax }{subsection.4.1.8.4}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.5}VHDL-Code LED.vhdl}{63}{lstlisting.4.1.5}}
\newlabel{lst:04-entprellung}{{1.8.4}{64}{04-Aufgabe Code\relax }{lstnumber.1.5.57}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.6}VHDL-Code Entprellung.vhdl}{64}{lstlisting.4.1.6}}
\newlabel{lst:04-zaehler}{{1.8.4}{65}{04-Aufgabe Code\relax }{lstnumber.1.6.75}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.7}VHDL-Code Zaehler.vhdl}{65}{lstlisting.4.1.7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.8.5}05-Aufgabe Code}{66}{subsection.4.1.8.5}}
\newlabel{lst:05-hallo}{{1.8.5}{66}{05-Aufgabe Code\relax }{subsection.4.1.8.5}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.8}VHDL-Code hallo.vhdl}{66}{lstlisting.4.1.8}}
\newlabel{lst:05-decoder}{{1.8.5}{67}{05-Aufgabe Code\relax }{lstnumber.1.8.65}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.9}VHDL-Code Decoder.vhdl}{67}{lstlisting.4.1.9}}
\newlabel{lst:05-multi}{{1.8.5}{68}{05-Aufgabe Code\relax }{lstnumber.1.9.40}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.10}VHDL-Code Multiplex.vhdl}{68}{lstlisting.4.1.10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.8.6}06-Aufgabe Code}{69}{subsection.4.1.8.6}}
\newlabel{lst:06-clock}{{1.8.6}{69}{06-Aufgabe Code\relax }{subsection.4.1.8.6}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.11}VHDL-Code Stoppuhr.vhd}{69}{lstlisting.4.1.11}}
\newlabel{lst:06-decoder}{{1.8.6}{71}{06-Aufgabe Code\relax }{lstnumber.1.11.138}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.12}VHDL-Code Decoder.vhdl}{71}{lstlisting.4.1.12}}
\newlabel{lst:06-entpreller}{{1.8.6}{72}{06-Aufgabe Code\relax }{lstnumber.1.12.45}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.13}VHDL-Code EntprellAutomat.vhdl}{72}{lstlisting.4.1.13}}
\newlabel{lst:06-zaehler}{{1.8.6}{73}{06-Aufgabe Code\relax }{lstnumber.1.13.72}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.14}VHDL-Code Zaehler.vhdl}{73}{lstlisting.4.1.14}}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}Entwurf eingebetteter Systeme: Schaltkreisvalidation}{75}{chapter.4.2}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Programm}{75}{section.4.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.1}Entwurf}{75}{subsection.4.2.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{Circuit}{75}{subsection.4.2.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{Parser}{75}{subsection.4.2.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{Simulator}{75}{subsection.4.2.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.2}\IeC {\"A}quivalenzpr\IeC {\"u}fung duch Simulation}{76}{subsection.4.2.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{Voraussetzungen}{76}{subsection.4.2.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{Vorgehen}{76}{subsection.4.2.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{Implementierung}{76}{Item.22}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.3}\IeC {\"A}quivalenzpr\IeC {\"u}fung durch SAT-Solver}{77}{subsection.4.2.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{Voraussetzungen}{77}{subsection.4.2.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{Vorgehen}{77}{subsection.4.2.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{Implementierung}{77}{Item.28}}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Versuche}{78}{section.4.2.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.1}1. Versuch}{78}{subsection.4.2.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.2}2. Versuch}{78}{subsection.4.2.2.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.3}3. Versuch}{78}{subsection.4.2.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.4}4. Versuch}{79}{subsection.4.2.2.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.5}5. Versuch}{79}{subsection.4.2.2.5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.6}6. Versuch}{79}{subsection.4.2.2.6}}
\@writefile{toc}{\contentsline {section}{\numberline {2.3}Anhang}{80}{section.4.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.1}Circuit}{80}{subsection.4.2.3.1}}
\newlabel{lst:circuit}{{2.3.1}{80}{Circuit\relax }{subsection.4.2.3.1}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.1}Circuit.h}{80}{lstlisting.4.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.2}Simulator}{81}{subsection.4.2.3.2}}
\newlabel{lst:simulator}{{2.3.2}{81}{Simulator\relax }{subsection.4.2.3.2}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.2}Simulator.h}{81}{lstlisting.4.2.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.3}Solver}{81}{subsection.4.2.3.3}}
\newlabel{lst:solver}{{2.3.3}{81}{Solver\relax }{subsection.4.2.3.3}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.3}Solver.h}{81}{lstlisting.4.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.4}Parsers}{82}{subsection.4.2.3.4}}
\newlabel{lst:parsers}{{2.3.4}{82}{Parsers\relax }{subsection.4.2.3.4}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.4}Parsers.h}{82}{lstlisting.4.2.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.5}Parser}{82}{subsection.4.2.3.5}}
\newlabel{lst:parser}{{2.3.5}{82}{Parser\relax }{subsection.4.2.3.5}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.5}Parser.h}{82}{lstlisting.4.2.5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.6}BENCH}{83}{subsection.4.2.3.6}}
\newlabel{lst:bench}{{2.3.6}{83}{BENCH\relax }{subsection.4.2.3.6}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.6}BENCH.h}{83}{lstlisting.4.2.6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.7}Gates}{83}{subsection.4.2.3.7}}
\newlabel{lst:gates}{{2.3.7}{83}{Gates\relax }{subsection.4.2.3.7}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.7}Gates.h}{83}{lstlisting.4.2.7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.8}Gate}{84}{subsection.4.2.3.8}}
\newlabel{lst:gate}{{2.3.8}{84}{Gate\relax }{subsection.4.2.3.8}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.8}Gate.h}{84}{lstlisting.4.2.8}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.9}Input}{85}{subsection.4.2.3.9}}
\newlabel{lst:input}{{2.3.9}{85}{Input\relax }{subsection.4.2.3.9}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.9}Input.h}{85}{lstlisting.4.2.9}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.10}DFF}{85}{subsection.4.2.3.10}}
\newlabel{lst:dff}{{2.3.10}{85}{DFF\relax }{subsection.4.2.3.10}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.10}DFF.h}{85}{lstlisting.4.2.10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.11}Output}{86}{subsection.4.2.3.11}}
\newlabel{lst:output}{{2.3.11}{86}{Output\relax }{subsection.4.2.3.11}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.11}Output.h}{86}{lstlisting.4.2.11}}
\global\@altsecnumformattrue
