Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Nov 17 10:43:24 2018
| Host         : tao-linux-vmware running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file lab8_2_1_timing_summary_routed.rpt -pb lab8_2_1_timing_summary_routed.pb -rpx lab8_2_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8_2_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line23/CD/Clk500Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 75 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.086        0.000                      0                  119        0.144        0.000                      0                  119        3.000        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Clk100MHz               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk100MHz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        193.086        0.000                      0                  119        0.462        0.000                      0                  119       13.360        0.000                       0                    78  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      193.114        0.000                      0                  119        0.462        0.000                      0                  119       13.360        0.000                       0                    78  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        193.086        0.000                      0                  119        0.144        0.000                      0                  119  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      193.086        0.000                      0                  119        0.144        0.000                      0                  119  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk100MHz
  To Clock:  Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.086ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 3.412ns (51.406%)  route 3.225ns (48.594%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.053 r  nolabel_line21/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.053    nolabel_line21/cnt_reg[28]_i_1_n_6
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[29]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.318   202.077    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.139    nolabel_line21/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        202.139    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                193.086    

Slack (MET) :             193.107ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 3.391ns (51.252%)  route 3.225ns (48.748%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.032 r  nolabel_line21/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.032    nolabel_line21/cnt_reg[28]_i_1_n_4
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[31]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.318   202.077    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.139    nolabel_line21/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        202.139    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                193.107    

Slack (MET) :             193.181ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 3.317ns (50.701%)  route 3.225ns (49.299%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.958 r  nolabel_line21/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.958    nolabel_line21/cnt_reg[28]_i_1_n_5
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[30]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.318   202.077    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.139    nolabel_line21/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        202.139    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                193.181    

Slack (MET) :             193.197ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 3.301ns (50.580%)  route 3.225ns (49.420%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.942 r  nolabel_line21/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.942    nolabel_line21/cnt_reg[28]_i_1_n_7
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[28]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.318   202.077    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.139    nolabel_line21/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        202.139    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                193.197    

Slack (MET) :             193.199ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 3.298ns (50.557%)  route 3.225ns (49.443%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.939 r  nolabel_line21/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.939    nolabel_line21/cnt_reg[24]_i_1_n_6
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[25]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                193.199    

Slack (MET) :             193.220ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 3.277ns (50.397%)  route 3.225ns (49.603%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.918 r  nolabel_line21/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.918    nolabel_line21/cnt_reg[24]_i_1_n_4
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[27]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                193.220    

Slack (MET) :             193.294ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 3.203ns (49.826%)  route 3.225ns (50.174%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.844 r  nolabel_line21/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.844    nolabel_line21/cnt_reg[24]_i_1_n_5
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[26]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                193.294    

Slack (MET) :             193.310ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 3.187ns (49.701%)  route 3.225ns (50.299%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.828 r  nolabel_line21/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.828    nolabel_line21/cnt_reg[24]_i_1_n_7
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[24]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                193.310    

Slack (MET) :             193.313ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 3.184ns (49.678%)  route 3.225ns (50.322%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.825 r  nolabel_line21/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.825    nolabel_line21/cnt_reg[20]_i_1_n_6
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[21]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                193.313    

Slack (MET) :             193.334ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 3.163ns (49.512%)  route 3.225ns (50.488%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.804 r  nolabel_line21/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.804    nolabel_line21/cnt_reg[20]_i_1_n_4
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[23]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                193.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 nolabel_line21/Clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.970%)  route 0.346ns (65.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.600     0.569    nolabel_line21/clock_BUFG
    SLICE_X1Y89          FDRE                                         r  nolabel_line21/Clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  nolabel_line21/Clk1Hz_reg/Q
                         net (fo=2, routed)           0.184     0.895    nolabel_line21/Clk1Hz
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.940 r  nolabel_line21/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.162     1.101    nolabel_line21/Clk1Hz_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  nolabel_line21/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.873     0.701    nolabel_line21/clock_BUFG
    SLICE_X1Y89          FDRE                                         r  nolabel_line21/Clk1Hz_reg/C
                         clock pessimism             -0.132     0.569    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.070     0.639    nolabel_line21/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.161    -0.146    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091    -0.055    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.161    -0.146    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091    -0.055    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.161    -0.146    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091    -0.055    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.161    -0.146    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091    -0.055    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 nolabel_line21/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.251ns (43.769%)  route 0.322ns (56.231%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.601     0.570    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.711 r  nolabel_line21/cnt_reg[17]/Q
                         net (fo=3, routed)           0.322     1.034    nolabel_line21/cnt_reg[17]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.079 r  nolabel_line21/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000     1.079    nolabel_line21/cnt[16]_i_4_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.144 r  nolabel_line21/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.144    nolabel_line21/cnt_reg[16]_i_1_n_6
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.874     0.702    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[17]/C
                         clock pessimism             -0.132     0.570    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     0.675    nolabel_line21/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 nolabel_line21/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.252ns (43.409%)  route 0.329ns (56.591%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.601     0.570    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.711 r  nolabel_line21/cnt_reg[18]/Q
                         net (fo=3, routed)           0.329     1.040    nolabel_line21/cnt_reg[18]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.085 r  nolabel_line21/cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     1.085    nolabel_line21/cnt[16]_i_3_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.151 r  nolabel_line21/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.151    nolabel_line21/cnt_reg[16]_i_1_n_5
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.874     0.702    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[18]/C
                         clock pessimism             -0.132     0.570    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     0.675    nolabel_line21/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 nolabel_line23/CD/n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/CD/n_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.431ns (50.412%)  route 0.424ns (49.588%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line23/CD/clk_out1
    SLICE_X0Y98          FDRE                                         r  nolabel_line23/CD/n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  nolabel_line23/CD/n_reg[0]/Q
                         net (fo=1, routed)           0.423     0.005    nolabel_line23/CD/n_reg_n_0_[0]
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     0.050 r  nolabel_line23/CD/n[0]_i_2/O
                         net (fo=1, routed)           0.000     0.050    nolabel_line23/CD/n[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.202 r  nolabel_line23/CD/n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.202    nolabel_line23/CD/n_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.241 r  nolabel_line23/CD/n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.242    nolabel_line23/CD/n_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.296 r  nolabel_line23/CD/n_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.296    nolabel_line23/CD/n_reg[8]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line23/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    nolabel_line23/CD/n_reg[8]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 nolabel_line21/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.249ns (41.986%)  route 0.344ns (58.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.601     0.570    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.711 r  nolabel_line21/cnt_reg[19]/Q
                         net (fo=3, routed)           0.344     1.055    nolabel_line21/cnt_reg[19]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.100 r  nolabel_line21/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.100    nolabel_line21/cnt[16]_i_2_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.163 r  nolabel_line21/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.163    nolabel_line21/cnt_reg[16]_i_1_n_4
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.874     0.702    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[19]/C
                         clock pessimism             -0.132     0.570    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     0.675    nolabel_line21/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 nolabel_line23/CD/n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/CD/n_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.442ns (51.041%)  route 0.424ns (48.959%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line23/CD/clk_out1
    SLICE_X0Y98          FDRE                                         r  nolabel_line23/CD/n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  nolabel_line23/CD/n_reg[0]/Q
                         net (fo=1, routed)           0.423     0.005    nolabel_line23/CD/n_reg_n_0_[0]
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     0.050 r  nolabel_line23/CD/n[0]_i_2/O
                         net (fo=1, routed)           0.000     0.050    nolabel_line23/CD/n[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.202 r  nolabel_line23/CD/n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.202    nolabel_line23/CD/n_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.241 r  nolabel_line23/CD/n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.242    nolabel_line23/CD/n_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.307 r  nolabel_line23/CD/n_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.307    nolabel_line23/CD/n_reg[8]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line23/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    nolabel_line23/CD/n_reg[10]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line20/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clock_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line20/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y89      nolabel_line21/Clk1Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y88      nolabel_line21/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y88      nolabel_line21/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      nolabel_line21/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      nolabel_line21/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      nolabel_line21/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      nolabel_line21/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      nolabel_line21/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      nolabel_line21/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      nolabel_line21/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line21/cnt_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line21/cnt_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      nolabel_line21/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line21/cnt_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line21/cnt_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      nolabel_line21/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      nolabel_line21/cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line21/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line21/cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line21/cnt_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line21/cnt_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      nolabel_line21/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      nolabel_line21/cnt_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      nolabel_line21/cnt_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      nolabel_line21/cnt_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      nolabel_line21/cnt_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      nolabel_line21/cnt_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line20/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line20/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.114ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 3.412ns (51.406%)  route 3.225ns (48.594%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.053 r  nolabel_line21/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.053    nolabel_line21/cnt_reg[28]_i_1_n_6
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[29]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.289   202.105    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.167    nolabel_line21/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        202.167    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                193.114    

Slack (MET) :             193.135ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 3.391ns (51.252%)  route 3.225ns (48.748%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.032 r  nolabel_line21/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.032    nolabel_line21/cnt_reg[28]_i_1_n_4
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[31]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.289   202.105    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.167    nolabel_line21/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        202.167    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                193.135    

Slack (MET) :             193.209ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 3.317ns (50.701%)  route 3.225ns (49.299%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.958 r  nolabel_line21/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.958    nolabel_line21/cnt_reg[28]_i_1_n_5
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[30]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.289   202.105    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.167    nolabel_line21/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        202.167    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                193.209    

Slack (MET) :             193.225ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 3.301ns (50.580%)  route 3.225ns (49.420%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.942 r  nolabel_line21/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.942    nolabel_line21/cnt_reg[28]_i_1_n_7
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[28]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.289   202.105    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.167    nolabel_line21/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        202.167    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                193.225    

Slack (MET) :             193.227ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 3.298ns (50.557%)  route 3.225ns (49.443%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.939 r  nolabel_line21/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.939    nolabel_line21/cnt_reg[24]_i_1_n_6
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[25]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.289   202.104    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.166    nolabel_line21/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        202.166    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                193.227    

Slack (MET) :             193.248ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 3.277ns (50.397%)  route 3.225ns (49.603%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.918 r  nolabel_line21/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.918    nolabel_line21/cnt_reg[24]_i_1_n_4
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[27]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.289   202.104    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.166    nolabel_line21/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        202.166    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                193.248    

Slack (MET) :             193.322ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 3.203ns (49.826%)  route 3.225ns (50.174%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.844 r  nolabel_line21/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.844    nolabel_line21/cnt_reg[24]_i_1_n_5
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[26]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.289   202.104    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.166    nolabel_line21/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        202.166    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                193.322    

Slack (MET) :             193.338ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 3.187ns (49.701%)  route 3.225ns (50.299%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.828 r  nolabel_line21/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.828    nolabel_line21/cnt_reg[24]_i_1_n_7
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[24]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.289   202.104    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.166    nolabel_line21/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        202.166    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                193.338    

Slack (MET) :             193.341ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 3.184ns (49.678%)  route 3.225ns (50.322%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.825 r  nolabel_line21/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.825    nolabel_line21/cnt_reg[20]_i_1_n_6
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[21]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.289   202.104    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.062   202.166    nolabel_line21/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        202.166    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                193.341    

Slack (MET) :             193.362ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 3.163ns (49.512%)  route 3.225ns (50.488%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.804 r  nolabel_line21/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.804    nolabel_line21/cnt_reg[20]_i_1_n_4
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[23]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.289   202.104    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.062   202.166    nolabel_line21/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        202.166    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                193.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 nolabel_line21/Clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.970%)  route 0.346ns (65.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.600     0.569    nolabel_line21/clock_BUFG
    SLICE_X1Y89          FDRE                                         r  nolabel_line21/Clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  nolabel_line21/Clk1Hz_reg/Q
                         net (fo=2, routed)           0.184     0.895    nolabel_line21/Clk1Hz
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.940 r  nolabel_line21/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.162     1.101    nolabel_line21/Clk1Hz_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  nolabel_line21/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.873     0.701    nolabel_line21/clock_BUFG
    SLICE_X1Y89          FDRE                                         r  nolabel_line21/Clk1Hz_reg/C
                         clock pessimism             -0.132     0.569    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.070     0.639    nolabel_line21/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.161    -0.146    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091    -0.055    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.161    -0.146    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091    -0.055    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.161    -0.146    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091    -0.055    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.161    -0.146    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091    -0.055    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 nolabel_line21/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.251ns (43.769%)  route 0.322ns (56.231%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.601     0.570    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.711 r  nolabel_line21/cnt_reg[17]/Q
                         net (fo=3, routed)           0.322     1.034    nolabel_line21/cnt_reg[17]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.079 r  nolabel_line21/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000     1.079    nolabel_line21/cnt[16]_i_4_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.144 r  nolabel_line21/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.144    nolabel_line21/cnt_reg[16]_i_1_n_6
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.874     0.702    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[17]/C
                         clock pessimism             -0.132     0.570    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     0.675    nolabel_line21/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 nolabel_line21/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.252ns (43.409%)  route 0.329ns (56.591%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.601     0.570    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.711 r  nolabel_line21/cnt_reg[18]/Q
                         net (fo=3, routed)           0.329     1.040    nolabel_line21/cnt_reg[18]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.085 r  nolabel_line21/cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     1.085    nolabel_line21/cnt[16]_i_3_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.151 r  nolabel_line21/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.151    nolabel_line21/cnt_reg[16]_i_1_n_5
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.874     0.702    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[18]/C
                         clock pessimism             -0.132     0.570    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     0.675    nolabel_line21/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 nolabel_line23/CD/n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/CD/n_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.431ns (50.412%)  route 0.424ns (49.588%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line23/CD/clk_out1
    SLICE_X0Y98          FDRE                                         r  nolabel_line23/CD/n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  nolabel_line23/CD/n_reg[0]/Q
                         net (fo=1, routed)           0.423     0.005    nolabel_line23/CD/n_reg_n_0_[0]
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     0.050 r  nolabel_line23/CD/n[0]_i_2/O
                         net (fo=1, routed)           0.000     0.050    nolabel_line23/CD/n[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.202 r  nolabel_line23/CD/n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.202    nolabel_line23/CD/n_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.241 r  nolabel_line23/CD/n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.242    nolabel_line23/CD/n_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.296 r  nolabel_line23/CD/n_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.296    nolabel_line23/CD/n_reg[8]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line23/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[8]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    nolabel_line23/CD/n_reg[8]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 nolabel_line21/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.249ns (41.986%)  route 0.344ns (58.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.601     0.570    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.711 r  nolabel_line21/cnt_reg[19]/Q
                         net (fo=3, routed)           0.344     1.055    nolabel_line21/cnt_reg[19]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.100 r  nolabel_line21/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.100    nolabel_line21/cnt[16]_i_2_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.163 r  nolabel_line21/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.163    nolabel_line21/cnt_reg[16]_i_1_n_4
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.874     0.702    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[19]/C
                         clock pessimism             -0.132     0.570    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     0.675    nolabel_line21/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 nolabel_line23/CD/n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/CD/n_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.442ns (51.041%)  route 0.424ns (48.959%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line23/CD/clk_out1
    SLICE_X0Y98          FDRE                                         r  nolabel_line23/CD/n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  nolabel_line23/CD/n_reg[0]/Q
                         net (fo=1, routed)           0.423     0.005    nolabel_line23/CD/n_reg_n_0_[0]
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     0.050 r  nolabel_line23/CD/n[0]_i_2/O
                         net (fo=1, routed)           0.000     0.050    nolabel_line23/CD/n[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.202 r  nolabel_line23/CD/n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.202    nolabel_line23/CD/n_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.241 r  nolabel_line23/CD/n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.242    nolabel_line23/CD/n_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.307 r  nolabel_line23/CD/n_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.307    nolabel_line23/CD/n_reg[8]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line23/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[10]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    nolabel_line23/CD/n_reg[10]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { nolabel_line20/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clock_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   nolabel_line20/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X1Y89      nolabel_line21/Clk1Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y88      nolabel_line21/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y88      nolabel_line21/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      nolabel_line21/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      nolabel_line21/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      nolabel_line21/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y89      nolabel_line21/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      nolabel_line21/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      nolabel_line21/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      nolabel_line21/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line21/cnt_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line21/cnt_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      nolabel_line21/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line21/cnt_reg[30]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      nolabel_line21/cnt_reg[31]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      nolabel_line21/cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y88      nolabel_line21/cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line21/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line21/cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line21/cnt_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y90      nolabel_line21/cnt_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y86      nolabel_line21/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      nolabel_line21/cnt_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      nolabel_line21/cnt_reg[21]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      nolabel_line21/cnt_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y91      nolabel_line21/cnt_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y92      nolabel_line21/cnt_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { nolabel_line20/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   nolabel_line20/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  nolabel_line20/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.086ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 3.412ns (51.406%)  route 3.225ns (48.594%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.053 r  nolabel_line21/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.053    nolabel_line21/cnt_reg[28]_i_1_n_6
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[29]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.318   202.077    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.139    nolabel_line21/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        202.139    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                193.086    

Slack (MET) :             193.107ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 3.391ns (51.252%)  route 3.225ns (48.748%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.032 r  nolabel_line21/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.032    nolabel_line21/cnt_reg[28]_i_1_n_4
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[31]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.318   202.077    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.139    nolabel_line21/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        202.139    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                193.107    

Slack (MET) :             193.181ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 3.317ns (50.701%)  route 3.225ns (49.299%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.958 r  nolabel_line21/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.958    nolabel_line21/cnt_reg[28]_i_1_n_5
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[30]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.318   202.077    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.139    nolabel_line21/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        202.139    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                193.181    

Slack (MET) :             193.197ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 3.301ns (50.580%)  route 3.225ns (49.420%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.942 r  nolabel_line21/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.942    nolabel_line21/cnt_reg[28]_i_1_n_7
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[28]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.318   202.077    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.139    nolabel_line21/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        202.139    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                193.197    

Slack (MET) :             193.199ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 3.298ns (50.557%)  route 3.225ns (49.443%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.939 r  nolabel_line21/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.939    nolabel_line21/cnt_reg[24]_i_1_n_6
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[25]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                193.199    

Slack (MET) :             193.220ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 3.277ns (50.397%)  route 3.225ns (49.603%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.918 r  nolabel_line21/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.918    nolabel_line21/cnt_reg[24]_i_1_n_4
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[27]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                193.220    

Slack (MET) :             193.294ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 3.203ns (49.826%)  route 3.225ns (50.174%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.844 r  nolabel_line21/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.844    nolabel_line21/cnt_reg[24]_i_1_n_5
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[26]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                193.294    

Slack (MET) :             193.310ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 3.187ns (49.701%)  route 3.225ns (50.299%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.828 r  nolabel_line21/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.828    nolabel_line21/cnt_reg[24]_i_1_n_7
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[24]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                193.310    

Slack (MET) :             193.313ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 3.184ns (49.678%)  route 3.225ns (50.322%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.825 r  nolabel_line21/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.825    nolabel_line21/cnt_reg[20]_i_1_n_6
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[21]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                193.313    

Slack (MET) :             193.334ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 3.163ns (49.512%)  route 3.225ns (50.488%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.804 r  nolabel_line21/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.804    nolabel_line21/cnt_reg[20]_i_1_n_4
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[23]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                193.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line21/Clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.970%)  route 0.346ns (65.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.600     0.569    nolabel_line21/clock_BUFG
    SLICE_X1Y89          FDRE                                         r  nolabel_line21/Clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  nolabel_line21/Clk1Hz_reg/Q
                         net (fo=2, routed)           0.184     0.895    nolabel_line21/Clk1Hz
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.940 r  nolabel_line21/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.162     1.101    nolabel_line21/Clk1Hz_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  nolabel_line21/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.873     0.701    nolabel_line21/clock_BUFG
    SLICE_X1Y89          FDRE                                         r  nolabel_line21/Clk1Hz_reg/C
                         clock pessimism             -0.132     0.569    
                         clock uncertainty            0.318     0.887    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.070     0.957    nolabel_line21/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.161    -0.146    
                         clock uncertainty            0.318     0.172    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091     0.263    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.161    -0.146    
                         clock uncertainty            0.318     0.172    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091     0.263    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.161    -0.146    
                         clock uncertainty            0.318     0.172    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091     0.263    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.161    -0.146    
                         clock uncertainty            0.318     0.172    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091     0.263    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 nolabel_line21/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.251ns (43.769%)  route 0.322ns (56.231%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.601     0.570    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.711 r  nolabel_line21/cnt_reg[17]/Q
                         net (fo=3, routed)           0.322     1.034    nolabel_line21/cnt_reg[17]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.079 r  nolabel_line21/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000     1.079    nolabel_line21/cnt[16]_i_4_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.144 r  nolabel_line21/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.144    nolabel_line21/cnt_reg[16]_i_1_n_6
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.874     0.702    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[17]/C
                         clock pessimism             -0.132     0.570    
                         clock uncertainty            0.318     0.888    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     0.993    nolabel_line21/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line21/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.252ns (43.409%)  route 0.329ns (56.591%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.601     0.570    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.711 r  nolabel_line21/cnt_reg[18]/Q
                         net (fo=3, routed)           0.329     1.040    nolabel_line21/cnt_reg[18]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.085 r  nolabel_line21/cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     1.085    nolabel_line21/cnt[16]_i_3_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.151 r  nolabel_line21/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.151    nolabel_line21/cnt_reg[16]_i_1_n_5
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.874     0.702    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[18]/C
                         clock pessimism             -0.132     0.570    
                         clock uncertainty            0.318     0.888    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     0.993    nolabel_line21/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line23/CD/n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/CD/n_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.431ns (50.412%)  route 0.424ns (49.588%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line23/CD/clk_out1
    SLICE_X0Y98          FDRE                                         r  nolabel_line23/CD/n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  nolabel_line23/CD/n_reg[0]/Q
                         net (fo=1, routed)           0.423     0.005    nolabel_line23/CD/n_reg_n_0_[0]
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     0.050 r  nolabel_line23/CD/n[0]_i_2/O
                         net (fo=1, routed)           0.000     0.050    nolabel_line23/CD/n[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.202 r  nolabel_line23/CD/n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.202    nolabel_line23/CD/n_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.241 r  nolabel_line23/CD/n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.242    nolabel_line23/CD/n_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.296 r  nolabel_line23/CD/n_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.296    nolabel_line23/CD/n_reg[8]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line23/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[8]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    nolabel_line23/CD/n_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 nolabel_line21/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.249ns (41.986%)  route 0.344ns (58.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.601     0.570    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.711 r  nolabel_line21/cnt_reg[19]/Q
                         net (fo=3, routed)           0.344     1.055    nolabel_line21/cnt_reg[19]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.100 r  nolabel_line21/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.100    nolabel_line21/cnt[16]_i_2_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.163 r  nolabel_line21/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.163    nolabel_line21/cnt_reg[16]_i_1_n_4
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.874     0.702    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[19]/C
                         clock pessimism             -0.132     0.570    
                         clock uncertainty            0.318     0.888    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     0.993    nolabel_line21/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line23/CD/n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/CD/n_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.442ns (51.041%)  route 0.424ns (48.959%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line23/CD/clk_out1
    SLICE_X0Y98          FDRE                                         r  nolabel_line23/CD/n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  nolabel_line23/CD/n_reg[0]/Q
                         net (fo=1, routed)           0.423     0.005    nolabel_line23/CD/n_reg_n_0_[0]
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     0.050 r  nolabel_line23/CD/n[0]_i_2/O
                         net (fo=1, routed)           0.000     0.050    nolabel_line23/CD/n[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.202 r  nolabel_line23/CD/n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.202    nolabel_line23/CD/n_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.241 r  nolabel_line23/CD/n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.242    nolabel_line23/CD/n_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.307 r  nolabel_line23/CD/n_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.307    nolabel_line23/CD/n_reg[8]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line23/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[10]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    nolabel_line23/CD/n_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.086ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 3.412ns (51.406%)  route 3.225ns (48.594%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.053 r  nolabel_line21/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.053    nolabel_line21/cnt_reg[28]_i_1_n_6
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[29]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.318   202.077    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.139    nolabel_line21/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        202.139    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                193.086    

Slack (MET) :             193.107ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 3.391ns (51.252%)  route 3.225ns (48.748%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.032 r  nolabel_line21/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.032    nolabel_line21/cnt_reg[28]_i_1_n_4
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[31]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.318   202.077    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.139    nolabel_line21/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        202.139    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                193.107    

Slack (MET) :             193.181ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 3.317ns (50.701%)  route 3.225ns (49.299%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.958 r  nolabel_line21/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.958    nolabel_line21/cnt_reg[28]_i_1_n_5
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[30]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.318   202.077    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.139    nolabel_line21/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                        202.139    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                193.181    

Slack (MET) :             193.197ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.526ns  (logic 3.301ns (50.580%)  route 3.225ns (49.420%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 201.455 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.719 r  nolabel_line21/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.719    nolabel_line21/cnt_reg[24]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.942 r  nolabel_line21/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.942    nolabel_line21/cnt_reg[28]_i_1_n_7
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.602   201.455    nolabel_line21/clock_BUFG
    SLICE_X0Y93          FDCE                                         r  nolabel_line21/cnt_reg[28]/C
                         clock pessimism              0.939   202.395    
                         clock uncertainty           -0.318   202.077    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.062   202.139    nolabel_line21/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        202.139    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                193.197    

Slack (MET) :             193.199ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 3.298ns (50.557%)  route 3.225ns (49.443%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.939 r  nolabel_line21/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.939    nolabel_line21/cnt_reg[24]_i_1_n_6
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[25]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                193.199    

Slack (MET) :             193.220ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.502ns  (logic 3.277ns (50.397%)  route 3.225ns (49.603%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.918 r  nolabel_line21/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.918    nolabel_line21/cnt_reg[24]_i_1_n_4
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[27]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                193.220    

Slack (MET) :             193.294ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 3.203ns (49.826%)  route 3.225ns (50.174%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.844 r  nolabel_line21/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.844    nolabel_line21/cnt_reg[24]_i_1_n_5
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[26]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                193.294    

Slack (MET) :             193.310ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 3.187ns (49.701%)  route 3.225ns (50.299%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.605 r  nolabel_line21/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.605    nolabel_line21/cnt_reg[20]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.828 r  nolabel_line21/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.828    nolabel_line21/cnt_reg[24]_i_1_n_7
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y92          FDCE                                         r  nolabel_line21/cnt_reg[24]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y92          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                193.310    

Slack (MET) :             193.313ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 3.184ns (49.678%)  route 3.225ns (50.322%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.825 r  nolabel_line21/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.825    nolabel_line21/cnt_reg[20]_i_1_n_6
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[21]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                193.313    

Slack (MET) :             193.334ns  (required time - arrival time)
  Source:                 nolabel_line21/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.388ns  (logic 3.163ns (49.512%)  route 3.225ns (50.488%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 201.454 - 200.000 ) 
    Source Clock Delay      (SCD):    2.416ns
    Clock Pessimism Removal (CPR):    0.939ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.296    -0.244    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124    -0.120 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.600    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.696 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.719     2.416    nolabel_line21/clock_BUFG
    SLICE_X0Y87          FDCE                                         r  nolabel_line21/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.456     2.872 f  nolabel_line21/cnt_reg[6]/Q
                         net (fo=2, routed)           1.421     4.292    nolabel_line21/cnt_reg[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.124     4.416 r  nolabel_line21/cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000     4.416    nolabel_line21/cnt1_carry_i_7_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.966 r  nolabel_line21/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.966    nolabel_line21/cnt1_carry_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  nolabel_line21/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.080    nolabel_line21/cnt1_carry__0_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  nolabel_line21/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.194    nolabel_line21/cnt1_carry__1_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.351 r  nolabel_line21/cnt1_carry__2/CO[1]
                         net (fo=34, routed)          1.805     7.156    nolabel_line21/cnt1_carry__2_n_2
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.329     7.485 r  nolabel_line21/cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     7.485    nolabel_line21/cnt[0]_i_4_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.035 r  nolabel_line21/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.035    nolabel_line21/cnt_reg[0]_i_1_n_0
    SLICE_X0Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.149 r  nolabel_line21/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.149    nolabel_line21/cnt_reg[4]_i_1_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.263 r  nolabel_line21/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.263    nolabel_line21/cnt_reg[8]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.377 r  nolabel_line21/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    nolabel_line21/cnt_reg[12]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.491 r  nolabel_line21/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.491    nolabel_line21/cnt_reg[16]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.804 r  nolabel_line21/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.804    nolabel_line21/cnt_reg[20]_i_1_n_4
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000   200.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          2.044   199.024    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100   199.124 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   199.762    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   199.853 r  clock_BUFG_inst/O
                         net (fo=33, routed)          1.601   201.454    nolabel_line21/clock_BUFG
    SLICE_X0Y91          FDCE                                         r  nolabel_line21/cnt_reg[23]/C
                         clock pessimism              0.939   202.394    
                         clock uncertainty           -0.318   202.076    
    SLICE_X0Y91          FDCE (Setup_fdce_C_D)        0.062   202.138    nolabel_line21/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        202.138    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                193.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line21/Clk1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/Clk1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.970%)  route 0.346ns (65.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.600     0.569    nolabel_line21/clock_BUFG
    SLICE_X1Y89          FDRE                                         r  nolabel_line21/Clk1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  nolabel_line21/Clk1Hz_reg/Q
                         net (fo=2, routed)           0.184     0.895    nolabel_line21/Clk1Hz
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.045     0.940 r  nolabel_line21/Clk1Hz_i_1/O
                         net (fo=1, routed)           0.162     1.101    nolabel_line21/Clk1Hz_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  nolabel_line21/Clk1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.873     0.701    nolabel_line21/clock_BUFG
    SLICE_X1Y89          FDRE                                         r  nolabel_line21/Clk1Hz_reg/C
                         clock pessimism             -0.132     0.569    
                         clock uncertainty            0.318     0.887    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.070     0.957    nolabel_line21/Clk1Hz_reg
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.161    -0.146    
                         clock uncertainty            0.318     0.172    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091     0.263    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.161    -0.146    
                         clock uncertainty            0.318     0.172    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091     0.263    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.161    -0.146    
                         clock uncertainty            0.318     0.172    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091     0.263    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.275ns (49.441%)  route 0.281ns (50.559%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.146ns
    Clock Pessimism Removal (CPR):    -0.161ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.744    -0.419    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.046    -0.373 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.228    -0.146    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.230     0.084 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=9, routed)           0.109     0.193    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/Q[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I2_O)        0.045     0.238 r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count/O
                         net (fo=4, routed)           0.173     0.410    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.048    -0.625    nolabel_line21/clk_out1
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.057    -0.568 r  nolabel_line21/nolabel_line11_i_1/O
                         net (fo=9, routed)           0.261    -0.307    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X2Y88          FDRE                                         r  nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.161    -0.146    
                         clock uncertainty            0.318     0.172    
    SLICE_X2Y88          FDRE (Hold_fdre_C_R)         0.091     0.263    nolabel_line22/nolabel_line12/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.410    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 nolabel_line21/cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.251ns (43.769%)  route 0.322ns (56.231%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.601     0.570    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.711 r  nolabel_line21/cnt_reg[17]/Q
                         net (fo=3, routed)           0.322     1.034    nolabel_line21/cnt_reg[17]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.079 r  nolabel_line21/cnt[16]_i_4/O
                         net (fo=1, routed)           0.000     1.079    nolabel_line21/cnt[16]_i_4_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.144 r  nolabel_line21/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.144    nolabel_line21/cnt_reg[16]_i_1_n_6
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.874     0.702    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[17]/C
                         clock pessimism             -0.132     0.570    
                         clock uncertainty            0.318     0.888    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     0.993    nolabel_line21/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 nolabel_line21/cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.252ns (43.409%)  route 0.329ns (56.591%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.601     0.570    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.711 r  nolabel_line21/cnt_reg[18]/Q
                         net (fo=3, routed)           0.329     1.040    nolabel_line21/cnt_reg[18]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.085 r  nolabel_line21/cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     1.085    nolabel_line21/cnt[16]_i_3_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.151 r  nolabel_line21/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.151    nolabel_line21/cnt_reg[16]_i_1_n_5
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.874     0.702    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[18]/C
                         clock pessimism             -0.132     0.570    
                         clock uncertainty            0.318     0.888    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     0.993    nolabel_line21/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line23/CD/n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/CD/n_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.431ns (50.412%)  route 0.424ns (49.588%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line23/CD/clk_out1
    SLICE_X0Y98          FDRE                                         r  nolabel_line23/CD/n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  nolabel_line23/CD/n_reg[0]/Q
                         net (fo=1, routed)           0.423     0.005    nolabel_line23/CD/n_reg_n_0_[0]
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     0.050 r  nolabel_line23/CD/n[0]_i_2/O
                         net (fo=1, routed)           0.000     0.050    nolabel_line23/CD/n[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.202 r  nolabel_line23/CD/n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.202    nolabel_line23/CD/n_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.241 r  nolabel_line23/CD/n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.242    nolabel_line23/CD/n_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.296 r  nolabel_line23/CD/n_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.296    nolabel_line23/CD/n_reg[8]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line23/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[8]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    nolabel_line23/CD/n_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 nolabel_line21/cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line21/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.249ns (41.986%)  route 0.344ns (58.014%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.702ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.797    -0.367    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.322 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.056    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.030 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.601     0.570    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     0.711 r  nolabel_line21/cnt_reg[19]/Q
                         net (fo=3, routed)           0.344     1.055    nolabel_line21/cnt_reg[19]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.100 r  nolabel_line21/cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.100    nolabel_line21/cnt[16]_i_2_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.163 r  nolabel_line21/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.163    nolabel_line21/cnt_reg[16]_i_1_n_4
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          1.118    -0.555    Clk5MHz
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.499 r  clock_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.200    clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.171 r  clock_BUFG_inst/O
                         net (fo=33, routed)          0.874     0.702    nolabel_line21/clock_BUFG
    SLICE_X0Y90          FDCE                                         r  nolabel_line21/cnt_reg[19]/C
                         clock pessimism             -0.132     0.570    
                         clock uncertainty            0.318     0.888    
    SLICE_X0Y90          FDCE (Hold_fdce_C_D)         0.105     0.993    nolabel_line21/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 nolabel_line23/CD/n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            nolabel_line23/CD/n_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.442ns (51.041%)  route 0.424ns (48.959%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.605    -0.559    nolabel_line23/CD/clk_out1
    SLICE_X0Y98          FDRE                                         r  nolabel_line23/CD/n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  nolabel_line23/CD/n_reg[0]/Q
                         net (fo=1, routed)           0.423     0.005    nolabel_line23/CD/n_reg_n_0_[0]
    SLICE_X0Y98          LUT1 (Prop_lut1_I0_O)        0.045     0.050 r  nolabel_line23/CD/n[0]_i_2/O
                         net (fo=1, routed)           0.000     0.050    nolabel_line23/CD/n[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.202 r  nolabel_line23/CD/n_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.202    nolabel_line23/CD/n_reg[0]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.241 r  nolabel_line23/CD/n_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.242    nolabel_line23/CD/n_reg[4]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.307 r  nolabel_line23/CD/n_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.307    nolabel_line23/CD/n_reg[8]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk100MHz (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line20/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  nolabel_line20/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    nolabel_line20/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  nolabel_line20/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    nolabel_line20/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  nolabel_line20/inst/clkout1_buf/O
                         net (fo=35, routed)          0.872    -0.801    nolabel_line23/CD/clk_out1
    SLICE_X0Y100         FDRE                                         r  nolabel_line23/CD/n_reg[10]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.318     0.025    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     0.130    nolabel_line23/CD/n_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.176    





