
hot_garbage.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009640  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000200  080097d0  080097d0  000197d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099d0  080099d0  00020420  2**0
                  CONTENTS
  4 .ARM          00000008  080099d0  080099d0  000199d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099d8  080099d8  00020420  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099d8  080099d8  000199d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099dc  080099dc  000199dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000420  20000000  080099e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c90  20000420  08009e00  00020420  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200020b0  08009e00  000220b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020420  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016758  00000000  00000000  00020450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bd4  00000000  00000000  00036ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d8  00000000  00000000  0003a780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001140  00000000  00000000  0003ba58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025f02  00000000  00000000  0003cb98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000177d0  00000000  00000000  00062a9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d73b8  00000000  00000000  0007a26a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00151622  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052b8  00000000  00000000  00151674  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000420 	.word	0x20000420
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080097b8 	.word	0x080097b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000424 	.word	0x20000424
 80001cc:	080097b8 	.word	0x080097b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b974 	b.w	8000dac <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	4604      	mov	r4, r0
 8000ae4:	468e      	mov	lr, r1
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d14d      	bne.n	8000b86 <__udivmoddi4+0xaa>
 8000aea:	428a      	cmp	r2, r1
 8000aec:	4694      	mov	ip, r2
 8000aee:	d969      	bls.n	8000bc4 <__udivmoddi4+0xe8>
 8000af0:	fab2 f282 	clz	r2, r2
 8000af4:	b152      	cbz	r2, 8000b0c <__udivmoddi4+0x30>
 8000af6:	fa01 f302 	lsl.w	r3, r1, r2
 8000afa:	f1c2 0120 	rsb	r1, r2, #32
 8000afe:	fa20 f101 	lsr.w	r1, r0, r1
 8000b02:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b06:	ea41 0e03 	orr.w	lr, r1, r3
 8000b0a:	4094      	lsls	r4, r2
 8000b0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b10:	0c21      	lsrs	r1, r4, #16
 8000b12:	fbbe f6f8 	udiv	r6, lr, r8
 8000b16:	fa1f f78c 	uxth.w	r7, ip
 8000b1a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b1e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b22:	fb06 f107 	mul.w	r1, r6, r7
 8000b26:	4299      	cmp	r1, r3
 8000b28:	d90a      	bls.n	8000b40 <__udivmoddi4+0x64>
 8000b2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b2e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b32:	f080 811f 	bcs.w	8000d74 <__udivmoddi4+0x298>
 8000b36:	4299      	cmp	r1, r3
 8000b38:	f240 811c 	bls.w	8000d74 <__udivmoddi4+0x298>
 8000b3c:	3e02      	subs	r6, #2
 8000b3e:	4463      	add	r3, ip
 8000b40:	1a5b      	subs	r3, r3, r1
 8000b42:	b2a4      	uxth	r4, r4
 8000b44:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b48:	fb08 3310 	mls	r3, r8, r0, r3
 8000b4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b50:	fb00 f707 	mul.w	r7, r0, r7
 8000b54:	42a7      	cmp	r7, r4
 8000b56:	d90a      	bls.n	8000b6e <__udivmoddi4+0x92>
 8000b58:	eb1c 0404 	adds.w	r4, ip, r4
 8000b5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b60:	f080 810a 	bcs.w	8000d78 <__udivmoddi4+0x29c>
 8000b64:	42a7      	cmp	r7, r4
 8000b66:	f240 8107 	bls.w	8000d78 <__udivmoddi4+0x29c>
 8000b6a:	4464      	add	r4, ip
 8000b6c:	3802      	subs	r0, #2
 8000b6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b72:	1be4      	subs	r4, r4, r7
 8000b74:	2600      	movs	r6, #0
 8000b76:	b11d      	cbz	r5, 8000b80 <__udivmoddi4+0xa4>
 8000b78:	40d4      	lsrs	r4, r2
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b80:	4631      	mov	r1, r6
 8000b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b86:	428b      	cmp	r3, r1
 8000b88:	d909      	bls.n	8000b9e <__udivmoddi4+0xc2>
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	f000 80ef 	beq.w	8000d6e <__udivmoddi4+0x292>
 8000b90:	2600      	movs	r6, #0
 8000b92:	e9c5 0100 	strd	r0, r1, [r5]
 8000b96:	4630      	mov	r0, r6
 8000b98:	4631      	mov	r1, r6
 8000b9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9e:	fab3 f683 	clz	r6, r3
 8000ba2:	2e00      	cmp	r6, #0
 8000ba4:	d14a      	bne.n	8000c3c <__udivmoddi4+0x160>
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d302      	bcc.n	8000bb0 <__udivmoddi4+0xd4>
 8000baa:	4282      	cmp	r2, r0
 8000bac:	f200 80f9 	bhi.w	8000da2 <__udivmoddi4+0x2c6>
 8000bb0:	1a84      	subs	r4, r0, r2
 8000bb2:	eb61 0303 	sbc.w	r3, r1, r3
 8000bb6:	2001      	movs	r0, #1
 8000bb8:	469e      	mov	lr, r3
 8000bba:	2d00      	cmp	r5, #0
 8000bbc:	d0e0      	beq.n	8000b80 <__udivmoddi4+0xa4>
 8000bbe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bc2:	e7dd      	b.n	8000b80 <__udivmoddi4+0xa4>
 8000bc4:	b902      	cbnz	r2, 8000bc8 <__udivmoddi4+0xec>
 8000bc6:	deff      	udf	#255	; 0xff
 8000bc8:	fab2 f282 	clz	r2, r2
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	f040 8092 	bne.w	8000cf6 <__udivmoddi4+0x21a>
 8000bd2:	eba1 010c 	sub.w	r1, r1, ip
 8000bd6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bda:	fa1f fe8c 	uxth.w	lr, ip
 8000bde:	2601      	movs	r6, #1
 8000be0:	0c20      	lsrs	r0, r4, #16
 8000be2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000be6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bea:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bee:	fb0e f003 	mul.w	r0, lr, r3
 8000bf2:	4288      	cmp	r0, r1
 8000bf4:	d908      	bls.n	8000c08 <__udivmoddi4+0x12c>
 8000bf6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bfa:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bfe:	d202      	bcs.n	8000c06 <__udivmoddi4+0x12a>
 8000c00:	4288      	cmp	r0, r1
 8000c02:	f200 80cb 	bhi.w	8000d9c <__udivmoddi4+0x2c0>
 8000c06:	4643      	mov	r3, r8
 8000c08:	1a09      	subs	r1, r1, r0
 8000c0a:	b2a4      	uxth	r4, r4
 8000c0c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c10:	fb07 1110 	mls	r1, r7, r0, r1
 8000c14:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c18:	fb0e fe00 	mul.w	lr, lr, r0
 8000c1c:	45a6      	cmp	lr, r4
 8000c1e:	d908      	bls.n	8000c32 <__udivmoddi4+0x156>
 8000c20:	eb1c 0404 	adds.w	r4, ip, r4
 8000c24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c28:	d202      	bcs.n	8000c30 <__udivmoddi4+0x154>
 8000c2a:	45a6      	cmp	lr, r4
 8000c2c:	f200 80bb 	bhi.w	8000da6 <__udivmoddi4+0x2ca>
 8000c30:	4608      	mov	r0, r1
 8000c32:	eba4 040e 	sub.w	r4, r4, lr
 8000c36:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c3a:	e79c      	b.n	8000b76 <__udivmoddi4+0x9a>
 8000c3c:	f1c6 0720 	rsb	r7, r6, #32
 8000c40:	40b3      	lsls	r3, r6
 8000c42:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c46:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c4a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c4e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c52:	431c      	orrs	r4, r3
 8000c54:	40f9      	lsrs	r1, r7
 8000c56:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c5a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c5e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c62:	0c20      	lsrs	r0, r4, #16
 8000c64:	fa1f fe8c 	uxth.w	lr, ip
 8000c68:	fb09 1118 	mls	r1, r9, r8, r1
 8000c6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c70:	fb08 f00e 	mul.w	r0, r8, lr
 8000c74:	4288      	cmp	r0, r1
 8000c76:	fa02 f206 	lsl.w	r2, r2, r6
 8000c7a:	d90b      	bls.n	8000c94 <__udivmoddi4+0x1b8>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c84:	f080 8088 	bcs.w	8000d98 <__udivmoddi4+0x2bc>
 8000c88:	4288      	cmp	r0, r1
 8000c8a:	f240 8085 	bls.w	8000d98 <__udivmoddi4+0x2bc>
 8000c8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c92:	4461      	add	r1, ip
 8000c94:	1a09      	subs	r1, r1, r0
 8000c96:	b2a4      	uxth	r4, r4
 8000c98:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c9c:	fb09 1110 	mls	r1, r9, r0, r1
 8000ca0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ca4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ca8:	458e      	cmp	lr, r1
 8000caa:	d908      	bls.n	8000cbe <__udivmoddi4+0x1e2>
 8000cac:	eb1c 0101 	adds.w	r1, ip, r1
 8000cb0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cb4:	d26c      	bcs.n	8000d90 <__udivmoddi4+0x2b4>
 8000cb6:	458e      	cmp	lr, r1
 8000cb8:	d96a      	bls.n	8000d90 <__udivmoddi4+0x2b4>
 8000cba:	3802      	subs	r0, #2
 8000cbc:	4461      	add	r1, ip
 8000cbe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cc2:	fba0 9402 	umull	r9, r4, r0, r2
 8000cc6:	eba1 010e 	sub.w	r1, r1, lr
 8000cca:	42a1      	cmp	r1, r4
 8000ccc:	46c8      	mov	r8, r9
 8000cce:	46a6      	mov	lr, r4
 8000cd0:	d356      	bcc.n	8000d80 <__udivmoddi4+0x2a4>
 8000cd2:	d053      	beq.n	8000d7c <__udivmoddi4+0x2a0>
 8000cd4:	b15d      	cbz	r5, 8000cee <__udivmoddi4+0x212>
 8000cd6:	ebb3 0208 	subs.w	r2, r3, r8
 8000cda:	eb61 010e 	sbc.w	r1, r1, lr
 8000cde:	fa01 f707 	lsl.w	r7, r1, r7
 8000ce2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ce6:	40f1      	lsrs	r1, r6
 8000ce8:	431f      	orrs	r7, r3
 8000cea:	e9c5 7100 	strd	r7, r1, [r5]
 8000cee:	2600      	movs	r6, #0
 8000cf0:	4631      	mov	r1, r6
 8000cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf6:	f1c2 0320 	rsb	r3, r2, #32
 8000cfa:	40d8      	lsrs	r0, r3
 8000cfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d00:	fa21 f303 	lsr.w	r3, r1, r3
 8000d04:	4091      	lsls	r1, r2
 8000d06:	4301      	orrs	r1, r0
 8000d08:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0c:	fa1f fe8c 	uxth.w	lr, ip
 8000d10:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d14:	fb07 3610 	mls	r6, r7, r0, r3
 8000d18:	0c0b      	lsrs	r3, r1, #16
 8000d1a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d1e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d22:	429e      	cmp	r6, r3
 8000d24:	fa04 f402 	lsl.w	r4, r4, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x260>
 8000d2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d2e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d32:	d22f      	bcs.n	8000d94 <__udivmoddi4+0x2b8>
 8000d34:	429e      	cmp	r6, r3
 8000d36:	d92d      	bls.n	8000d94 <__udivmoddi4+0x2b8>
 8000d38:	3802      	subs	r0, #2
 8000d3a:	4463      	add	r3, ip
 8000d3c:	1b9b      	subs	r3, r3, r6
 8000d3e:	b289      	uxth	r1, r1
 8000d40:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d44:	fb07 3316 	mls	r3, r7, r6, r3
 8000d48:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d4c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d50:	428b      	cmp	r3, r1
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x28a>
 8000d54:	eb1c 0101 	adds.w	r1, ip, r1
 8000d58:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d5c:	d216      	bcs.n	8000d8c <__udivmoddi4+0x2b0>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d914      	bls.n	8000d8c <__udivmoddi4+0x2b0>
 8000d62:	3e02      	subs	r6, #2
 8000d64:	4461      	add	r1, ip
 8000d66:	1ac9      	subs	r1, r1, r3
 8000d68:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d6c:	e738      	b.n	8000be0 <__udivmoddi4+0x104>
 8000d6e:	462e      	mov	r6, r5
 8000d70:	4628      	mov	r0, r5
 8000d72:	e705      	b.n	8000b80 <__udivmoddi4+0xa4>
 8000d74:	4606      	mov	r6, r0
 8000d76:	e6e3      	b.n	8000b40 <__udivmoddi4+0x64>
 8000d78:	4618      	mov	r0, r3
 8000d7a:	e6f8      	b.n	8000b6e <__udivmoddi4+0x92>
 8000d7c:	454b      	cmp	r3, r9
 8000d7e:	d2a9      	bcs.n	8000cd4 <__udivmoddi4+0x1f8>
 8000d80:	ebb9 0802 	subs.w	r8, r9, r2
 8000d84:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d88:	3801      	subs	r0, #1
 8000d8a:	e7a3      	b.n	8000cd4 <__udivmoddi4+0x1f8>
 8000d8c:	4646      	mov	r6, r8
 8000d8e:	e7ea      	b.n	8000d66 <__udivmoddi4+0x28a>
 8000d90:	4620      	mov	r0, r4
 8000d92:	e794      	b.n	8000cbe <__udivmoddi4+0x1e2>
 8000d94:	4640      	mov	r0, r8
 8000d96:	e7d1      	b.n	8000d3c <__udivmoddi4+0x260>
 8000d98:	46d0      	mov	r8, sl
 8000d9a:	e77b      	b.n	8000c94 <__udivmoddi4+0x1b8>
 8000d9c:	3b02      	subs	r3, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	e732      	b.n	8000c08 <__udivmoddi4+0x12c>
 8000da2:	4630      	mov	r0, r6
 8000da4:	e709      	b.n	8000bba <__udivmoddi4+0xde>
 8000da6:	4464      	add	r4, ip
 8000da8:	3802      	subs	r0, #2
 8000daa:	e742      	b.n	8000c32 <__udivmoddi4+0x156>

08000dac <__aeabi_idiv0>:
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop

08000db0 <H100spindleFWD>:
{
	DEVICE_ADDRESS = 0x01, TIMEOUT = 1000, NUM_RETRIES = 3
};

int H100spindleFWD(UART_HandleTypeDef *uart)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af02      	add	r7, sp, #8
 8000db6:	6078      	str	r0, [r7, #4]
	//modBusWrSingle(uart, DEVICE_ADDRESS, 0x122, 0x01, TIMEOUT, NUM_RETRIES);

	//TODO see if 0x8000 works
	modBusWrSingle(uart, DEVICE_ADDRESS, 0x8122, 0x01, TIMEOUT, NUM_RETRIES);
 8000db8:	2303      	movs	r3, #3
 8000dba:	9301      	str	r3, [sp, #4]
 8000dbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dc0:	9300      	str	r3, [sp, #0]
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	f248 1222 	movw	r2, #33058	; 0x8122
 8000dc8:	2101      	movs	r1, #1
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f000 f8ba 	bl	8000f44 <modBusWrSingle>

	return 0;
 8000dd0:	2300      	movs	r3, #0
}
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <H100spindleOFF>:

int H100spindleOFF(UART_HandleTypeDef *uart)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b084      	sub	sp, #16
 8000dde:	af02      	add	r7, sp, #8
 8000de0:	6078      	str	r0, [r7, #4]
	//modBusWrSingle(uart, DEVICE_ADDRESS, 0x122, 0x10, TIMEOUT, NUM_RETRIES);

	modBusWrSingle(uart, DEVICE_ADDRESS, 0x8122, 0x10, TIMEOUT, NUM_RETRIES);
 8000de2:	2303      	movs	r3, #3
 8000de4:	9301      	str	r3, [sp, #4]
 8000de6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dea:	9300      	str	r3, [sp, #0]
 8000dec:	2310      	movs	r3, #16
 8000dee:	f248 1222 	movw	r2, #33058	; 0x8122
 8000df2:	2101      	movs	r1, #1
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f000 f8a5 	bl	8000f44 <modBusWrSingle>

	return 0;
 8000dfa:	2300      	movs	r3, #0
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	0000      	movs	r0, r0
	...

08000e08 <H100SetRPM>:

int H100SetRPM(UART_HandleTypeDef *uart, int RPM)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b086      	sub	sp, #24
 8000e0c:	af02      	add	r7, sp, #8
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]

	/*
	 * The data field controls the % of max frequency
	 * For example, 0x9C40 = 40,000 = 40% = 160Hz for a 400Hz motor and 320Hz for a 800Hz motor
	 */
	float percentRPM = RPM / 24000.0; //max RPM = 24000
 8000e12:	6838      	ldr	r0, [r7, #0]
 8000e14:	f7ff fb7e 	bl	8000514 <__aeabi_i2d>
 8000e18:	a316      	add	r3, pc, #88	; (adr r3, 8000e74 <H100SetRPM+0x6c>)
 8000e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e1e:	f7ff fd0d 	bl	800083c <__aeabi_ddiv>
 8000e22:	4602      	mov	r2, r0
 8000e24:	460b      	mov	r3, r1
 8000e26:	4610      	mov	r0, r2
 8000e28:	4619      	mov	r1, r3
 8000e2a:	f7ff fdef 	bl	8000a0c <__aeabi_d2f>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	60fb      	str	r3, [r7, #12]
	uint16_t RPM_data= (int)(percentRPM * 100000); //convert to H100 format
 8000e32:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e36:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8000e70 <H100SetRPM+0x68>
 8000e3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000e42:	ee17 3a90 	vmov	r3, s15
 8000e46:	817b      	strh	r3, [r7, #10]

	//uint8_t testBuff[5];
	//testBuff[0] = RPM_data >> 8;..
	//CDC_Transmit_FS(testBuff, 2);

	modBusWrSingle(uart, DEVICE_ADDRESS, 0x8121, RPM_data, TIMEOUT, NUM_RETRIES);
 8000e48:	897b      	ldrh	r3, [r7, #10]
 8000e4a:	2203      	movs	r2, #3
 8000e4c:	9201      	str	r2, [sp, #4]
 8000e4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000e52:	9200      	str	r2, [sp, #0]
 8000e54:	f248 1221 	movw	r2, #33057	; 0x8121
 8000e58:	2101      	movs	r1, #1
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f000 f872 	bl	8000f44 <modBusWrSingle>

	return 0;
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3710      	adds	r7, #16
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	f3af 8000 	nop.w
 8000e70:	47c35000 	.word	0x47c35000
 8000e74:	00000000 	.word	0x00000000
 8000e78:	40d77000 	.word	0x40d77000

08000e7c <crc16>:

static uint8_t modbusCRC[2] =
{ 0 };

static void crc16(unsigned char *buffer, unsigned short buffer_length)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	460b      	mov	r3, r1
 8000e86:	807b      	strh	r3, [r7, #2]
	unsigned char crc_hi = 0xFF; /* high CRC byte initialized */
 8000e88:	23ff      	movs	r3, #255	; 0xff
 8000e8a:	73fb      	strb	r3, [r7, #15]
	unsigned char crc_lo = 0xFF; /* low CRC byte initialized */
 8000e8c:	23ff      	movs	r3, #255	; 0xff
 8000e8e:	73bb      	strb	r3, [r7, #14]
	unsigned int i; /* will index into CRC lookup */

	/* pass through message buffer */
	while (buffer_length--)
 8000e90:	e013      	b.n	8000eba <crc16+0x3e>
	{
		i = crc_hi ^ *buffer++; /* calculate the CRC  */
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	1c5a      	adds	r2, r3, #1
 8000e96:	607a      	str	r2, [r7, #4]
 8000e98:	781a      	ldrb	r2, [r3, #0]
 8000e9a:	7bfb      	ldrb	r3, [r7, #15]
 8000e9c:	4053      	eors	r3, r2
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	60bb      	str	r3, [r7, #8]
		crc_hi = crc_lo ^ table_crc_hi[i];
 8000ea2:	4a0e      	ldr	r2, [pc, #56]	; (8000edc <crc16+0x60>)
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	4413      	add	r3, r2
 8000ea8:	781a      	ldrb	r2, [r3, #0]
 8000eaa:	7bbb      	ldrb	r3, [r7, #14]
 8000eac:	4053      	eors	r3, r2
 8000eae:	73fb      	strb	r3, [r7, #15]
		crc_lo = table_crc_lo[i];
 8000eb0:	4a0b      	ldr	r2, [pc, #44]	; (8000ee0 <crc16+0x64>)
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	73bb      	strb	r3, [r7, #14]
	while (buffer_length--)
 8000eba:	887b      	ldrh	r3, [r7, #2]
 8000ebc:	1e5a      	subs	r2, r3, #1
 8000ebe:	807a      	strh	r2, [r7, #2]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d1e6      	bne.n	8000e92 <crc16+0x16>
	}
//
//	modbusCRC[1] = crc_hi;
//	modbusCRC[0] = crc_lo;

	modbusCRC[0] = crc_hi;
 8000ec4:	4a07      	ldr	r2, [pc, #28]	; (8000ee4 <crc16+0x68>)
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
 8000ec8:	7013      	strb	r3, [r2, #0]
	modbusCRC[1] = crc_lo;
 8000eca:	4a06      	ldr	r2, [pc, #24]	; (8000ee4 <crc16+0x68>)
 8000ecc:	7bbb      	ldrb	r3, [r7, #14]
 8000ece:	7053      	strb	r3, [r2, #1]
}
 8000ed0:	bf00      	nop
 8000ed2:	3714      	adds	r7, #20
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	20000000 	.word	0x20000000
 8000ee0:	20000100 	.word	0x20000100
 8000ee4:	2000043c 	.word	0x2000043c

08000ee8 <modBusTransmit>:

int modBusTransmit(UART_HandleTypeDef *uart, uint8_t *data, uint32_t timeout)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b09e      	sub	sp, #120	; 0x78
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
	uint8_t uselessData[100];
	while (HAL_UART_Receive(uart, uselessData, 1, 1) != HAL_TIMEOUT)
 8000ef4:	bf00      	nop
 8000ef6:	f107 0114 	add.w	r1, r7, #20
 8000efa:	2301      	movs	r3, #1
 8000efc:	2201      	movs	r2, #1
 8000efe:	68f8      	ldr	r0, [r7, #12]
 8000f00:	f003 fefa 	bl	8004cf8 <HAL_UART_Receive>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b03      	cmp	r3, #3
 8000f08:	d1f5      	bne.n	8000ef6 <modBusTransmit+0xe>
	{
		//dump serial rx buffer of any leftover/unexpected data
	}

	//VFD runs at 19200 baud or 1.2KB/s --- 8 bytes takes ~5ms
	HAL_GPIO_WritePin(RS485EN_GPIO_Port, RS485EN_Pin, 1);
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	2102      	movs	r1, #2
 8000f0e:	480c      	ldr	r0, [pc, #48]	; (8000f40 <modBusTransmit+0x58>)
 8000f10:	f001 ff58 	bl	8002dc4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f14:	2001      	movs	r0, #1
 8000f16:	f001 f90b 	bl	8002130 <HAL_Delay>
	//blocking transmit 15ms timeout
	HAL_UART_Transmit(uart, data, 8, 15);
 8000f1a:	230f      	movs	r3, #15
 8000f1c:	2208      	movs	r2, #8
 8000f1e:	68b9      	ldr	r1, [r7, #8]
 8000f20:	68f8      	ldr	r0, [r7, #12]
 8000f22:	f003 fe57 	bl	8004bd4 <HAL_UART_Transmit>
	HAL_GPIO_WritePin(RS485EN_GPIO_Port, RS485EN_Pin, 0);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2102      	movs	r1, #2
 8000f2a:	4805      	ldr	r0, [pc, #20]	; (8000f40 <modBusTransmit+0x58>)
 8000f2c:	f001 ff4a 	bl	8002dc4 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000f30:	2001      	movs	r0, #1
 8000f32:	f001 f8fd 	bl	8002130 <HAL_Delay>
	return 0;
 8000f36:	2300      	movs	r3, #0
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	3778      	adds	r7, #120	; 0x78
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	40020400 	.word	0x40020400

08000f44 <modBusWrSingle>:
 * deviceAddr
 */
int modBusWrSingle(UART_HandleTypeDef *uart, uint8_t deviceAddr,
		uint16_t registerAddr, uint16_t data, uint32_t timeout,
		uint8_t maxRetries)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b08c      	sub	sp, #48	; 0x30
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	4608      	mov	r0, r1
 8000f4e:	4611      	mov	r1, r2
 8000f50:	461a      	mov	r2, r3
 8000f52:	4603      	mov	r3, r0
 8000f54:	72fb      	strb	r3, [r7, #11]
 8000f56:	460b      	mov	r3, r1
 8000f58:	813b      	strh	r3, [r7, #8]
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	80fb      	strh	r3, [r7, #6]
	// Create a buffer to hold the Modbus message
	uint8_t message[8];

	// Set the Modbus function code for a single register write
	message[0] = deviceAddr;
 8000f5e:	7afb      	ldrb	r3, [r7, #11]
 8000f60:	763b      	strb	r3, [r7, #24]
	message[1] = 0x06;
 8000f62:	2306      	movs	r3, #6
 8000f64:	767b      	strb	r3, [r7, #25]

	// Encode the register address and data in big-endian format
	message[2] = (registerAddr >> 8) & 0xFF;
 8000f66:	893b      	ldrh	r3, [r7, #8]
 8000f68:	0a1b      	lsrs	r3, r3, #8
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	76bb      	strb	r3, [r7, #26]
	message[3] = registerAddr & 0xFF;
 8000f70:	893b      	ldrh	r3, [r7, #8]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	76fb      	strb	r3, [r7, #27]
	message[4] = (data >> 8) & 0xFF;
 8000f76:	88fb      	ldrh	r3, [r7, #6]
 8000f78:	0a1b      	lsrs	r3, r3, #8
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	773b      	strb	r3, [r7, #28]
	message[5] = data & 0xFF;
 8000f80:	88fb      	ldrh	r3, [r7, #6]
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	777b      	strb	r3, [r7, #29]

	uint16_t crc = 0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	847b      	strh	r3, [r7, #34]	; 0x22
	//might be broken
	//message[7] = (crc >> 8) & 0xFF;
	//message[6] = crc & 0xFF;

	// Calculate the 16-bit Modbus RTU CRC for the message
	crc16(message, 6);
 8000f8a:	f107 0318 	add.w	r3, r7, #24
 8000f8e:	2106      	movs	r1, #6
 8000f90:	4618      	mov	r0, r3
 8000f92:	f7ff ff73 	bl	8000e7c <crc16>
	//might be broken
	//message[7] = (crc >> 8) & 0xFF;
	//message[6] = crc & 0xFF;

	//Lut version
	message[6] = modbusCRC[0];
 8000f96:	4b22      	ldr	r3, [pc, #136]	; (8001020 <modBusWrSingle+0xdc>)
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	77bb      	strb	r3, [r7, #30]
	message[7] = modbusCRC[1];
 8000f9c:	4b20      	ldr	r3, [pc, #128]	; (8001020 <modBusWrSingle+0xdc>)
 8000f9e:	785b      	ldrb	r3, [r3, #1]
 8000fa0:	77fb      	strb	r3, [r7, #31]
//		{
//			return MODBUS_TIMEOUT;
//		}
//	} while (!success || numTries <= maxRetries);

	int messageCorrupt = 0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	62fb      	str	r3, [r7, #44]	; 0x2c

	for (int i = 0; i < maxRetries; ++i)
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	62bb      	str	r3, [r7, #40]	; 0x28
 8000faa:	e02e      	b.n	800100a <modBusWrSingle+0xc6>
	{
		modBusTransmit(uart, message, MODBUS_TX_TIMEOUT);
 8000fac:	f107 0318 	add.w	r3, r7, #24
 8000fb0:	2232      	movs	r2, #50	; 0x32
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	68f8      	ldr	r0, [r7, #12]
 8000fb6:	f7ff ff97 	bl	8000ee8 <modBusTransmit>
		HAL_UART_Receive(uart, rxMsg, 8, MODBUS_RX_TIMEOUT);
 8000fba:	f107 0110 	add.w	r1, r7, #16
 8000fbe:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8000fc2:	2208      	movs	r2, #8
 8000fc4:	68f8      	ldr	r0, [r7, #12]
 8000fc6:	f003 fe97 	bl	8004cf8 <HAL_UART_Receive>

		for (int j = 0; j < 8; ++j)
 8000fca:	2300      	movs	r3, #0
 8000fcc:	627b      	str	r3, [r7, #36]	; 0x24
 8000fce:	e011      	b.n	8000ff4 <modBusWrSingle+0xb0>
		{
			if (message[j] != rxMsg[j])
 8000fd0:	f107 0218 	add.w	r2, r7, #24
 8000fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fd6:	4413      	add	r3, r2
 8000fd8:	781a      	ldrb	r2, [r3, #0]
 8000fda:	f107 0110 	add.w	r1, r7, #16
 8000fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe0:	440b      	add	r3, r1
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d002      	beq.n	8000fee <modBusWrSingle+0xaa>
			{
				//Error!
				messageCorrupt = 1;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	62fb      	str	r3, [r7, #44]	; 0x2c
				break;
 8000fec:	e005      	b.n	8000ffa <modBusWrSingle+0xb6>
		for (int j = 0; j < 8; ++j)
 8000fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	627b      	str	r3, [r7, #36]	; 0x24
 8000ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff6:	2b07      	cmp	r3, #7
 8000ff8:	ddea      	ble.n	8000fd0 <modBusWrSingle+0x8c>
			}
		}

		if (!messageCorrupt) {
 8000ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d101      	bne.n	8001004 <modBusWrSingle+0xc0>
			return 0;
 8001000:	2300      	movs	r3, #0
 8001002:	e008      	b.n	8001016 <modBusWrSingle+0xd2>
	for (int i = 0; i < maxRetries; ++i)
 8001004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001006:	3301      	adds	r3, #1
 8001008:	62bb      	str	r3, [r7, #40]	; 0x28
 800100a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800100e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001010:	429a      	cmp	r2, r3
 8001012:	dbcb      	blt.n	8000fac <modBusWrSingle+0x68>
		}

	}

	return 1;
 8001014:	2301      	movs	r3, #1
}
 8001016:	4618      	mov	r0, r3
 8001018:	3730      	adds	r7, #48	; 0x30
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	2000043c 	.word	0x2000043c

08001024 <set_headboard_solenoid_state>:
	SPINDLE_DRAWBAR_REGISTER_ADDR = 0x00,
	COOLANT_REGISTER_ADDR = 0x02
};

int set_headboard_solenoid_state(UART_HandleTypeDef *uart, uint16_t registerAddr, uint8_t state)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af02      	add	r7, sp, #8
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	460b      	mov	r3, r1
 800102e:	807b      	strh	r3, [r7, #2]
 8001030:	4613      	mov	r3, r2
 8001032:	707b      	strb	r3, [r7, #1]
	modBusWrSingle(uart, DEVICE_ADDRESS, registerAddr, state, TIMEOUT, NUM_RETRIES);
 8001034:	787b      	ldrb	r3, [r7, #1]
 8001036:	b29b      	uxth	r3, r3
 8001038:	887a      	ldrh	r2, [r7, #2]
 800103a:	2103      	movs	r1, #3
 800103c:	9101      	str	r1, [sp, #4]
 800103e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001042:	9100      	str	r1, [sp, #0]
 8001044:	2102      	movs	r1, #2
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f7ff ff7c 	bl	8000f44 <modBusWrSingle>
	return 0;
 800104c:	2300      	movs	r3, #0
}
 800104e:	4618      	mov	r0, r3
 8001050:	3708      	adds	r7, #8
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <unlock_Z_axis>:

int unlock_Z_axis(UART_HandleTypeDef *uart)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	b084      	sub	sp, #16
 800105a:	af02      	add	r7, sp, #8
 800105c:	6078      	str	r0, [r7, #4]
	return modBusWrSingle(uart, DEVICE_ADDRESS, Z_AXIS_SOLENOID_REGISTER_ADDR, SOLENOID_ON, TIMEOUT, NUM_RETRIES);
 800105e:	2303      	movs	r3, #3
 8001060:	9301      	str	r3, [sp, #4]
 8001062:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001066:	9300      	str	r3, [sp, #0]
 8001068:	2301      	movs	r3, #1
 800106a:	2203      	movs	r2, #3
 800106c:	2102      	movs	r1, #2
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f7ff ff68 	bl	8000f44 <modBusWrSingle>
 8001074:	4603      	mov	r3, r0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <lock_Z_axis>:

int lock_Z_axis(UART_HandleTypeDef *uart)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	b084      	sub	sp, #16
 8001082:	af02      	add	r7, sp, #8
 8001084:	6078      	str	r0, [r7, #4]
	return modBusWrSingle(uart, DEVICE_ADDRESS, Z_AXIS_SOLENOID_REGISTER_ADDR, SOLENOID_OFF, TIMEOUT, NUM_RETRIES);
 8001086:	2303      	movs	r3, #3
 8001088:	9301      	str	r3, [sp, #4]
 800108a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2300      	movs	r3, #0
 8001092:	2203      	movs	r2, #3
 8001094:	2102      	movs	r1, #2
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f7ff ff54 	bl	8000f44 <modBusWrSingle>
 800109c:	4603      	mov	r3, r0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <clamp_tool>:

void clamp_tool(UART_HandleTypeDef *uart)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b084      	sub	sp, #16
 80010aa:	af02      	add	r7, sp, #8
 80010ac:	6078      	str	r0, [r7, #4]
	modBusWrSingle(uart, DEVICE_ADDRESS, SPINDLE_DRAWBAR_REGISTER_ADDR, SOLENOID_OFF, TIMEOUT, NUM_RETRIES);
 80010ae:	2303      	movs	r3, #3
 80010b0:	9301      	str	r3, [sp, #4]
 80010b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010b6:	9300      	str	r3, [sp, #0]
 80010b8:	2300      	movs	r3, #0
 80010ba:	2200      	movs	r2, #0
 80010bc:	2102      	movs	r1, #2
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff ff40 	bl	8000f44 <modBusWrSingle>
}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <release_tool>:

void release_tool(UART_HandleTypeDef *uart)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af02      	add	r7, sp, #8
 80010d2:	6078      	str	r0, [r7, #4]
	modBusWrSingle(uart, DEVICE_ADDRESS, SPINDLE_DRAWBAR_REGISTER_ADDR, SOLENOID_ON, TIMEOUT, NUM_RETRIES);
 80010d4:	2303      	movs	r3, #3
 80010d6:	9301      	str	r3, [sp, #4]
 80010d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010dc:	9300      	str	r3, [sp, #0]
 80010de:	2301      	movs	r3, #1
 80010e0:	2200      	movs	r2, #0
 80010e2:	2102      	movs	r1, #2
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff ff2d 	bl	8000f44 <modBusWrSingle>
}
 80010ea:	bf00      	nop
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <coolant_on>:

void coolant_on(UART_HandleTypeDef *uart)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b084      	sub	sp, #16
 80010f6:	af02      	add	r7, sp, #8
 80010f8:	6078      	str	r0, [r7, #4]
	modBusWrSingle(uart, DEVICE_ADDRESS, COOLANT_REGISTER_ADDR, SOLENOID_ON, TIMEOUT, NUM_RETRIES);
 80010fa:	2303      	movs	r3, #3
 80010fc:	9301      	str	r3, [sp, #4]
 80010fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	2301      	movs	r3, #1
 8001106:	2202      	movs	r2, #2
 8001108:	2102      	movs	r1, #2
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f7ff ff1a 	bl	8000f44 <modBusWrSingle>
}
 8001110:	bf00      	nop
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}

08001118 <coolant_off>:

void coolant_off(UART_HandleTypeDef *uart)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af02      	add	r7, sp, #8
 800111e:	6078      	str	r0, [r7, #4]
	modBusWrSingle(uart, DEVICE_ADDRESS, COOLANT_REGISTER_ADDR, SOLENOID_OFF, TIMEOUT, NUM_RETRIES);
 8001120:	2303      	movs	r3, #3
 8001122:	9301      	str	r3, [sp, #4]
 8001124:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001128:	9300      	str	r3, [sp, #0]
 800112a:	2300      	movs	r3, #0
 800112c:	2202      	movs	r2, #2
 800112e:	2102      	movs	r1, #2
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f7ff ff07 	bl	8000f44 <modBusWrSingle>
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001140:	b5b0      	push	{r4, r5, r7, lr}
 8001142:	b0ba      	sub	sp, #232	; 0xe8
 8001144:	af00      	add	r7, sp, #0
	int status = NO_ERROR;
 8001146:	2300      	movs	r3, #0
 8001148:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800114c:	f000 ff7e 	bl	800204c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001150:	f000 f9ca 	bl	80014e8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001154:	f000 fb6a 	bl	800182c <MX_GPIO_Init>
	MX_ADC2_Init();
 8001158:	f000 fa30 	bl	80015bc <MX_ADC2_Init>
	MX_ADC3_Init();
 800115c:	f000 fa80 	bl	8001660 <MX_ADC3_Init>
	MX_CAN2_Init();
 8001160:	f000 fad0 	bl	8001704 <MX_CAN2_Init>
	MX_SPI1_Init();
 8001164:	f000 fb02 	bl	800176c <MX_SPI1_Init>
	MX_USART3_UART_Init();
 8001168:	f000 fb36 	bl	80017d8 <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 800116c:	f007 f8da 	bl	8008324 <MX_USB_DEVICE_Init>
	/* USER CODE BEGIN 2 */

	uint8_t onStat[3] =
 8001170:	4ac0      	ldr	r2, [pc, #768]	; (8001474 <main+0x334>)
 8001172:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001176:	6812      	ldr	r2, [r2, #0]
 8001178:	4611      	mov	r1, r2
 800117a:	8019      	strh	r1, [r3, #0]
 800117c:	3302      	adds	r3, #2
 800117e:	0c12      	lsrs	r2, r2, #16
 8001180:	701a      	strb	r2, [r3, #0]
	{ 'M', '3', '\n' };
	uint8_t offStat[3] =
 8001182:	4abd      	ldr	r2, [pc, #756]	; (8001478 <main+0x338>)
 8001184:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001188:	6812      	ldr	r2, [r2, #0]
 800118a:	4611      	mov	r1, r2
 800118c:	8019      	strh	r1, [r3, #0]
 800118e:	3302      	adds	r3, #2
 8001190:	0c12      	lsrs	r2, r2, #16
 8001192:	701a      	strb	r2, [r3, #0]
	{ 'M', '5', '\n' };
	uint8_t ssStat[3] =
 8001194:	4ab9      	ldr	r2, [pc, #740]	; (800147c <main+0x33c>)
 8001196:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800119a:	6812      	ldr	r2, [r2, #0]
 800119c:	4611      	mov	r1, r2
 800119e:	8019      	strh	r1, [r3, #0]
 80011a0:	3302      	adds	r3, #2
 80011a2:	0c12      	lsrs	r2, r2, #16
 80011a4:	701a      	strb	r2, [r3, #0]
	{ 'S', 'S', '\n' };
	uint8_t ack[3] =
 80011a6:	4ab6      	ldr	r2, [pc, #728]	; (8001480 <main+0x340>)
 80011a8:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80011ac:	6812      	ldr	r2, [r2, #0]
 80011ae:	4611      	mov	r1, r2
 80011b0:	8019      	strh	r1, [r3, #0]
 80011b2:	3302      	adds	r3, #2
 80011b4:	0c12      	lsrs	r2, r2, #16
 80011b6:	701a      	strb	r2, [r3, #0]
	{ 'A', 'C', '\n' };
	uint8_t errorMsg[3] =
 80011b8:	4ab2      	ldr	r2, [pc, #712]	; (8001484 <main+0x344>)
 80011ba:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80011be:	6812      	ldr	r2, [r2, #0]
 80011c0:	4611      	mov	r1, r2
 80011c2:	8019      	strh	r1, [r3, #0]
 80011c4:	3302      	adds	r3, #2
 80011c6:	0c12      	lsrs	r2, r2, #16
 80011c8:	701a      	strb	r2, [r3, #0]
	{ 'E', 'R', '\n' };

	char initTx[] = "11111111111111111111"; //twenty 1s
 80011ca:	4baf      	ldr	r3, [pc, #700]	; (8001488 <main+0x348>)
 80011cc:	f107 04a4 	add.w	r4, r7, #164	; 0xa4
 80011d0:	461d      	mov	r5, r3
 80011d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011d6:	e895 0003 	ldmia.w	r5, {r0, r1}
 80011da:	6020      	str	r0, [r4, #0]
 80011dc:	3404      	adds	r4, #4
 80011de:	7021      	strb	r1, [r4, #0]

	char *initTxPtr = initTx;
 80011e0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8

	uint8_t CDCtx[50] =
 80011e8:	4aa8      	ldr	r2, [pc, #672]	; (800148c <main+0x34c>)
 80011ea:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80011ee:	ca07      	ldmia	r2, {r0, r1, r2}
 80011f0:	c303      	stmia	r3!, {r0, r1}
 80011f2:	701a      	strb	r2, [r3, #0]
 80011f4:	f107 0379 	add.w	r3, r7, #121	; 0x79
 80011f8:	2229      	movs	r2, #41	; 0x29
 80011fa:	2100      	movs	r1, #0
 80011fc:	4618      	mov	r0, r3
 80011fe:	f007 fdd9 	bl	8008db4 <memset>
	{ 'A', '2', '3', '4', '5', '6', '7', '\n' };

	char CDCrx[100];

	CDCrx[0] = 'a';
 8001202:	2361      	movs	r3, #97	; 0x61
 8001204:	733b      	strb	r3, [r7, #12]

	char *CDCrxPtr1 = &CDCrx[2];
 8001206:	f107 030c 	add.w	r3, r7, #12
 800120a:	3302      	adds	r3, #2
 800120c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

	uint32_t x = -99;
 8001210:	f06f 0362 	mvn.w	r3, #98	; 0x62
 8001214:	60bb      	str	r3, [r7, #8]
	int rpm = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

	//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
	while (CDCrx[0] != 'i')
 800121c:	e00a      	b.n	8001234 <main+0xf4>
	{
		//if this fails to build, revert usbd_cdc_if.h and .c from github
		CDC_Receive_FS((uint8_t*) CDCrx, &x);
 800121e:	f107 0208 	add.w	r2, r7, #8
 8001222:	f107 030c 	add.w	r3, r7, #12
 8001226:	4611      	mov	r1, r2
 8001228:	4618      	mov	r0, r3
 800122a:	f007 f925 	bl	8008478 <CDC_Receive_FS>
		HAL_Delay(10);
 800122e:	200a      	movs	r0, #10
 8001230:	f000 ff7e 	bl	8002130 <HAL_Delay>
	while (CDCrx[0] != 'i')
 8001234:	7b3b      	ldrb	r3, [r7, #12]
 8001236:	2b69      	cmp	r3, #105	; 0x69
 8001238:	d1f1      	bne.n	800121e <main+0xde>
	}
	CDC_Transmit_FS((uint8_t*) initTxPtr, 18);
 800123a:	2112      	movs	r1, #18
 800123c:	f8d7 00d8 	ldr.w	r0, [r7, #216]	; 0xd8
 8001240:	f007 f92e 	bl	80084a0 <CDC_Transmit_FS>
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		for (int i = 0; i < 16; i++)
 8001244:	2300      	movs	r3, #0
 8001246:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800124a:	e00b      	b.n	8001264 <main+0x124>
		{
			CDCrx[i] = 'a';
 800124c:	f107 020c 	add.w	r2, r7, #12
 8001250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001254:	4413      	add	r3, r2
 8001256:	2261      	movs	r2, #97	; 0x61
 8001258:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 16; i++)
 800125a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800125e:	3301      	adds	r3, #1
 8001260:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001264:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001268:	2b0f      	cmp	r3, #15
 800126a:	ddef      	ble.n	800124c <main+0x10c>
		}

		CDC_Receive_FS(CDCrx, &x);
 800126c:	f107 0208 	add.w	r2, r7, #8
 8001270:	f107 030c 	add.w	r3, r7, #12
 8001274:	4611      	mov	r1, r2
 8001276:	4618      	mov	r0, r3
 8001278:	f007 f8fe 	bl	8008478 <CDC_Receive_FS>

		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 800127c:	2201      	movs	r2, #1
 800127e:	2102      	movs	r1, #2
 8001280:	4883      	ldr	r0, [pc, #524]	; (8001490 <main+0x350>)
 8001282:	f001 fd9f 	bl	8002dc4 <HAL_GPIO_WritePin>
		HAL_Delay(40);
 8001286:	2028      	movs	r0, #40	; 0x28
 8001288:	f000 ff52 	bl	8002130 <HAL_Delay>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 800128c:	2200      	movs	r2, #0
 800128e:	2102      	movs	r1, #2
 8001290:	487f      	ldr	r0, [pc, #508]	; (8001490 <main+0x350>)
 8001292:	f001 fd97 	bl	8002dc4 <HAL_GPIO_WritePin>
		HAL_Delay(40);
 8001296:	2028      	movs	r0, #40	; 0x28
 8001298:	f000 ff4a 	bl	8002130 <HAL_Delay>

		if (CDCrx[0] == 'M')
 800129c:	7b3b      	ldrb	r3, [r7, #12]
 800129e:	2b4d      	cmp	r3, #77	; 0x4d
 80012a0:	d143      	bne.n	800132a <main+0x1ea>
		{
			if (CDCrx[1] == '3')
 80012a2:	7b7b      	ldrb	r3, [r7, #13]
 80012a4:	2b33      	cmp	r3, #51	; 0x33
 80012a6:	d11f      	bne.n	80012e8 <main+0x1a8>
			{
				CDC_Transmit_FS(ack, 3);
 80012a8:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80012ac:	2103      	movs	r1, #3
 80012ae:	4618      	mov	r0, r3
 80012b0:	f007 f8f6 	bl	80084a0 <CDC_Transmit_FS>

				//send the cmd to turn on the spindle
				status = H100spindleFWD(&huart3);
 80012b4:	4877      	ldr	r0, [pc, #476]	; (8001494 <main+0x354>)
 80012b6:	f7ff fd7b 	bl	8000db0 <H100spindleFWD>
 80012ba:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc

				//turn on blue led in headstock to lock the drawbar
				//set_headboard_solenoid_state(&huart3, 0x05, 1);

				if (status != NO_ERROR)
 80012be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d006      	beq.n	80012d4 <main+0x194>
				{
					CDC_Transmit_FS(errorMsg, 3);
 80012c6:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80012ca:	2103      	movs	r1, #3
 80012cc:	4618      	mov	r0, r3
 80012ce:	f007 f8e7 	bl	80084a0 <CDC_Transmit_FS>
 80012d2:	e005      	b.n	80012e0 <main+0x1a0>
				}
				else
				{
					CDC_Transmit_FS(onStat, 3);
 80012d4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80012d8:	2103      	movs	r1, #3
 80012da:	4618      	mov	r0, r3
 80012dc:	f007 f8e0 	bl	80084a0 <CDC_Transmit_FS>
				}

				HAL_Delay(10);
 80012e0:	200a      	movs	r0, #10
 80012e2:	f000 ff25 	bl	8002130 <HAL_Delay>
 80012e6:	e0fa      	b.n	80014de <main+0x39e>

			}
			else if (CDCrx[1] == '5')
 80012e8:	7b7b      	ldrb	r3, [r7, #13]
 80012ea:	2b35      	cmp	r3, #53	; 0x35
 80012ec:	f040 80f7 	bne.w	80014de <main+0x39e>
			{
				CDC_Transmit_FS(ack, 3);
 80012f0:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80012f4:	2103      	movs	r1, #3
 80012f6:	4618      	mov	r0, r3
 80012f8:	f007 f8d2 	bl	80084a0 <CDC_Transmit_FS>

				if (H100spindleOFF(&huart3) != NO_ERROR)
 80012fc:	4865      	ldr	r0, [pc, #404]	; (8001494 <main+0x354>)
 80012fe:	f7ff fd6c 	bl	8000dda <H100spindleOFF>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d006      	beq.n	8001316 <main+0x1d6>
				{
					CDC_Transmit_FS(errorMsg, 3);
 8001308:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800130c:	2103      	movs	r1, #3
 800130e:	4618      	mov	r0, r3
 8001310:	f007 f8c6 	bl	80084a0 <CDC_Transmit_FS>
 8001314:	e005      	b.n	8001322 <main+0x1e2>
					//turn off blue led in headstock to lock the drawbar
					//set_headboard_solenoid_state(&huart3, 0x05, 0);
				}
				else
				{
					CDC_Transmit_FS(offStat, 3);
 8001316:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800131a:	2103      	movs	r1, #3
 800131c:	4618      	mov	r0, r3
 800131e:	f007 f8bf 	bl	80084a0 <CDC_Transmit_FS>
				}
				HAL_Delay(10);
 8001322:	200a      	movs	r0, #10
 8001324:	f000 ff04 	bl	8002130 <HAL_Delay>
 8001328:	e0d9      	b.n	80014de <main+0x39e>

			}

		}
		else if (CDCrx[0] == 'S')
 800132a:	7b3b      	ldrb	r3, [r7, #12]
 800132c:	2b53      	cmp	r3, #83	; 0x53
 800132e:	d123      	bne.n	8001378 <main+0x238>
		{

			//expected format is S024000 for 24000 rpm or S005000 for 5000rpm

			//send acknowledged to let linux know we got the command
			CDC_Transmit_FS(ack, 3);
 8001330:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001334:	2103      	movs	r1, #3
 8001336:	4618      	mov	r0, r3
 8001338:	f007 f8b2 	bl	80084a0 <CDC_Transmit_FS>

			CDCrx[7] = 'a';
 800133c:	2361      	movs	r3, #97	; 0x61
 800133e:	74fb      	strb	r3, [r7, #19]

			//rounddown ok
			rpm = atoi(CDCrxPtr1);
 8001340:	f8d7 00d4 	ldr.w	r0, [r7, #212]	; 0xd4
 8001344:	f007 fd08 	bl	8008d58 <atoi>
 8001348:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0

			//H100SetRPM(&huart3, rpm);
			//CDC_Transmit_FS(CDCrx, 8);

			//if message fails, send error message
			if (H100SetRPM(&huart3, rpm) != 0)
 800134c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8001350:	4850      	ldr	r0, [pc, #320]	; (8001494 <main+0x354>)
 8001352:	f7ff fd59 	bl	8000e08 <H100SetRPM>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d006      	beq.n	800136a <main+0x22a>
			{
				CDC_Transmit_FS(errorMsg, 3);
 800135c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001360:	2103      	movs	r1, #3
 8001362:	4618      	mov	r0, r3
 8001364:	f007 f89c 	bl	80084a0 <CDC_Transmit_FS>
 8001368:	e0b9      	b.n	80014de <main+0x39e>
			}
			else
			{
				CDC_Transmit_FS(ssStat, 3);
 800136a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800136e:	2103      	movs	r1, #3
 8001370:	4618      	mov	r0, r3
 8001372:	f007 f895 	bl	80084a0 <CDC_Transmit_FS>
 8001376:	e0b2      	b.n	80014de <main+0x39e>
			}

		}
		else if (CDCrx[0] == 'R')
 8001378:	7b3b      	ldrb	r3, [r7, #12]
 800137a:	2b52      	cmp	r3, #82	; 0x52
 800137c:	d14b      	bne.n	8001416 <main+0x2d6>
		{
			CDC_Transmit_FS(ack, 3);
 800137e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001382:	2103      	movs	r1, #3
 8001384:	4618      	mov	r0, r3
 8001386:	f007 f88b 	bl	80084a0 <CDC_Transmit_FS>
			uint16_t spindleI;
			uint16_t spindleRPM;

			//if no errrors set vars

			switch (masterRd(&huart3, &spindle0))
 800138a:	463b      	mov	r3, r7
 800138c:	4619      	mov	r1, r3
 800138e:	4841      	ldr	r0, [pc, #260]	; (8001494 <main+0x354>)
 8001390:	f000 fb6a 	bl	8001a68 <masterRd>
 8001394:	4603      	mov	r3, r0
 8001396:	2b04      	cmp	r3, #4
 8001398:	d01a      	beq.n	80013d0 <main+0x290>
 800139a:	2b04      	cmp	r3, #4
 800139c:	dc22      	bgt.n	80013e4 <main+0x2a4>
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d002      	beq.n	80013a8 <main+0x268>
 80013a2:	2b03      	cmp	r3, #3
 80013a4:	d00b      	beq.n	80013be <main+0x27e>
 80013a6:	e01d      	b.n	80013e4 <main+0x2a4>
			{
			case 0:
//				spindleI   = spindle0.current;
//				spindleRPM = spindle0.rpm;

				spindleI = altGetI();
 80013a8:	f000 fc04 	bl	8001bb4 <altGetI>
 80013ac:	4603      	mov	r3, r0
 80013ae:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2
				spindleRPM = altGetRPM();
 80013b2:	f000 fc0b 	bl	8001bcc <altGetRPM>
 80013b6:	4603      	mov	r3, r0
 80013b8:	f8a7 30e0 	strh.w	r3, [r7, #224]	; 0xe0
				break;
 80013bc:	e01b      	b.n	80013f6 <main+0x2b6>
			case 3:
				//HAL_TIMEOUT
				spindleI = 777;
 80013be:	f240 3309 	movw	r3, #777	; 0x309
 80013c2:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2
				spindleRPM = 44666;
 80013c6:	f64a 637a 	movw	r3, #44666	; 0xae7a
 80013ca:	f8a7 30e0 	strh.w	r3, [r7, #224]	; 0xe0
				break;
 80013ce:	e012      	b.n	80013f6 <main+0x2b6>
			case 4:
				//CRC failed
				spindleI = 888;
 80013d0:	f44f 735e 	mov.w	r3, #888	; 0x378
 80013d4:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2
				spindleRPM = getRxCRC();
 80013d8:	f000 fc04 	bl	8001be4 <getRxCRC>
 80013dc:	4603      	mov	r3, r0
 80013de:	f8a7 30e0 	strh.w	r3, [r7, #224]	; 0xe0
				break;
 80013e2:	e008      	b.n	80013f6 <main+0x2b6>
			default:
				spindleI = 999;
 80013e4:	f240 33e7 	movw	r3, #999	; 0x3e7
 80013e8:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2
				spindleRPM = 44444;
 80013ec:	f64a 539c 	movw	r3, #44444	; 0xad9c
 80013f0:	f8a7 30e0 	strh.w	r3, [r7, #224]	; 0xe0
				break;
 80013f4:	bf00      	nop
			}

			//11 bytes long
			sprintf(CDCtx, "R%05d,%03d\n", spindleRPM, spindleI);
 80013f6:	f8b7 20e0 	ldrh.w	r2, [r7, #224]	; 0xe0
 80013fa:	f8b7 30e2 	ldrh.w	r3, [r7, #226]	; 0xe2
 80013fe:	f107 0070 	add.w	r0, r7, #112	; 0x70
 8001402:	4925      	ldr	r1, [pc, #148]	; (8001498 <main+0x358>)
 8001404:	f007 fcde 	bl	8008dc4 <siprintf>

			CDC_Transmit_FS(CDCtx, 11);
 8001408:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800140c:	210b      	movs	r1, #11
 800140e:	4618      	mov	r0, r3
 8001410:	f007 f846 	bl	80084a0 <CDC_Transmit_FS>
 8001414:	e063      	b.n	80014de <main+0x39e>

			//delay needed since CDC tx is non blocking and OS is weird
			//HAL_Delay(20);
			//CDC_Transmit_FS(getCheck(), 11);
		}
		else if (CDCrx[0] == 'H')
 8001416:	7b3b      	ldrb	r3, [r7, #12]
 8001418:	2b48      	cmp	r3, #72	; 0x48
 800141a:	d15b      	bne.n	80014d4 <main+0x394>
		{
			//drawbar
			if (CDCrx[1] == '0')
 800141c:	7b7b      	ldrb	r3, [r7, #13]
 800141e:	2b30      	cmp	r3, #48	; 0x30
 8001420:	d10d      	bne.n	800143e <main+0x2fe>
			{
				if (CDCrx[2] == '1')
 8001422:	7bbb      	ldrb	r3, [r7, #14]
 8001424:	2b31      	cmp	r3, #49	; 0x31
 8001426:	d103      	bne.n	8001430 <main+0x2f0>
				{
					release_tool(&huart3);
 8001428:	481a      	ldr	r0, [pc, #104]	; (8001494 <main+0x354>)
 800142a:	f7ff fe4f 	bl	80010cc <release_tool>
 800142e:	e056      	b.n	80014de <main+0x39e>
				}
				else if (CDCrx[2] == '0')
 8001430:	7bbb      	ldrb	r3, [r7, #14]
 8001432:	2b30      	cmp	r3, #48	; 0x30
 8001434:	d153      	bne.n	80014de <main+0x39e>
				{
					clamp_tool(&huart3);
 8001436:	4817      	ldr	r0, [pc, #92]	; (8001494 <main+0x354>)
 8001438:	f7ff fe35 	bl	80010a6 <clamp_tool>
 800143c:	e04f      	b.n	80014de <main+0x39e>
				}

			}
			else if (CDCrx[1] == '2')
 800143e:	7b7b      	ldrb	r3, [r7, #13]
 8001440:	2b32      	cmp	r3, #50	; 0x32
 8001442:	d10d      	bne.n	8001460 <main+0x320>
			{
				if (CDCrx[2] == '1')
 8001444:	7bbb      	ldrb	r3, [r7, #14]
 8001446:	2b31      	cmp	r3, #49	; 0x31
 8001448:	d103      	bne.n	8001452 <main+0x312>
				{
					coolant_on(&huart3);
 800144a:	4812      	ldr	r0, [pc, #72]	; (8001494 <main+0x354>)
 800144c:	f7ff fe51 	bl	80010f2 <coolant_on>
 8001450:	e045      	b.n	80014de <main+0x39e>
				}
				else if (CDCrx[2] == '0')
 8001452:	7bbb      	ldrb	r3, [r7, #14]
 8001454:	2b30      	cmp	r3, #48	; 0x30
 8001456:	d142      	bne.n	80014de <main+0x39e>
				{
					coolant_off(&huart3);
 8001458:	480e      	ldr	r0, [pc, #56]	; (8001494 <main+0x354>)
 800145a:	f7ff fe5d 	bl	8001118 <coolant_off>
 800145e:	e03e      	b.n	80014de <main+0x39e>
				}
			}
			else if (CDCrx[1] == '3')
 8001460:	7b7b      	ldrb	r3, [r7, #13]
 8001462:	2b33      	cmp	r3, #51	; 0x33
 8001464:	d121      	bne.n	80014aa <main+0x36a>
			{
				if (CDCrx[2] == '1')
 8001466:	7bbb      	ldrb	r3, [r7, #14]
 8001468:	2b31      	cmp	r3, #49	; 0x31
 800146a:	d117      	bne.n	800149c <main+0x35c>
				{
					unlock_Z_axis(&huart3);
 800146c:	4809      	ldr	r0, [pc, #36]	; (8001494 <main+0x354>)
 800146e:	f7ff fdf2 	bl	8001056 <unlock_Z_axis>
 8001472:	e034      	b.n	80014de <main+0x39e>
 8001474:	080097dc 	.word	0x080097dc
 8001478:	080097e0 	.word	0x080097e0
 800147c:	080097e4 	.word	0x080097e4
 8001480:	080097e8 	.word	0x080097e8
 8001484:	080097ec 	.word	0x080097ec
 8001488:	080097f0 	.word	0x080097f0
 800148c:	08009808 	.word	0x08009808
 8001490:	40020800 	.word	0x40020800
 8001494:	20000550 	.word	0x20000550
 8001498:	080097d0 	.word	0x080097d0
				}
				else if (CDCrx[2] == '0')
 800149c:	7bbb      	ldrb	r3, [r7, #14]
 800149e:	2b30      	cmp	r3, #48	; 0x30
 80014a0:	d11d      	bne.n	80014de <main+0x39e>
				{
					lock_Z_axis(&huart3);
 80014a2:	4810      	ldr	r0, [pc, #64]	; (80014e4 <main+0x3a4>)
 80014a4:	f7ff fdeb 	bl	800107e <lock_Z_axis>
 80014a8:	e019      	b.n	80014de <main+0x39e>
				}

			}
			else if (CDCrx[1] == '5')
 80014aa:	7b7b      	ldrb	r3, [r7, #13]
 80014ac:	2b35      	cmp	r3, #53	; 0x35
 80014ae:	d116      	bne.n	80014de <main+0x39e>
			{
				if (CDCrx[2] == '1')
 80014b0:	7bbb      	ldrb	r3, [r7, #14]
 80014b2:	2b31      	cmp	r3, #49	; 0x31
 80014b4:	d105      	bne.n	80014c2 <main+0x382>
				{
					set_headboard_solenoid_state(&huart3, 0x05, 1);
 80014b6:	2201      	movs	r2, #1
 80014b8:	2105      	movs	r1, #5
 80014ba:	480a      	ldr	r0, [pc, #40]	; (80014e4 <main+0x3a4>)
 80014bc:	f7ff fdb2 	bl	8001024 <set_headboard_solenoid_state>
 80014c0:	e00d      	b.n	80014de <main+0x39e>
				}
				else if (CDCrx[2] == '0')
 80014c2:	7bbb      	ldrb	r3, [r7, #14]
 80014c4:	2b30      	cmp	r3, #48	; 0x30
 80014c6:	d10a      	bne.n	80014de <main+0x39e>
				{
					set_headboard_solenoid_state(&huart3, 0x05, 0);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2105      	movs	r1, #5
 80014cc:	4805      	ldr	r0, [pc, #20]	; (80014e4 <main+0x3a4>)
 80014ce:	f7ff fda9 	bl	8001024 <set_headboard_solenoid_state>
 80014d2:	e004      	b.n	80014de <main+0x39e>
				}

			}

		}
		else if (CDCrx[0] == 'q')
 80014d4:	7b3b      	ldrb	r3, [r7, #12]
 80014d6:	2b71      	cmp	r3, #113	; 0x71
 80014d8:	d101      	bne.n	80014de <main+0x39e>
		{
			//reboot
			HAL_NVIC_SystemReset();
 80014da:	f001 fac6 	bl	8002a6a <HAL_NVIC_SystemReset>
		}
		//reset buffer
		CDCrx[0] = 'a';
 80014de:	2361      	movs	r3, #97	; 0x61
 80014e0:	733b      	strb	r3, [r7, #12]
		for (int i = 0; i < 16; i++)
 80014e2:	e6af      	b.n	8001244 <main+0x104>
 80014e4:	20000550 	.word	0x20000550

080014e8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b094      	sub	sp, #80	; 0x50
 80014ec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 80014ee:	f107 0320 	add.w	r3, r7, #32
 80014f2:	2230      	movs	r2, #48	; 0x30
 80014f4:	2100      	movs	r1, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f007 fc5c 	bl	8008db4 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 80014fc:	f107 030c 	add.w	r3, r7, #12
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	605a      	str	r2, [r3, #4]
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	60da      	str	r2, [r3, #12]
 800150a:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800150c:	2300      	movs	r3, #0
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	4b28      	ldr	r3, [pc, #160]	; (80015b4 <SystemClock_Config+0xcc>)
 8001512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001514:	4a27      	ldr	r2, [pc, #156]	; (80015b4 <SystemClock_Config+0xcc>)
 8001516:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800151a:	6413      	str	r3, [r2, #64]	; 0x40
 800151c:	4b25      	ldr	r3, [pc, #148]	; (80015b4 <SystemClock_Config+0xcc>)
 800151e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001520:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001528:	2300      	movs	r3, #0
 800152a:	607b      	str	r3, [r7, #4]
 800152c:	4b22      	ldr	r3, [pc, #136]	; (80015b8 <SystemClock_Config+0xd0>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a21      	ldr	r2, [pc, #132]	; (80015b8 <SystemClock_Config+0xd0>)
 8001532:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001536:	6013      	str	r3, [r2, #0]
 8001538:	4b1f      	ldr	r3, [pc, #124]	; (80015b8 <SystemClock_Config+0xd0>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001544:	2301      	movs	r3, #1
 8001546:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001548:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800154e:	2302      	movs	r3, #2
 8001550:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001552:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001556:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001558:	2308      	movs	r3, #8
 800155a:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 800155c:	23a8      	movs	r3, #168	; 0xa8
 800155e:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001560:	2302      	movs	r3, #2
 8001562:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001564:	2307      	movs	r3, #7
 8001566:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001568:	f107 0320 	add.w	r3, r7, #32
 800156c:	4618      	mov	r0, r3
 800156e:	f002 fdc5 	bl	80040fc <HAL_RCC_OscConfig>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <SystemClock_Config+0x94>
	{
		Error_Handler();
 8001578:	f000 f9ee 	bl	8001958 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800157c:	230f      	movs	r3, #15
 800157e:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001580:	2302      	movs	r3, #2
 8001582:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001584:	2300      	movs	r3, #0
 8001586:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001588:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800158c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800158e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001592:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001594:	f107 030c 	add.w	r3, r7, #12
 8001598:	2105      	movs	r1, #5
 800159a:	4618      	mov	r0, r3
 800159c:	f003 f826 	bl	80045ec <HAL_RCC_ClockConfig>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <SystemClock_Config+0xc2>
	{
		Error_Handler();
 80015a6:	f000 f9d7 	bl	8001958 <Error_Handler>
	}
}
 80015aa:	bf00      	nop
 80015ac:	3750      	adds	r7, #80	; 0x50
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40007000 	.word	0x40007000

080015bc <MX_ADC2_Init>:
 * @brief ADC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC2_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC2_Init 0 */

	/* USER CODE END ADC2_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 80015c2:	463b      	mov	r3, r7
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC2_Init 1 */

	/* USER CODE END ADC2_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc2.Instance = ADC2;
 80015ce:	4b21      	ldr	r3, [pc, #132]	; (8001654 <MX_ADC2_Init+0x98>)
 80015d0:	4a21      	ldr	r2, [pc, #132]	; (8001658 <MX_ADC2_Init+0x9c>)
 80015d2:	601a      	str	r2, [r3, #0]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015d4:	4b1f      	ldr	r3, [pc, #124]	; (8001654 <MX_ADC2_Init+0x98>)
 80015d6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015da:	605a      	str	r2, [r3, #4]
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80015dc:	4b1d      	ldr	r3, [pc, #116]	; (8001654 <MX_ADC2_Init+0x98>)
 80015de:	2200      	movs	r2, #0
 80015e0:	609a      	str	r2, [r3, #8]
	hadc2.Init.ScanConvMode = DISABLE;
 80015e2:	4b1c      	ldr	r3, [pc, #112]	; (8001654 <MX_ADC2_Init+0x98>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
	hadc2.Init.ContinuousConvMode = DISABLE;
 80015e8:	4b1a      	ldr	r3, [pc, #104]	; (8001654 <MX_ADC2_Init+0x98>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	761a      	strb	r2, [r3, #24]
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 80015ee:	4b19      	ldr	r3, [pc, #100]	; (8001654 <MX_ADC2_Init+0x98>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	f883 2020 	strb.w	r2, [r3, #32]
	hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015f6:	4b17      	ldr	r3, [pc, #92]	; (8001654 <MX_ADC2_Init+0x98>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015fc:	4b15      	ldr	r3, [pc, #84]	; (8001654 <MX_ADC2_Init+0x98>)
 80015fe:	4a17      	ldr	r2, [pc, #92]	; (800165c <MX_ADC2_Init+0xa0>)
 8001600:	629a      	str	r2, [r3, #40]	; 0x28
	hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001602:	4b14      	ldr	r3, [pc, #80]	; (8001654 <MX_ADC2_Init+0x98>)
 8001604:	2200      	movs	r2, #0
 8001606:	60da      	str	r2, [r3, #12]
	hadc2.Init.NbrOfConversion = 1;
 8001608:	4b12      	ldr	r3, [pc, #72]	; (8001654 <MX_ADC2_Init+0x98>)
 800160a:	2201      	movs	r2, #1
 800160c:	61da      	str	r2, [r3, #28]
	hadc2.Init.DMAContinuousRequests = DISABLE;
 800160e:	4b11      	ldr	r3, [pc, #68]	; (8001654 <MX_ADC2_Init+0x98>)
 8001610:	2200      	movs	r2, #0
 8001612:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001616:	4b0f      	ldr	r3, [pc, #60]	; (8001654 <MX_ADC2_Init+0x98>)
 8001618:	2201      	movs	r2, #1
 800161a:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800161c:	480d      	ldr	r0, [pc, #52]	; (8001654 <MX_ADC2_Init+0x98>)
 800161e:	f000 fdab 	bl	8002178 <HAL_ADC_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_ADC2_Init+0x70>
	{
		Error_Handler();
 8001628:	f000 f996 	bl	8001958 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_1;
 800162c:	2301      	movs	r3, #1
 800162e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001630:	2301      	movs	r3, #1
 8001632:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001634:	2300      	movs	r3, #0
 8001636:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001638:	463b      	mov	r3, r7
 800163a:	4619      	mov	r1, r3
 800163c:	4805      	ldr	r0, [pc, #20]	; (8001654 <MX_ADC2_Init+0x98>)
 800163e:	f000 fddf 	bl	8002200 <HAL_ADC_ConfigChannel>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_ADC2_Init+0x90>
	{
		Error_Handler();
 8001648:	f000 f986 	bl	8001958 <Error_Handler>
	}
	/* USER CODE BEGIN ADC2_Init 2 */

	/* USER CODE END ADC2_Init 2 */

}
 800164c:	bf00      	nop
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000440 	.word	0x20000440
 8001658:	40012100 	.word	0x40012100
 800165c:	0f000001 	.word	0x0f000001

08001660 <MX_ADC3_Init>:
 * @brief ADC3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC3_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC3_Init 0 */

	/* USER CODE END ADC3_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 8001666:	463b      	mov	r3, r7
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC3_Init 1 */

	/* USER CODE END ADC3_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc3.Instance = ADC3;
 8001672:	4b21      	ldr	r3, [pc, #132]	; (80016f8 <MX_ADC3_Init+0x98>)
 8001674:	4a21      	ldr	r2, [pc, #132]	; (80016fc <MX_ADC3_Init+0x9c>)
 8001676:	601a      	str	r2, [r3, #0]
	hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001678:	4b1f      	ldr	r3, [pc, #124]	; (80016f8 <MX_ADC3_Init+0x98>)
 800167a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800167e:	605a      	str	r2, [r3, #4]
	hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001680:	4b1d      	ldr	r3, [pc, #116]	; (80016f8 <MX_ADC3_Init+0x98>)
 8001682:	2200      	movs	r2, #0
 8001684:	609a      	str	r2, [r3, #8]
	hadc3.Init.ScanConvMode = DISABLE;
 8001686:	4b1c      	ldr	r3, [pc, #112]	; (80016f8 <MX_ADC3_Init+0x98>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
	hadc3.Init.ContinuousConvMode = DISABLE;
 800168c:	4b1a      	ldr	r3, [pc, #104]	; (80016f8 <MX_ADC3_Init+0x98>)
 800168e:	2200      	movs	r2, #0
 8001690:	761a      	strb	r2, [r3, #24]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001692:	4b19      	ldr	r3, [pc, #100]	; (80016f8 <MX_ADC3_Init+0x98>)
 8001694:	2200      	movs	r2, #0
 8001696:	f883 2020 	strb.w	r2, [r3, #32]
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800169a:	4b17      	ldr	r3, [pc, #92]	; (80016f8 <MX_ADC3_Init+0x98>)
 800169c:	2200      	movs	r2, #0
 800169e:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80016a0:	4b15      	ldr	r3, [pc, #84]	; (80016f8 <MX_ADC3_Init+0x98>)
 80016a2:	4a17      	ldr	r2, [pc, #92]	; (8001700 <MX_ADC3_Init+0xa0>)
 80016a4:	629a      	str	r2, [r3, #40]	; 0x28
	hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80016a6:	4b14      	ldr	r3, [pc, #80]	; (80016f8 <MX_ADC3_Init+0x98>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	60da      	str	r2, [r3, #12]
	hadc3.Init.NbrOfConversion = 1;
 80016ac:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <MX_ADC3_Init+0x98>)
 80016ae:	2201      	movs	r2, #1
 80016b0:	61da      	str	r2, [r3, #28]
	hadc3.Init.DMAContinuousRequests = DISABLE;
 80016b2:	4b11      	ldr	r3, [pc, #68]	; (80016f8 <MX_ADC3_Init+0x98>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016ba:	4b0f      	ldr	r3, [pc, #60]	; (80016f8 <MX_ADC3_Init+0x98>)
 80016bc:	2201      	movs	r2, #1
 80016be:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80016c0:	480d      	ldr	r0, [pc, #52]	; (80016f8 <MX_ADC3_Init+0x98>)
 80016c2:	f000 fd59 	bl	8002178 <HAL_ADC_Init>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_ADC3_Init+0x70>
	{
		Error_Handler();
 80016cc:	f000 f944 	bl	8001958 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 80016d0:	2303      	movs	r3, #3
 80016d2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 80016d4:	2301      	movs	r3, #1
 80016d6:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016d8:	2300      	movs	r3, #0
 80016da:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80016dc:	463b      	mov	r3, r7
 80016de:	4619      	mov	r1, r3
 80016e0:	4805      	ldr	r0, [pc, #20]	; (80016f8 <MX_ADC3_Init+0x98>)
 80016e2:	f000 fd8d 	bl	8002200 <HAL_ADC_ConfigChannel>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <MX_ADC3_Init+0x90>
	{
		Error_Handler();
 80016ec:	f000 f934 	bl	8001958 <Error_Handler>
	}
	/* USER CODE BEGIN ADC3_Init 2 */

	/* USER CODE END ADC3_Init 2 */

}
 80016f0:	bf00      	nop
 80016f2:	3710      	adds	r7, #16
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000488 	.word	0x20000488
 80016fc:	40012200 	.word	0x40012200
 8001700:	0f000001 	.word	0x0f000001

08001704 <MX_CAN2_Init>:
 * @brief CAN2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN2_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	/* USER CODE END CAN2_Init 0 */

	/* USER CODE BEGIN CAN2_Init 1 */

	/* USER CODE END CAN2_Init 1 */
	hcan2.Instance = CAN2;
 8001708:	4b16      	ldr	r3, [pc, #88]	; (8001764 <MX_CAN2_Init+0x60>)
 800170a:	4a17      	ldr	r2, [pc, #92]	; (8001768 <MX_CAN2_Init+0x64>)
 800170c:	601a      	str	r2, [r3, #0]
	hcan2.Init.Prescaler = 16;
 800170e:	4b15      	ldr	r3, [pc, #84]	; (8001764 <MX_CAN2_Init+0x60>)
 8001710:	2210      	movs	r2, #16
 8001712:	605a      	str	r2, [r3, #4]
	hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001714:	4b13      	ldr	r3, [pc, #76]	; (8001764 <MX_CAN2_Init+0x60>)
 8001716:	2200      	movs	r2, #0
 8001718:	609a      	str	r2, [r3, #8]
	hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800171a:	4b12      	ldr	r3, [pc, #72]	; (8001764 <MX_CAN2_Init+0x60>)
 800171c:	2200      	movs	r2, #0
 800171e:	60da      	str	r2, [r3, #12]
	hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001720:	4b10      	ldr	r3, [pc, #64]	; (8001764 <MX_CAN2_Init+0x60>)
 8001722:	2200      	movs	r2, #0
 8001724:	611a      	str	r2, [r3, #16]
	hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001726:	4b0f      	ldr	r3, [pc, #60]	; (8001764 <MX_CAN2_Init+0x60>)
 8001728:	2200      	movs	r2, #0
 800172a:	615a      	str	r2, [r3, #20]
	hcan2.Init.TimeTriggeredMode = DISABLE;
 800172c:	4b0d      	ldr	r3, [pc, #52]	; (8001764 <MX_CAN2_Init+0x60>)
 800172e:	2200      	movs	r2, #0
 8001730:	761a      	strb	r2, [r3, #24]
	hcan2.Init.AutoBusOff = DISABLE;
 8001732:	4b0c      	ldr	r3, [pc, #48]	; (8001764 <MX_CAN2_Init+0x60>)
 8001734:	2200      	movs	r2, #0
 8001736:	765a      	strb	r2, [r3, #25]
	hcan2.Init.AutoWakeUp = DISABLE;
 8001738:	4b0a      	ldr	r3, [pc, #40]	; (8001764 <MX_CAN2_Init+0x60>)
 800173a:	2200      	movs	r2, #0
 800173c:	769a      	strb	r2, [r3, #26]
	hcan2.Init.AutoRetransmission = DISABLE;
 800173e:	4b09      	ldr	r3, [pc, #36]	; (8001764 <MX_CAN2_Init+0x60>)
 8001740:	2200      	movs	r2, #0
 8001742:	76da      	strb	r2, [r3, #27]
	hcan2.Init.ReceiveFifoLocked = DISABLE;
 8001744:	4b07      	ldr	r3, [pc, #28]	; (8001764 <MX_CAN2_Init+0x60>)
 8001746:	2200      	movs	r2, #0
 8001748:	771a      	strb	r2, [r3, #28]
	hcan2.Init.TransmitFifoPriority = DISABLE;
 800174a:	4b06      	ldr	r3, [pc, #24]	; (8001764 <MX_CAN2_Init+0x60>)
 800174c:	2200      	movs	r2, #0
 800174e:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001750:	4804      	ldr	r0, [pc, #16]	; (8001764 <MX_CAN2_Init+0x60>)
 8001752:	f000 ff73 	bl	800263c <HAL_CAN_Init>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <MX_CAN2_Init+0x5c>
	{
		Error_Handler();
 800175c:	f000 f8fc 	bl	8001958 <Error_Handler>
	}
	/* USER CODE BEGIN CAN2_Init 2 */

	/* USER CODE END CAN2_Init 2 */

}
 8001760:	bf00      	nop
 8001762:	bd80      	pop	{r7, pc}
 8001764:	200004d0 	.word	0x200004d0
 8001768:	40006800 	.word	0x40006800

0800176c <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001770:	4b17      	ldr	r3, [pc, #92]	; (80017d0 <MX_SPI1_Init+0x64>)
 8001772:	4a18      	ldr	r2, [pc, #96]	; (80017d4 <MX_SPI1_Init+0x68>)
 8001774:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001776:	4b16      	ldr	r3, [pc, #88]	; (80017d0 <MX_SPI1_Init+0x64>)
 8001778:	f44f 7282 	mov.w	r2, #260	; 0x104
 800177c:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800177e:	4b14      	ldr	r3, [pc, #80]	; (80017d0 <MX_SPI1_Init+0x64>)
 8001780:	2200      	movs	r2, #0
 8001782:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001784:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <MX_SPI1_Init+0x64>)
 8001786:	2200      	movs	r2, #0
 8001788:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800178a:	4b11      	ldr	r3, [pc, #68]	; (80017d0 <MX_SPI1_Init+0x64>)
 800178c:	2200      	movs	r2, #0
 800178e:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001790:	4b0f      	ldr	r3, [pc, #60]	; (80017d0 <MX_SPI1_Init+0x64>)
 8001792:	2200      	movs	r2, #0
 8001794:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001796:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <MX_SPI1_Init+0x64>)
 8001798:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800179c:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800179e:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <MX_SPI1_Init+0x64>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017a4:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <MX_SPI1_Init+0x64>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017aa:	4b09      	ldr	r3, [pc, #36]	; (80017d0 <MX_SPI1_Init+0x64>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017b0:	4b07      	ldr	r3, [pc, #28]	; (80017d0 <MX_SPI1_Init+0x64>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 80017b6:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <MX_SPI1_Init+0x64>)
 80017b8:	220a      	movs	r2, #10
 80017ba:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80017bc:	4804      	ldr	r0, [pc, #16]	; (80017d0 <MX_SPI1_Init+0x64>)
 80017be:	f003 f933 	bl	8004a28 <HAL_SPI_Init>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 80017c8:	f000 f8c6 	bl	8001958 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	200004f8 	.word	0x200004f8
 80017d4:	40013000 	.word	0x40013000

080017d8 <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80017dc:	4b11      	ldr	r3, [pc, #68]	; (8001824 <MX_USART3_UART_Init+0x4c>)
 80017de:	4a12      	ldr	r2, [pc, #72]	; (8001828 <MX_USART3_UART_Init+0x50>)
 80017e0:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 19200;
 80017e2:	4b10      	ldr	r3, [pc, #64]	; (8001824 <MX_USART3_UART_Init+0x4c>)
 80017e4:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 80017e8:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017ea:	4b0e      	ldr	r3, [pc, #56]	; (8001824 <MX_USART3_UART_Init+0x4c>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80017f0:	4b0c      	ldr	r3, [pc, #48]	; (8001824 <MX_USART3_UART_Init+0x4c>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80017f6:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <MX_USART3_UART_Init+0x4c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80017fc:	4b09      	ldr	r3, [pc, #36]	; (8001824 <MX_USART3_UART_Init+0x4c>)
 80017fe:	220c      	movs	r2, #12
 8001800:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001802:	4b08      	ldr	r3, [pc, #32]	; (8001824 <MX_USART3_UART_Init+0x4c>)
 8001804:	2200      	movs	r2, #0
 8001806:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001808:	4b06      	ldr	r3, [pc, #24]	; (8001824 <MX_USART3_UART_Init+0x4c>)
 800180a:	2200      	movs	r2, #0
 800180c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 800180e:	4805      	ldr	r0, [pc, #20]	; (8001824 <MX_USART3_UART_Init+0x4c>)
 8001810:	f003 f993 	bl	8004b3a <HAL_UART_Init>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 800181a:	f000 f89d 	bl	8001958 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20000550 	.word	0x20000550
 8001828:	40004800 	.word	0x40004800

0800182c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b08a      	sub	sp, #40	; 0x28
 8001830:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 8001832:	f107 0314 	add.w	r3, r7, #20
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	605a      	str	r2, [r3, #4]
 800183c:	609a      	str	r2, [r3, #8]
 800183e:	60da      	str	r2, [r3, #12]
 8001840:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001842:	2300      	movs	r3, #0
 8001844:	613b      	str	r3, [r7, #16]
 8001846:	4b40      	ldr	r3, [pc, #256]	; (8001948 <MX_GPIO_Init+0x11c>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	4a3f      	ldr	r2, [pc, #252]	; (8001948 <MX_GPIO_Init+0x11c>)
 800184c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001850:	6313      	str	r3, [r2, #48]	; 0x30
 8001852:	4b3d      	ldr	r3, [pc, #244]	; (8001948 <MX_GPIO_Init+0x11c>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800185a:	613b      	str	r3, [r7, #16]
 800185c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	4b39      	ldr	r3, [pc, #228]	; (8001948 <MX_GPIO_Init+0x11c>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	4a38      	ldr	r2, [pc, #224]	; (8001948 <MX_GPIO_Init+0x11c>)
 8001868:	f043 0304 	orr.w	r3, r3, #4
 800186c:	6313      	str	r3, [r2, #48]	; 0x30
 800186e:	4b36      	ldr	r3, [pc, #216]	; (8001948 <MX_GPIO_Init+0x11c>)
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	f003 0304 	and.w	r3, r3, #4
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	4b32      	ldr	r3, [pc, #200]	; (8001948 <MX_GPIO_Init+0x11c>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	4a31      	ldr	r2, [pc, #196]	; (8001948 <MX_GPIO_Init+0x11c>)
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	6313      	str	r3, [r2, #48]	; 0x30
 800188a:	4b2f      	ldr	r3, [pc, #188]	; (8001948 <MX_GPIO_Init+0x11c>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	60bb      	str	r3, [r7, #8]
 8001894:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001896:	2300      	movs	r3, #0
 8001898:	607b      	str	r3, [r7, #4]
 800189a:	4b2b      	ldr	r3, [pc, #172]	; (8001948 <MX_GPIO_Init+0x11c>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189e:	4a2a      	ldr	r2, [pc, #168]	; (8001948 <MX_GPIO_Init+0x11c>)
 80018a0:	f043 0302 	orr.w	r3, r3, #2
 80018a4:	6313      	str	r3, [r2, #48]	; 0x30
 80018a6:	4b28      	ldr	r3, [pc, #160]	; (8001948 <MX_GPIO_Init+0x11c>)
 80018a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	603b      	str	r3, [r7, #0]
 80018b6:	4b24      	ldr	r3, [pc, #144]	; (8001948 <MX_GPIO_Init+0x11c>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ba:	4a23      	ldr	r2, [pc, #140]	; (8001948 <MX_GPIO_Init+0x11c>)
 80018bc:	f043 0308 	orr.w	r3, r3, #8
 80018c0:	6313      	str	r3, [r2, #48]	; 0x30
 80018c2:	4b21      	ldr	r3, [pc, #132]	; (8001948 <MX_GPIO_Init+0x11c>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	f003 0308 	and.w	r3, r3, #8
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2102      	movs	r1, #2
 80018d2:	481e      	ldr	r0, [pc, #120]	; (800194c <MX_GPIO_Init+0x120>)
 80018d4:	f001 fa76 	bl	8002dc4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(RS485EN_GPIO_Port, RS485EN_Pin, GPIO_PIN_RESET);
 80018d8:	2200      	movs	r2, #0
 80018da:	2102      	movs	r1, #2
 80018dc:	481c      	ldr	r0, [pc, #112]	; (8001950 <MX_GPIO_Init+0x124>)
 80018de:	f001 fa71 	bl	8002dc4 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD,
 80018e2:	2200      	movs	r2, #0
 80018e4:	211f      	movs	r1, #31
 80018e6:	481b      	ldr	r0, [pc, #108]	; (8001954 <MX_GPIO_Init+0x128>)
 80018e8:	f001 fa6c 	bl	8002dc4 <HAL_GPIO_WritePin>
	GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4,
			GPIO_PIN_RESET);

	/*Configure GPIO pin : LED1_Pin */
	GPIO_InitStruct.Pin = LED1_Pin;
 80018ec:	2302      	movs	r3, #2
 80018ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f0:	2301      	movs	r3, #1
 80018f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f8:	2300      	movs	r3, #0
 80018fa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	4619      	mov	r1, r3
 8001902:	4812      	ldr	r0, [pc, #72]	; (800194c <MX_GPIO_Init+0x120>)
 8001904:	f001 f8c2 	bl	8002a8c <HAL_GPIO_Init>

	/*Configure GPIO pin : RS485EN_Pin */
	GPIO_InitStruct.Pin = RS485EN_Pin;
 8001908:	2302      	movs	r3, #2
 800190a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800190c:	2301      	movs	r3, #1
 800190e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001914:	2300      	movs	r3, #0
 8001916:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(RS485EN_GPIO_Port, &GPIO_InitStruct);
 8001918:	f107 0314 	add.w	r3, r7, #20
 800191c:	4619      	mov	r1, r3
 800191e:	480c      	ldr	r0, [pc, #48]	; (8001950 <MX_GPIO_Init+0x124>)
 8001920:	f001 f8b4 	bl	8002a8c <HAL_GPIO_Init>

	/*Configure GPIO pins : PD0 PD1 PD2 PD3
	 PD4 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3
 8001924:	231f      	movs	r3, #31
 8001926:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_4;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001928:	2301      	movs	r3, #1
 800192a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001930:	2300      	movs	r3, #0
 8001932:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	4619      	mov	r1, r3
 800193a:	4806      	ldr	r0, [pc, #24]	; (8001954 <MX_GPIO_Init+0x128>)
 800193c:	f001 f8a6 	bl	8002a8c <HAL_GPIO_Init>

}
 8001940:	bf00      	nop
 8001942:	3728      	adds	r7, #40	; 0x28
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	40023800 	.word	0x40023800
 800194c:	40020800 	.word	0x40020800
 8001950:	40020400 	.word	0x40020400
 8001954:	40020c00 	.word	0x40020c00

08001958 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800195c:	b672      	cpsid	i
}
 800195e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001960:	e7fe      	b.n	8001960 <Error_Handler+0x8>
	...

08001964 <sendData8>:

uint16_t packetCRC;
uint16_t rxCRC;

void sendData8(UART_HandleTypeDef *huart)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]

	while(HAL_UART_Receive(huart, rx485, 1, 1) != HAL_TIMEOUT)
 800196c:	bf00      	nop
 800196e:	2301      	movs	r3, #1
 8001970:	2201      	movs	r2, #1
 8001972:	490f      	ldr	r1, [pc, #60]	; (80019b0 <sendData8+0x4c>)
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f003 f9bf 	bl	8004cf8 <HAL_UART_Receive>
 800197a:	4603      	mov	r3, r0
 800197c:	2b03      	cmp	r3, #3
 800197e:	d1f6      	bne.n	800196e <sendData8+0xa>
		//dump serial rx buffer of any leftover/unexpected data
	}


	//VFD runs at 9600 baud or 1.2KB/s --- 8 bytes takes ~10ms
	HAL_GPIO_WritePin(RS485EN_GPIO_Port, RS485EN_Pin, 1);
 8001980:	2201      	movs	r2, #1
 8001982:	2102      	movs	r1, #2
 8001984:	480b      	ldr	r0, [pc, #44]	; (80019b4 <sendData8+0x50>)
 8001986:	f001 fa1d 	bl	8002dc4 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 800198a:	2005      	movs	r0, #5
 800198c:	f000 fbd0 	bl	8002130 <HAL_Delay>

	//blocking transmit 15ms timeout
	HAL_UART_Transmit(huart, wrMsg, 8, 15);
 8001990:	230f      	movs	r3, #15
 8001992:	2208      	movs	r2, #8
 8001994:	4908      	ldr	r1, [pc, #32]	; (80019b8 <sendData8+0x54>)
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f003 f91c 	bl	8004bd4 <HAL_UART_Transmit>
	//HAL_Delay(5);
	HAL_GPIO_WritePin(RS485EN_GPIO_Port, RS485EN_Pin, 0);
 800199c:	2200      	movs	r2, #0
 800199e:	2102      	movs	r1, #2
 80019a0:	4804      	ldr	r0, [pc, #16]	; (80019b4 <sendData8+0x50>)
 80019a2:	f001 fa0f 	bl	8002dc4 <HAL_GPIO_WritePin>

}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000208 	.word	0x20000208
 80019b4:	40020400 	.word	0x40020400
 80019b8:	20000200 	.word	0x20000200

080019bc <appendCRC8>:


void appendCRC8()
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
	uint16_t crc = crc_chk_value(wrMsg, 6);
 80019c2:	2106      	movs	r1, #6
 80019c4:	480b      	ldr	r0, [pc, #44]	; (80019f4 <appendCRC8+0x38>)
 80019c6:	f000 f817 	bl	80019f8 <crc_chk_value>
 80019ca:	4603      	mov	r3, r0
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	807b      	strh	r3, [r7, #2]

	//change to 8 bit pointer so we can separate the data
	uint8_t *crcValPtr = (uint8_t*) &crc;
 80019d0:	1cbb      	adds	r3, r7, #2
 80019d2:	607b      	str	r3, [r7, #4]

	//write first byte
	wrMsg[6] = *crcValPtr;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	781a      	ldrb	r2, [r3, #0]
 80019d8:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <appendCRC8+0x38>)
 80019da:	719a      	strb	r2, [r3, #6]
	crcValPtr++;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	3301      	adds	r3, #1
 80019e0:	607b      	str	r3, [r7, #4]
	//write second byte
	wrMsg[7] = *crcValPtr;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	781a      	ldrb	r2, [r3, #0]
 80019e6:	4b03      	ldr	r3, [pc, #12]	; (80019f4 <appendCRC8+0x38>)
 80019e8:	71da      	strb	r2, [r3, #7]
}
 80019ea:	bf00      	nop
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	20000200 	.word	0x20000200

080019f8 <crc_chk_value>:

	return checkEcho8(huart);
}

unsigned int crc_chk_value(uint8_t *data_value, uint8_t length)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b085      	sub	sp, #20
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	460b      	mov	r3, r1
 8001a02:	70fb      	strb	r3, [r7, #3]
	uint16_t crc_value = 0xFFFF;
 8001a04:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a08:	81fb      	strh	r3, [r7, #14]
	int i;
	while (length--)
 8001a0a:	e01f      	b.n	8001a4c <crc_chk_value+0x54>
	{
		crc_value ^= *data_value++;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	1c5a      	adds	r2, r3, #1
 8001a10:	607a      	str	r2, [r7, #4]
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	89fb      	ldrh	r3, [r7, #14]
 8001a18:	4053      	eors	r3, r2
 8001a1a:	81fb      	strh	r3, [r7, #14]
		for (i = 0; i < 8; i++)
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60bb      	str	r3, [r7, #8]
 8001a20:	e011      	b.n	8001a46 <crc_chk_value+0x4e>
		{
			if (crc_value & 0x0001)
 8001a22:	89fb      	ldrh	r3, [r7, #14]
 8001a24:	f003 0301 	and.w	r3, r3, #1
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d006      	beq.n	8001a3a <crc_chk_value+0x42>
				crc_value = (crc_value >> 1) ^ 0xA001;
 8001a2c:	89fb      	ldrh	r3, [r7, #14]
 8001a2e:	085b      	lsrs	r3, r3, #1
 8001a30:	b29a      	uxth	r2, r3
 8001a32:	4b0c      	ldr	r3, [pc, #48]	; (8001a64 <crc_chk_value+0x6c>)
 8001a34:	4053      	eors	r3, r2
 8001a36:	81fb      	strh	r3, [r7, #14]
 8001a38:	e002      	b.n	8001a40 <crc_chk_value+0x48>
			else
				crc_value = crc_value >> 1;
 8001a3a:	89fb      	ldrh	r3, [r7, #14]
 8001a3c:	085b      	lsrs	r3, r3, #1
 8001a3e:	81fb      	strh	r3, [r7, #14]
		for (i = 0; i < 8; i++)
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	3301      	adds	r3, #1
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	2b07      	cmp	r3, #7
 8001a4a:	ddea      	ble.n	8001a22 <crc_chk_value+0x2a>
	while (length--)
 8001a4c:	78fb      	ldrb	r3, [r7, #3]
 8001a4e:	1e5a      	subs	r2, r3, #1
 8001a50:	70fa      	strb	r2, [r7, #3]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d1da      	bne.n	8001a0c <crc_chk_value+0x14>
		}
	}
	return (crc_value);
 8001a56:	89fb      	ldrh	r3, [r7, #14]
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3714      	adds	r7, #20
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	ffffa001 	.word	0xffffa001

08001a68 <masterRd>:
{
	return wrMsg;
}

int masterRd(UART_HandleTypeDef *huart, struct SpindleData *spindle0)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]

	wrMsg[0] = 0x01;
 8001a72:	4b4a      	ldr	r3, [pc, #296]	; (8001b9c <masterRd+0x134>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	701a      	strb	r2, [r3, #0]
	wrMsg[1] = 0x03;
 8001a78:	4b48      	ldr	r3, [pc, #288]	; (8001b9c <masterRd+0x134>)
 8001a7a:	2203      	movs	r2, #3
 8001a7c:	705a      	strb	r2, [r3, #1]
	wrMsg[2] = 0xD0;
 8001a7e:	4b47      	ldr	r3, [pc, #284]	; (8001b9c <masterRd+0x134>)
 8001a80:	22d0      	movs	r2, #208	; 0xd0
 8001a82:	709a      	strb	r2, [r3, #2]
	wrMsg[3] = 0x01;
 8001a84:	4b45      	ldr	r3, [pc, #276]	; (8001b9c <masterRd+0x134>)
 8001a86:	2201      	movs	r2, #1
 8001a88:	70da      	strb	r2, [r3, #3]
	wrMsg[4] = 0x00;
 8001a8a:	4b44      	ldr	r3, [pc, #272]	; (8001b9c <masterRd+0x134>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	711a      	strb	r2, [r3, #4]
	wrMsg[5] = 0x03;
 8001a90:	4b42      	ldr	r3, [pc, #264]	; (8001b9c <masterRd+0x134>)
 8001a92:	2203      	movs	r2, #3
 8001a94:	715a      	strb	r2, [r3, #5]

	//overwritten by append CRC
	wrMsg[6] = 0x00;
 8001a96:	4b41      	ldr	r3, [pc, #260]	; (8001b9c <masterRd+0x134>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	719a      	strb	r2, [r3, #6]
	wrMsg[7] = 0x00;
 8001a9c:	4b3f      	ldr	r3, [pc, #252]	; (8001b9c <masterRd+0x134>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	71da      	strb	r2, [r3, #7]

	appendCRC8();
 8001aa2:	f7ff ff8b 	bl	80019bc <appendCRC8>


	sendData8(huart);
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f7ff ff5c 	bl	8001964 <sendData8>

	//TODO check for rx errors
	if(HAL_UART_Receive(huart, rx485, 11, 200) == HAL_TIMEOUT)
 8001aac:	23c8      	movs	r3, #200	; 0xc8
 8001aae:	220b      	movs	r2, #11
 8001ab0:	493b      	ldr	r1, [pc, #236]	; (8001ba0 <masterRd+0x138>)
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f003 f920 	bl	8004cf8 <HAL_UART_Receive>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b03      	cmp	r3, #3
 8001abc:	d101      	bne.n	8001ac2 <masterRd+0x5a>
	{
		return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e068      	b.n	8001b94 <masterRd+0x12c>
	}

	rxCRC = crc_chk_value(rx485, 9);
 8001ac2:	2109      	movs	r1, #9
 8001ac4:	4836      	ldr	r0, [pc, #216]	; (8001ba0 <masterRd+0x138>)
 8001ac6:	f7ff ff97 	bl	80019f8 <crc_chk_value>
 8001aca:	4603      	mov	r3, r0
 8001acc:	b29a      	uxth	r2, r3
 8001ace:	4b35      	ldr	r3, [pc, #212]	; (8001ba4 <masterRd+0x13c>)
 8001ad0:	801a      	strh	r2, [r3, #0]


	//lmao its midnight and i realized endinenness is fuc ked
	packetCRC = (rx485[10] << 8) | rx485[9];
 8001ad2:	4b33      	ldr	r3, [pc, #204]	; (8001ba0 <masterRd+0x138>)
 8001ad4:	7a9b      	ldrb	r3, [r3, #10]
 8001ad6:	021b      	lsls	r3, r3, #8
 8001ad8:	b21a      	sxth	r2, r3
 8001ada:	4b31      	ldr	r3, [pc, #196]	; (8001ba0 <masterRd+0x138>)
 8001adc:	7a5b      	ldrb	r3, [r3, #9]
 8001ade:	b21b      	sxth	r3, r3
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	b21b      	sxth	r3, r3
 8001ae4:	b29a      	uxth	r2, r3
 8001ae6:	4b30      	ldr	r3, [pc, #192]	; (8001ba8 <masterRd+0x140>)
 8001ae8:	801a      	strh	r2, [r3, #0]


	if (packetCRC != rxCRC)
 8001aea:	4b2f      	ldr	r3, [pc, #188]	; (8001ba8 <masterRd+0x140>)
 8001aec:	881a      	ldrh	r2, [r3, #0]
 8001aee:	4b2d      	ldr	r3, [pc, #180]	; (8001ba4 <masterRd+0x13c>)
 8001af0:	881b      	ldrh	r3, [r3, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d001      	beq.n	8001afa <masterRd+0x92>
	{
		//error code 4 - CRC failed
		return 4;
 8001af6:	2304      	movs	r3, #4
 8001af8:	e04c      	b.n	8001b94 <masterRd+0x12c>

//	spindle0->current = rx485[3];
//	spindle0->current <<= 8;
//	spindle0->current |= rx485[4];

	spindle0->current = (rx485[3] << 8) | rx485[4];
 8001afa:	4b29      	ldr	r3, [pc, #164]	; (8001ba0 <masterRd+0x138>)
 8001afc:	78db      	ldrb	r3, [r3, #3]
 8001afe:	021b      	lsls	r3, r3, #8
 8001b00:	b21a      	sxth	r2, r3
 8001b02:	4b27      	ldr	r3, [pc, #156]	; (8001ba0 <masterRd+0x138>)
 8001b04:	791b      	ldrb	r3, [r3, #4]
 8001b06:	b21b      	sxth	r3, r3
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	b21b      	sxth	r3, r3
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	801a      	strh	r2, [r3, #0]

	//TODO delete whichever method doesnt work
	altI = (rx485[3] << 8) | rx485[4];
 8001b12:	4b23      	ldr	r3, [pc, #140]	; (8001ba0 <masterRd+0x138>)
 8001b14:	78db      	ldrb	r3, [r3, #3]
 8001b16:	021b      	lsls	r3, r3, #8
 8001b18:	b21a      	sxth	r2, r3
 8001b1a:	4b21      	ldr	r3, [pc, #132]	; (8001ba0 <masterRd+0x138>)
 8001b1c:	791b      	ldrb	r3, [r3, #4]
 8001b1e:	b21b      	sxth	r3, r3
 8001b20:	4313      	orrs	r3, r2
 8001b22:	b21b      	sxth	r3, r3
 8001b24:	b29a      	uxth	r2, r3
 8001b26:	4b21      	ldr	r3, [pc, #132]	; (8001bac <masterRd+0x144>)
 8001b28:	801a      	strh	r2, [r3, #0]

	spindle0->voltage = rx485[5];
 8001b2a:	4b1d      	ldr	r3, [pc, #116]	; (8001ba0 <masterRd+0x138>)
 8001b2c:	795b      	ldrb	r3, [r3, #5]
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	805a      	strh	r2, [r3, #2]
	spindle0->voltage <<= 8;
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	885b      	ldrh	r3, [r3, #2]
 8001b38:	021b      	lsls	r3, r3, #8
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	805a      	strh	r2, [r3, #2]
	spindle0->voltage |= rx485[6];
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	885a      	ldrh	r2, [r3, #2]
 8001b44:	4b16      	ldr	r3, [pc, #88]	; (8001ba0 <masterRd+0x138>)
 8001b46:	799b      	ldrb	r3, [r3, #6]
 8001b48:	b29b      	uxth	r3, r3
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	b29a      	uxth	r2, r3
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	805a      	strh	r2, [r3, #2]

	spindle0->rpm = rx485[7];
 8001b52:	4b13      	ldr	r3, [pc, #76]	; (8001ba0 <masterRd+0x138>)
 8001b54:	79db      	ldrb	r3, [r3, #7]
 8001b56:	b29a      	uxth	r2, r3
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	809a      	strh	r2, [r3, #4]
	spindle0->rpm <<= 8;
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	889b      	ldrh	r3, [r3, #4]
 8001b60:	021b      	lsls	r3, r3, #8
 8001b62:	b29a      	uxth	r2, r3
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	809a      	strh	r2, [r3, #4]
	spindle0->rpm |= rx485[8];
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	889a      	ldrh	r2, [r3, #4]
 8001b6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ba0 <masterRd+0x138>)
 8001b6e:	7a1b      	ldrb	r3, [r3, #8]
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	4313      	orrs	r3, r2
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	809a      	strh	r2, [r3, #4]

	//TODO delete whichever method doesnt work
	altRPM = (rx485[7] << 8) | rx485[8];
 8001b7a:	4b09      	ldr	r3, [pc, #36]	; (8001ba0 <masterRd+0x138>)
 8001b7c:	79db      	ldrb	r3, [r3, #7]
 8001b7e:	021b      	lsls	r3, r3, #8
 8001b80:	b21a      	sxth	r2, r3
 8001b82:	4b07      	ldr	r3, [pc, #28]	; (8001ba0 <masterRd+0x138>)
 8001b84:	7a1b      	ldrb	r3, [r3, #8]
 8001b86:	b21b      	sxth	r3, r3
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	b21b      	sxth	r3, r3
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	4b08      	ldr	r3, [pc, #32]	; (8001bb0 <masterRd+0x148>)
 8001b90:	801a      	strh	r2, [r3, #0]
	return 0;
 8001b92:	2300      	movs	r3, #0

}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20000200 	.word	0x20000200
 8001ba0:	20000208 	.word	0x20000208
 8001ba4:	2000059a 	.word	0x2000059a
 8001ba8:	20000598 	.word	0x20000598
 8001bac:	20000596 	.word	0x20000596
 8001bb0:	20000594 	.word	0x20000594

08001bb4 <altGetI>:


uint16_t altGetI()
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	af00      	add	r7, sp, #0
	return altI;
 8001bb8:	4b03      	ldr	r3, [pc, #12]	; (8001bc8 <altGetI+0x14>)
 8001bba:	881b      	ldrh	r3, [r3, #0]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	20000596 	.word	0x20000596

08001bcc <altGetRPM>:
uint16_t altGetRPM()
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
	return altRPM;
 8001bd0:	4b03      	ldr	r3, [pc, #12]	; (8001be0 <altGetRPM+0x14>)
 8001bd2:	881b      	ldrh	r3, [r3, #0]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	20000594 	.word	0x20000594

08001be4 <getRxCRC>:
{
	return packetCRC;
}

uint16_t getRxCRC()
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
	return rxCRC;
 8001be8:	4b03      	ldr	r3, [pc, #12]	; (8001bf8 <getRxCRC+0x14>)
 8001bea:	881b      	ldrh	r3, [r3, #0]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	2000059a 	.word	0x2000059a

08001bfc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	607b      	str	r3, [r7, #4]
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c0a:	4a0f      	ldr	r2, [pc, #60]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c10:	6453      	str	r3, [r2, #68]	; 0x44
 8001c12:	4b0d      	ldr	r3, [pc, #52]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c1a:	607b      	str	r3, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	603b      	str	r3, [r7, #0]
 8001c22:	4b09      	ldr	r3, [pc, #36]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	4a08      	ldr	r2, [pc, #32]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2e:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <HAL_MspInit+0x4c>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	603b      	str	r3, [r7, #0]
 8001c38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	40023800 	.word	0x40023800

08001c4c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08c      	sub	sp, #48	; 0x30
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 031c 	add.w	r3, r7, #28
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a2e      	ldr	r2, [pc, #184]	; (8001d24 <HAL_ADC_MspInit+0xd8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d128      	bne.n	8001cc0 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	61bb      	str	r3, [r7, #24]
 8001c72:	4b2d      	ldr	r3, [pc, #180]	; (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c76:	4a2c      	ldr	r2, [pc, #176]	; (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001c78:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c7e:	4b2a      	ldr	r3, [pc, #168]	; (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c86:	61bb      	str	r3, [r7, #24]
 8001c88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	617b      	str	r3, [r7, #20]
 8001c8e:	4b26      	ldr	r3, [pc, #152]	; (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	4a25      	ldr	r2, [pc, #148]	; (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6313      	str	r3, [r2, #48]	; 0x30
 8001c9a:	4b23      	ldr	r3, [pc, #140]	; (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	617b      	str	r3, [r7, #20]
 8001ca4:	697b      	ldr	r3, [r7, #20]
    /**ADC2 GPIO Configuration
    PA1     ------> ADC2_IN1
    PA2     ------> ADC2_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001ca6:	2306      	movs	r3, #6
 8001ca8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001caa:	2303      	movs	r3, #3
 8001cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb2:	f107 031c 	add.w	r3, r7, #28
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	481c      	ldr	r0, [pc, #112]	; (8001d2c <HAL_ADC_MspInit+0xe0>)
 8001cba:	f000 fee7 	bl	8002a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001cbe:	e02c      	b.n	8001d1a <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC3)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a1a      	ldr	r2, [pc, #104]	; (8001d30 <HAL_ADC_MspInit+0xe4>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d127      	bne.n	8001d1a <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	613b      	str	r3, [r7, #16]
 8001cce:	4b16      	ldr	r3, [pc, #88]	; (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd2:	4a15      	ldr	r2, [pc, #84]	; (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001cd4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cda:	4b13      	ldr	r3, [pc, #76]	; (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ce2:	613b      	str	r3, [r7, #16]
 8001ce4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	60fb      	str	r3, [r7, #12]
 8001cea:	4b0f      	ldr	r3, [pc, #60]	; (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	4a0e      	ldr	r2, [pc, #56]	; (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001cf0:	f043 0301 	orr.w	r3, r3, #1
 8001cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cf6:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	60fb      	str	r3, [r7, #12]
 8001d00:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d02:	2308      	movs	r3, #8
 8001d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d06:	2303      	movs	r3, #3
 8001d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0e:	f107 031c 	add.w	r3, r7, #28
 8001d12:	4619      	mov	r1, r3
 8001d14:	4805      	ldr	r0, [pc, #20]	; (8001d2c <HAL_ADC_MspInit+0xe0>)
 8001d16:	f000 feb9 	bl	8002a8c <HAL_GPIO_Init>
}
 8001d1a:	bf00      	nop
 8001d1c:	3730      	adds	r7, #48	; 0x30
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40012100 	.word	0x40012100
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40020000 	.word	0x40020000
 8001d30:	40012200 	.word	0x40012200

08001d34 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b08a      	sub	sp, #40	; 0x28
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3c:	f107 0314 	add.w	r3, r7, #20
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
 8001d4a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a20      	ldr	r2, [pc, #128]	; (8001dd4 <HAL_CAN_MspInit+0xa0>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d13a      	bne.n	8001dcc <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001d56:	2300      	movs	r3, #0
 8001d58:	613b      	str	r3, [r7, #16]
 8001d5a:	4b1f      	ldr	r3, [pc, #124]	; (8001dd8 <HAL_CAN_MspInit+0xa4>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5e:	4a1e      	ldr	r2, [pc, #120]	; (8001dd8 <HAL_CAN_MspInit+0xa4>)
 8001d60:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001d64:	6413      	str	r3, [r2, #64]	; 0x40
 8001d66:	4b1c      	ldr	r3, [pc, #112]	; (8001dd8 <HAL_CAN_MspInit+0xa4>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001d6e:	613b      	str	r3, [r7, #16]
 8001d70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d72:	2300      	movs	r3, #0
 8001d74:	60fb      	str	r3, [r7, #12]
 8001d76:	4b18      	ldr	r3, [pc, #96]	; (8001dd8 <HAL_CAN_MspInit+0xa4>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d7a:	4a17      	ldr	r2, [pc, #92]	; (8001dd8 <HAL_CAN_MspInit+0xa4>)
 8001d7c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d80:	6413      	str	r3, [r2, #64]	; 0x40
 8001d82:	4b15      	ldr	r3, [pc, #84]	; (8001dd8 <HAL_CAN_MspInit+0xa4>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d8a:	60fb      	str	r3, [r7, #12]
 8001d8c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60bb      	str	r3, [r7, #8]
 8001d92:	4b11      	ldr	r3, [pc, #68]	; (8001dd8 <HAL_CAN_MspInit+0xa4>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	4a10      	ldr	r2, [pc, #64]	; (8001dd8 <HAL_CAN_MspInit+0xa4>)
 8001d98:	f043 0302 	orr.w	r3, r3, #2
 8001d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d9e:	4b0e      	ldr	r3, [pc, #56]	; (8001dd8 <HAL_CAN_MspInit+0xa4>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	60bb      	str	r3, [r7, #8]
 8001da8:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB12     ------> CAN2_RX
    PB13     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001daa:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001dae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db0:	2302      	movs	r3, #2
 8001db2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db8:	2303      	movs	r3, #3
 8001dba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001dbc:	2309      	movs	r3, #9
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc0:	f107 0314 	add.w	r3, r7, #20
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	4805      	ldr	r0, [pc, #20]	; (8001ddc <HAL_CAN_MspInit+0xa8>)
 8001dc8:	f000 fe60 	bl	8002a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001dcc:	bf00      	nop
 8001dce:	3728      	adds	r7, #40	; 0x28
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	40006800 	.word	0x40006800
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	40020400 	.word	0x40020400

08001de0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08a      	sub	sp, #40	; 0x28
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de8:	f107 0314 	add.w	r3, r7, #20
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
 8001df0:	605a      	str	r2, [r3, #4]
 8001df2:	609a      	str	r2, [r3, #8]
 8001df4:	60da      	str	r2, [r3, #12]
 8001df6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a19      	ldr	r2, [pc, #100]	; (8001e64 <HAL_SPI_MspInit+0x84>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d12b      	bne.n	8001e5a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	613b      	str	r3, [r7, #16]
 8001e06:	4b18      	ldr	r3, [pc, #96]	; (8001e68 <HAL_SPI_MspInit+0x88>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0a:	4a17      	ldr	r2, [pc, #92]	; (8001e68 <HAL_SPI_MspInit+0x88>)
 8001e0c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001e10:	6453      	str	r3, [r2, #68]	; 0x44
 8001e12:	4b15      	ldr	r3, [pc, #84]	; (8001e68 <HAL_SPI_MspInit+0x88>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e1a:	613b      	str	r3, [r7, #16]
 8001e1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	4b11      	ldr	r3, [pc, #68]	; (8001e68 <HAL_SPI_MspInit+0x88>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	4a10      	ldr	r2, [pc, #64]	; (8001e68 <HAL_SPI_MspInit+0x88>)
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2e:	4b0e      	ldr	r3, [pc, #56]	; (8001e68 <HAL_SPI_MspInit+0x88>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001e3a:	23f0      	movs	r3, #240	; 0xf0
 8001e3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e46:	2303      	movs	r3, #3
 8001e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e4a:	2305      	movs	r3, #5
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4e:	f107 0314 	add.w	r3, r7, #20
 8001e52:	4619      	mov	r1, r3
 8001e54:	4805      	ldr	r0, [pc, #20]	; (8001e6c <HAL_SPI_MspInit+0x8c>)
 8001e56:	f000 fe19 	bl	8002a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001e5a:	bf00      	nop
 8001e5c:	3728      	adds	r7, #40	; 0x28
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40013000 	.word	0x40013000
 8001e68:	40023800 	.word	0x40023800
 8001e6c:	40020000 	.word	0x40020000

08001e70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	; 0x28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a19      	ldr	r2, [pc, #100]	; (8001ef4 <HAL_UART_MspInit+0x84>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d12c      	bne.n	8001eec <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	613b      	str	r3, [r7, #16]
 8001e96:	4b18      	ldr	r3, [pc, #96]	; (8001ef8 <HAL_UART_MspInit+0x88>)
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	4a17      	ldr	r2, [pc, #92]	; (8001ef8 <HAL_UART_MspInit+0x88>)
 8001e9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ea0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea2:	4b15      	ldr	r3, [pc, #84]	; (8001ef8 <HAL_UART_MspInit+0x88>)
 8001ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ea6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <HAL_UART_MspInit+0x88>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	4a10      	ldr	r2, [pc, #64]	; (8001ef8 <HAL_UART_MspInit+0x88>)
 8001eb8:	f043 0302 	orr.w	r3, r3, #2
 8001ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	; (8001ef8 <HAL_UART_MspInit+0x88>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001eca:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed8:	2303      	movs	r3, #3
 8001eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001edc:	2307      	movs	r3, #7
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4805      	ldr	r0, [pc, #20]	; (8001efc <HAL_UART_MspInit+0x8c>)
 8001ee8:	f000 fdd0 	bl	8002a8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001eec:	bf00      	nop
 8001eee:	3728      	adds	r7, #40	; 0x28
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40004800 	.word	0x40004800
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	40020400 	.word	0x40020400

08001f00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f04:	e7fe      	b.n	8001f04 <NMI_Handler+0x4>

08001f06 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f06:	b480      	push	{r7}
 8001f08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f0a:	e7fe      	b.n	8001f0a <HardFault_Handler+0x4>

08001f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f10:	e7fe      	b.n	8001f10 <MemManage_Handler+0x4>

08001f12 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f12:	b480      	push	{r7}
 8001f14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f16:	e7fe      	b.n	8001f16 <BusFault_Handler+0x4>

08001f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f1c:	e7fe      	b.n	8001f1c <UsageFault_Handler+0x4>

08001f1e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f1e:	b480      	push	{r7}
 8001f20:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f22:	bf00      	nop
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr

08001f2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr

08001f3a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f4c:	f000 f8d0 	bl	80020f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001f58:	4802      	ldr	r0, [pc, #8]	; (8001f64 <OTG_FS_IRQHandler+0x10>)
 8001f5a:	f001 f89c 	bl	8003096 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20001a78 	.word	0x20001a78

08001f68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b086      	sub	sp, #24
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f70:	4a14      	ldr	r2, [pc, #80]	; (8001fc4 <_sbrk+0x5c>)
 8001f72:	4b15      	ldr	r3, [pc, #84]	; (8001fc8 <_sbrk+0x60>)
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f7c:	4b13      	ldr	r3, [pc, #76]	; (8001fcc <_sbrk+0x64>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d102      	bne.n	8001f8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f84:	4b11      	ldr	r3, [pc, #68]	; (8001fcc <_sbrk+0x64>)
 8001f86:	4a12      	ldr	r2, [pc, #72]	; (8001fd0 <_sbrk+0x68>)
 8001f88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f8a:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <_sbrk+0x64>)
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4413      	add	r3, r2
 8001f92:	693a      	ldr	r2, [r7, #16]
 8001f94:	429a      	cmp	r2, r3
 8001f96:	d207      	bcs.n	8001fa8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f98:	f006 fee2 	bl	8008d60 <__errno>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	220c      	movs	r2, #12
 8001fa0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa6:	e009      	b.n	8001fbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fa8:	4b08      	ldr	r3, [pc, #32]	; (8001fcc <_sbrk+0x64>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fae:	4b07      	ldr	r3, [pc, #28]	; (8001fcc <_sbrk+0x64>)
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	4a05      	ldr	r2, [pc, #20]	; (8001fcc <_sbrk+0x64>)
 8001fb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fba:	68fb      	ldr	r3, [r7, #12]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3718      	adds	r7, #24
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	20020000 	.word	0x20020000
 8001fc8:	00000400 	.word	0x00000400
 8001fcc:	2000059c 	.word	0x2000059c
 8001fd0:	200020b0 	.word	0x200020b0

08001fd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fd8:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <SystemInit+0x20>)
 8001fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fde:	4a05      	ldr	r2, [pc, #20]	; (8001ff4 <SystemInit+0x20>)
 8001fe0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fe4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fe8:	bf00      	nop
 8001fea:	46bd      	mov	sp, r7
 8001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff0:	4770      	bx	lr
 8001ff2:	bf00      	nop
 8001ff4:	e000ed00 	.word	0xe000ed00

08001ff8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ff8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002030 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ffc:	480d      	ldr	r0, [pc, #52]	; (8002034 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ffe:	490e      	ldr	r1, [pc, #56]	; (8002038 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002000:	4a0e      	ldr	r2, [pc, #56]	; (800203c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002002:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002004:	e002      	b.n	800200c <LoopCopyDataInit>

08002006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800200a:	3304      	adds	r3, #4

0800200c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800200c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800200e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002010:	d3f9      	bcc.n	8002006 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002012:	4a0b      	ldr	r2, [pc, #44]	; (8002040 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002014:	4c0b      	ldr	r4, [pc, #44]	; (8002044 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002018:	e001      	b.n	800201e <LoopFillZerobss>

0800201a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800201a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800201c:	3204      	adds	r2, #4

0800201e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800201e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002020:	d3fb      	bcc.n	800201a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002022:	f7ff ffd7 	bl	8001fd4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002026:	f006 fea1 	bl	8008d6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800202a:	f7ff f889 	bl	8001140 <main>
  bx  lr    
 800202e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002030:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002034:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002038:	20000420 	.word	0x20000420
  ldr r2, =_sidata
 800203c:	080099e0 	.word	0x080099e0
  ldr r2, =_sbss
 8002040:	20000420 	.word	0x20000420
  ldr r4, =_ebss
 8002044:	200020b0 	.word	0x200020b0

08002048 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002048:	e7fe      	b.n	8002048 <ADC_IRQHandler>
	...

0800204c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002050:	4b0e      	ldr	r3, [pc, #56]	; (800208c <HAL_Init+0x40>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a0d      	ldr	r2, [pc, #52]	; (800208c <HAL_Init+0x40>)
 8002056:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800205a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800205c:	4b0b      	ldr	r3, [pc, #44]	; (800208c <HAL_Init+0x40>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a0a      	ldr	r2, [pc, #40]	; (800208c <HAL_Init+0x40>)
 8002062:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002066:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002068:	4b08      	ldr	r3, [pc, #32]	; (800208c <HAL_Init+0x40>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a07      	ldr	r2, [pc, #28]	; (800208c <HAL_Init+0x40>)
 800206e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002072:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002074:	2003      	movs	r0, #3
 8002076:	f000 fcc3 	bl	8002a00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800207a:	2000      	movs	r0, #0
 800207c:	f000 f808 	bl	8002090 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002080:	f7ff fdbc 	bl	8001bfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40023c00 	.word	0x40023c00

08002090 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002098:	4b12      	ldr	r3, [pc, #72]	; (80020e4 <HAL_InitTick+0x54>)
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	4b12      	ldr	r3, [pc, #72]	; (80020e8 <HAL_InitTick+0x58>)
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	4619      	mov	r1, r3
 80020a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ae:	4618      	mov	r0, r3
 80020b0:	f000 fcdf 	bl	8002a72 <HAL_SYSTICK_Config>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e00e      	b.n	80020dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2b0f      	cmp	r3, #15
 80020c2:	d80a      	bhi.n	80020da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020c4:	2200      	movs	r2, #0
 80020c6:	6879      	ldr	r1, [r7, #4]
 80020c8:	f04f 30ff 	mov.w	r0, #4294967295
 80020cc:	f000 fca3 	bl	8002a16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020d0:	4a06      	ldr	r2, [pc, #24]	; (80020ec <HAL_InitTick+0x5c>)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
 80020d8:	e000      	b.n	80020dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020da:	2301      	movs	r3, #1
}
 80020dc:	4618      	mov	r0, r3
 80020de:	3708      	adds	r7, #8
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	2000023c 	.word	0x2000023c
 80020e8:	20000244 	.word	0x20000244
 80020ec:	20000240 	.word	0x20000240

080020f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020f4:	4b06      	ldr	r3, [pc, #24]	; (8002110 <HAL_IncTick+0x20>)
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	461a      	mov	r2, r3
 80020fa:	4b06      	ldr	r3, [pc, #24]	; (8002114 <HAL_IncTick+0x24>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4413      	add	r3, r2
 8002100:	4a04      	ldr	r2, [pc, #16]	; (8002114 <HAL_IncTick+0x24>)
 8002102:	6013      	str	r3, [r2, #0]
}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	20000244 	.word	0x20000244
 8002114:	200005a0 	.word	0x200005a0

08002118 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  return uwTick;
 800211c:	4b03      	ldr	r3, [pc, #12]	; (800212c <HAL_GetTick+0x14>)
 800211e:	681b      	ldr	r3, [r3, #0]
}
 8002120:	4618      	mov	r0, r3
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	200005a0 	.word	0x200005a0

08002130 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002138:	f7ff ffee 	bl	8002118 <HAL_GetTick>
 800213c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002148:	d005      	beq.n	8002156 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800214a:	4b0a      	ldr	r3, [pc, #40]	; (8002174 <HAL_Delay+0x44>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	461a      	mov	r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	4413      	add	r3, r2
 8002154:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002156:	bf00      	nop
 8002158:	f7ff ffde 	bl	8002118 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	68fa      	ldr	r2, [r7, #12]
 8002164:	429a      	cmp	r2, r3
 8002166:	d8f7      	bhi.n	8002158 <HAL_Delay+0x28>
  {
  }
}
 8002168:	bf00      	nop
 800216a:	bf00      	nop
 800216c:	3710      	adds	r7, #16
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	20000244 	.word	0x20000244

08002178 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002180:	2300      	movs	r3, #0
 8002182:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d101      	bne.n	800218e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e033      	b.n	80021f6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002192:	2b00      	cmp	r3, #0
 8002194:	d109      	bne.n	80021aa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f7ff fd58 	bl	8001c4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ae:	f003 0310 	and.w	r3, r3, #16
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d118      	bne.n	80021e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80021be:	f023 0302 	bic.w	r3, r3, #2
 80021c2:	f043 0202 	orr.w	r2, r3, #2
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 f93a 	bl	8002444 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021da:	f023 0303 	bic.w	r3, r3, #3
 80021de:	f043 0201 	orr.w	r2, r3, #1
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	641a      	str	r2, [r3, #64]	; 0x40
 80021e6:	e001      	b.n	80021ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80021f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3710      	adds	r7, #16
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
	...

08002200 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800220a:	2300      	movs	r3, #0
 800220c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002214:	2b01      	cmp	r3, #1
 8002216:	d101      	bne.n	800221c <HAL_ADC_ConfigChannel+0x1c>
 8002218:	2302      	movs	r3, #2
 800221a:	e105      	b.n	8002428 <HAL_ADC_ConfigChannel+0x228>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2201      	movs	r2, #1
 8002220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2b09      	cmp	r3, #9
 800222a:	d925      	bls.n	8002278 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	68d9      	ldr	r1, [r3, #12]
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	b29b      	uxth	r3, r3
 8002238:	461a      	mov	r2, r3
 800223a:	4613      	mov	r3, r2
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	4413      	add	r3, r2
 8002240:	3b1e      	subs	r3, #30
 8002242:	2207      	movs	r2, #7
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43da      	mvns	r2, r3
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	400a      	ands	r2, r1
 8002250:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68d9      	ldr	r1, [r3, #12]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	689a      	ldr	r2, [r3, #8]
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	b29b      	uxth	r3, r3
 8002262:	4618      	mov	r0, r3
 8002264:	4603      	mov	r3, r0
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	4403      	add	r3, r0
 800226a:	3b1e      	subs	r3, #30
 800226c:	409a      	lsls	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	60da      	str	r2, [r3, #12]
 8002276:	e022      	b.n	80022be <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	6919      	ldr	r1, [r3, #16]
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	b29b      	uxth	r3, r3
 8002284:	461a      	mov	r2, r3
 8002286:	4613      	mov	r3, r2
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	4413      	add	r3, r2
 800228c:	2207      	movs	r2, #7
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43da      	mvns	r2, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	400a      	ands	r2, r1
 800229a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	6919      	ldr	r1, [r3, #16]
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	689a      	ldr	r2, [r3, #8]
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	4618      	mov	r0, r3
 80022ae:	4603      	mov	r3, r0
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	4403      	add	r3, r0
 80022b4:	409a      	lsls	r2, r3
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	430a      	orrs	r2, r1
 80022bc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	2b06      	cmp	r3, #6
 80022c4:	d824      	bhi.n	8002310 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685a      	ldr	r2, [r3, #4]
 80022d0:	4613      	mov	r3, r2
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	4413      	add	r3, r2
 80022d6:	3b05      	subs	r3, #5
 80022d8:	221f      	movs	r2, #31
 80022da:	fa02 f303 	lsl.w	r3, r2, r3
 80022de:	43da      	mvns	r2, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	400a      	ands	r2, r1
 80022e6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	4618      	mov	r0, r3
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685a      	ldr	r2, [r3, #4]
 80022fa:	4613      	mov	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4413      	add	r3, r2
 8002300:	3b05      	subs	r3, #5
 8002302:	fa00 f203 	lsl.w	r2, r0, r3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	635a      	str	r2, [r3, #52]	; 0x34
 800230e:	e04c      	b.n	80023aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	2b0c      	cmp	r3, #12
 8002316:	d824      	bhi.n	8002362 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	685a      	ldr	r2, [r3, #4]
 8002322:	4613      	mov	r3, r2
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	4413      	add	r3, r2
 8002328:	3b23      	subs	r3, #35	; 0x23
 800232a:	221f      	movs	r2, #31
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	43da      	mvns	r2, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	400a      	ands	r2, r1
 8002338:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	b29b      	uxth	r3, r3
 8002346:	4618      	mov	r0, r3
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685a      	ldr	r2, [r3, #4]
 800234c:	4613      	mov	r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	4413      	add	r3, r2
 8002352:	3b23      	subs	r3, #35	; 0x23
 8002354:	fa00 f203 	lsl.w	r2, r0, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	430a      	orrs	r2, r1
 800235e:	631a      	str	r2, [r3, #48]	; 0x30
 8002360:	e023      	b.n	80023aa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685a      	ldr	r2, [r3, #4]
 800236c:	4613      	mov	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	4413      	add	r3, r2
 8002372:	3b41      	subs	r3, #65	; 0x41
 8002374:	221f      	movs	r2, #31
 8002376:	fa02 f303 	lsl.w	r3, r2, r3
 800237a:	43da      	mvns	r2, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	400a      	ands	r2, r1
 8002382:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	b29b      	uxth	r3, r3
 8002390:	4618      	mov	r0, r3
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685a      	ldr	r2, [r3, #4]
 8002396:	4613      	mov	r3, r2
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	4413      	add	r3, r2
 800239c:	3b41      	subs	r3, #65	; 0x41
 800239e:	fa00 f203 	lsl.w	r2, r0, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	430a      	orrs	r2, r1
 80023a8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023aa:	4b22      	ldr	r3, [pc, #136]	; (8002434 <HAL_ADC_ConfigChannel+0x234>)
 80023ac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4a21      	ldr	r2, [pc, #132]	; (8002438 <HAL_ADC_ConfigChannel+0x238>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d109      	bne.n	80023cc <HAL_ADC_ConfigChannel+0x1cc>
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2b12      	cmp	r3, #18
 80023be:	d105      	bne.n	80023cc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a19      	ldr	r2, [pc, #100]	; (8002438 <HAL_ADC_ConfigChannel+0x238>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d123      	bne.n	800241e <HAL_ADC_ConfigChannel+0x21e>
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2b10      	cmp	r3, #16
 80023dc:	d003      	beq.n	80023e6 <HAL_ADC_ConfigChannel+0x1e6>
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2b11      	cmp	r3, #17
 80023e4:	d11b      	bne.n	800241e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	2b10      	cmp	r3, #16
 80023f8:	d111      	bne.n	800241e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80023fa:	4b10      	ldr	r3, [pc, #64]	; (800243c <HAL_ADC_ConfigChannel+0x23c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a10      	ldr	r2, [pc, #64]	; (8002440 <HAL_ADC_ConfigChannel+0x240>)
 8002400:	fba2 2303 	umull	r2, r3, r2, r3
 8002404:	0c9a      	lsrs	r2, r3, #18
 8002406:	4613      	mov	r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	4413      	add	r3, r2
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002410:	e002      	b.n	8002418 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	3b01      	subs	r3, #1
 8002416:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002418:	68bb      	ldr	r3, [r7, #8]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d1f9      	bne.n	8002412 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002426:	2300      	movs	r3, #0
}
 8002428:	4618      	mov	r0, r3
 800242a:	3714      	adds	r7, #20
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	40012300 	.word	0x40012300
 8002438:	40012000 	.word	0x40012000
 800243c:	2000023c 	.word	0x2000023c
 8002440:	431bde83 	.word	0x431bde83

08002444 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800244c:	4b79      	ldr	r3, [pc, #484]	; (8002634 <ADC_Init+0x1f0>)
 800244e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	685a      	ldr	r2, [r3, #4]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	431a      	orrs	r2, r3
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002478:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	6859      	ldr	r1, [r3, #4]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	691b      	ldr	r3, [r3, #16]
 8002484:	021a      	lsls	r2, r3, #8
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	430a      	orrs	r2, r1
 800248c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	685a      	ldr	r2, [r3, #4]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800249c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	6859      	ldr	r1, [r3, #4]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689a      	ldr	r2, [r3, #8]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	430a      	orrs	r2, r1
 80024ae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	689a      	ldr	r2, [r3, #8]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6899      	ldr	r1, [r3, #8]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	68da      	ldr	r2, [r3, #12]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d6:	4a58      	ldr	r2, [pc, #352]	; (8002638 <ADC_Init+0x1f4>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d022      	beq.n	8002522 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	689a      	ldr	r2, [r3, #8]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80024ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6899      	ldr	r1, [r3, #8]
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	430a      	orrs	r2, r1
 80024fc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	689a      	ldr	r2, [r3, #8]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800250c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6899      	ldr	r1, [r3, #8]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	430a      	orrs	r2, r1
 800251e:	609a      	str	r2, [r3, #8]
 8002520:	e00f      	b.n	8002542 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	689a      	ldr	r2, [r3, #8]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002530:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002540:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	689a      	ldr	r2, [r3, #8]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f022 0202 	bic.w	r2, r2, #2
 8002550:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	6899      	ldr	r1, [r3, #8]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	7e1b      	ldrb	r3, [r3, #24]
 800255c:	005a      	lsls	r2, r3, #1
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 3020 	ldrb.w	r3, [r3, #32]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d01b      	beq.n	80025a8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	685a      	ldr	r2, [r3, #4]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800257e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800258e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6859      	ldr	r1, [r3, #4]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259a:	3b01      	subs	r3, #1
 800259c:	035a      	lsls	r2, r3, #13
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	430a      	orrs	r2, r1
 80025a4:	605a      	str	r2, [r3, #4]
 80025a6:	e007      	b.n	80025b8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	685a      	ldr	r2, [r3, #4]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80025b6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80025c6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	69db      	ldr	r3, [r3, #28]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	051a      	lsls	r2, r3, #20
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	430a      	orrs	r2, r1
 80025dc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	689a      	ldr	r2, [r3, #8]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80025ec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6899      	ldr	r1, [r3, #8]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80025fa:	025a      	lsls	r2, r3, #9
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	430a      	orrs	r2, r1
 8002602:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	689a      	ldr	r2, [r3, #8]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002612:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	6899      	ldr	r1, [r3, #8]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	695b      	ldr	r3, [r3, #20]
 800261e:	029a      	lsls	r2, r3, #10
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	430a      	orrs	r2, r1
 8002626:	609a      	str	r2, [r3, #8]
}
 8002628:	bf00      	nop
 800262a:	3714      	adds	r7, #20
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr
 8002634:	40012300 	.word	0x40012300
 8002638:	0f000001 	.word	0x0f000001

0800263c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d101      	bne.n	800264e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e0ed      	b.n	800282a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b00      	cmp	r3, #0
 8002658:	d102      	bne.n	8002660 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f7ff fb6a 	bl	8001d34 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f022 0202 	bic.w	r2, r2, #2
 800266e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002670:	f7ff fd52 	bl	8002118 <HAL_GetTick>
 8002674:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002676:	e012      	b.n	800269e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002678:	f7ff fd4e 	bl	8002118 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b0a      	cmp	r3, #10
 8002684:	d90b      	bls.n	800269e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2205      	movs	r2, #5
 8002696:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e0c5      	b.n	800282a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f003 0302 	and.w	r3, r3, #2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d1e5      	bne.n	8002678 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f042 0201 	orr.w	r2, r2, #1
 80026ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026bc:	f7ff fd2c 	bl	8002118 <HAL_GetTick>
 80026c0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80026c2:	e012      	b.n	80026ea <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80026c4:	f7ff fd28 	bl	8002118 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b0a      	cmp	r3, #10
 80026d0:	d90b      	bls.n	80026ea <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2205      	movs	r2, #5
 80026e2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e09f      	b.n	800282a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f003 0301 	and.w	r3, r3, #1
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d0e5      	beq.n	80026c4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	7e1b      	ldrb	r3, [r3, #24]
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d108      	bne.n	8002712 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	e007      	b.n	8002722 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002720:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	7e5b      	ldrb	r3, [r3, #25]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d108      	bne.n	800273c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002738:	601a      	str	r2, [r3, #0]
 800273a:	e007      	b.n	800274c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800274a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	7e9b      	ldrb	r3, [r3, #26]
 8002750:	2b01      	cmp	r3, #1
 8002752:	d108      	bne.n	8002766 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f042 0220 	orr.w	r2, r2, #32
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	e007      	b.n	8002776 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f022 0220 	bic.w	r2, r2, #32
 8002774:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	7edb      	ldrb	r3, [r3, #27]
 800277a:	2b01      	cmp	r3, #1
 800277c:	d108      	bne.n	8002790 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 0210 	bic.w	r2, r2, #16
 800278c:	601a      	str	r2, [r3, #0]
 800278e:	e007      	b.n	80027a0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f042 0210 	orr.w	r2, r2, #16
 800279e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	7f1b      	ldrb	r3, [r3, #28]
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d108      	bne.n	80027ba <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f042 0208 	orr.w	r2, r2, #8
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	e007      	b.n	80027ca <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 0208 	bic.w	r2, r2, #8
 80027c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	7f5b      	ldrb	r3, [r3, #29]
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d108      	bne.n	80027e4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f042 0204 	orr.w	r2, r2, #4
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	e007      	b.n	80027f4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f022 0204 	bic.w	r2, r2, #4
 80027f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	689a      	ldr	r2, [r3, #8]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	431a      	orrs	r2, r3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	691b      	ldr	r3, [r3, #16]
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	695b      	ldr	r3, [r3, #20]
 8002808:	ea42 0103 	orr.w	r1, r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	1e5a      	subs	r2, r3, #1
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	430a      	orrs	r2, r1
 8002818:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3710      	adds	r7, #16
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
	...

08002834 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f003 0307 	and.w	r3, r3, #7
 8002842:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002844:	4b0c      	ldr	r3, [pc, #48]	; (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800284a:	68ba      	ldr	r2, [r7, #8]
 800284c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002850:	4013      	ands	r3, r2
 8002852:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800285c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002860:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002864:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002866:	4a04      	ldr	r2, [pc, #16]	; (8002878 <__NVIC_SetPriorityGrouping+0x44>)
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	60d3      	str	r3, [r2, #12]
}
 800286c:	bf00      	nop
 800286e:	3714      	adds	r7, #20
 8002870:	46bd      	mov	sp, r7
 8002872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002876:	4770      	bx	lr
 8002878:	e000ed00 	.word	0xe000ed00

0800287c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002880:	4b04      	ldr	r3, [pc, #16]	; (8002894 <__NVIC_GetPriorityGrouping+0x18>)
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	0a1b      	lsrs	r3, r3, #8
 8002886:	f003 0307 	and.w	r3, r3, #7
}
 800288a:	4618      	mov	r0, r3
 800288c:	46bd      	mov	sp, r7
 800288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002892:	4770      	bx	lr
 8002894:	e000ed00 	.word	0xe000ed00

08002898 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	4603      	mov	r3, r0
 80028a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	db0b      	blt.n	80028c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028aa:	79fb      	ldrb	r3, [r7, #7]
 80028ac:	f003 021f 	and.w	r2, r3, #31
 80028b0:	4907      	ldr	r1, [pc, #28]	; (80028d0 <__NVIC_EnableIRQ+0x38>)
 80028b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028b6:	095b      	lsrs	r3, r3, #5
 80028b8:	2001      	movs	r0, #1
 80028ba:	fa00 f202 	lsl.w	r2, r0, r2
 80028be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028c2:	bf00      	nop
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	e000e100 	.word	0xe000e100

080028d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	6039      	str	r1, [r7, #0]
 80028de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	db0a      	blt.n	80028fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	b2da      	uxtb	r2, r3
 80028ec:	490c      	ldr	r1, [pc, #48]	; (8002920 <__NVIC_SetPriority+0x4c>)
 80028ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f2:	0112      	lsls	r2, r2, #4
 80028f4:	b2d2      	uxtb	r2, r2
 80028f6:	440b      	add	r3, r1
 80028f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028fc:	e00a      	b.n	8002914 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	b2da      	uxtb	r2, r3
 8002902:	4908      	ldr	r1, [pc, #32]	; (8002924 <__NVIC_SetPriority+0x50>)
 8002904:	79fb      	ldrb	r3, [r7, #7]
 8002906:	f003 030f 	and.w	r3, r3, #15
 800290a:	3b04      	subs	r3, #4
 800290c:	0112      	lsls	r2, r2, #4
 800290e:	b2d2      	uxtb	r2, r2
 8002910:	440b      	add	r3, r1
 8002912:	761a      	strb	r2, [r3, #24]
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	e000e100 	.word	0xe000e100
 8002924:	e000ed00 	.word	0xe000ed00

08002928 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002928:	b480      	push	{r7}
 800292a:	b089      	sub	sp, #36	; 0x24
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f003 0307 	and.w	r3, r3, #7
 800293a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	f1c3 0307 	rsb	r3, r3, #7
 8002942:	2b04      	cmp	r3, #4
 8002944:	bf28      	it	cs
 8002946:	2304      	movcs	r3, #4
 8002948:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	3304      	adds	r3, #4
 800294e:	2b06      	cmp	r3, #6
 8002950:	d902      	bls.n	8002958 <NVIC_EncodePriority+0x30>
 8002952:	69fb      	ldr	r3, [r7, #28]
 8002954:	3b03      	subs	r3, #3
 8002956:	e000      	b.n	800295a <NVIC_EncodePriority+0x32>
 8002958:	2300      	movs	r3, #0
 800295a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800295c:	f04f 32ff 	mov.w	r2, #4294967295
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	43da      	mvns	r2, r3
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	401a      	ands	r2, r3
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002970:	f04f 31ff 	mov.w	r1, #4294967295
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	fa01 f303 	lsl.w	r3, r1, r3
 800297a:	43d9      	mvns	r1, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002980:	4313      	orrs	r3, r2
         );
}
 8002982:	4618      	mov	r0, r3
 8002984:	3724      	adds	r7, #36	; 0x24
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
	...

08002990 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002990:	b480      	push	{r7}
 8002992:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002994:	f3bf 8f4f 	dsb	sy
}
 8002998:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800299a:	4b06      	ldr	r3, [pc, #24]	; (80029b4 <__NVIC_SystemReset+0x24>)
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80029a2:	4904      	ldr	r1, [pc, #16]	; (80029b4 <__NVIC_SystemReset+0x24>)
 80029a4:	4b04      	ldr	r3, [pc, #16]	; (80029b8 <__NVIC_SystemReset+0x28>)
 80029a6:	4313      	orrs	r3, r2
 80029a8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80029aa:	f3bf 8f4f 	dsb	sy
}
 80029ae:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80029b0:	bf00      	nop
 80029b2:	e7fd      	b.n	80029b0 <__NVIC_SystemReset+0x20>
 80029b4:	e000ed00 	.word	0xe000ed00
 80029b8:	05fa0004 	.word	0x05fa0004

080029bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3b01      	subs	r3, #1
 80029c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80029cc:	d301      	bcc.n	80029d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029ce:	2301      	movs	r3, #1
 80029d0:	e00f      	b.n	80029f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029d2:	4a0a      	ldr	r2, [pc, #40]	; (80029fc <SysTick_Config+0x40>)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	3b01      	subs	r3, #1
 80029d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029da:	210f      	movs	r1, #15
 80029dc:	f04f 30ff 	mov.w	r0, #4294967295
 80029e0:	f7ff ff78 	bl	80028d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029e4:	4b05      	ldr	r3, [pc, #20]	; (80029fc <SysTick_Config+0x40>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029ea:	4b04      	ldr	r3, [pc, #16]	; (80029fc <SysTick_Config+0x40>)
 80029ec:	2207      	movs	r2, #7
 80029ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3708      	adds	r7, #8
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	e000e010 	.word	0xe000e010

08002a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f7ff ff13 	bl	8002834 <__NVIC_SetPriorityGrouping>
}
 8002a0e:	bf00      	nop
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002a16:	b580      	push	{r7, lr}
 8002a18:	b086      	sub	sp, #24
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	60b9      	str	r1, [r7, #8]
 8002a20:	607a      	str	r2, [r7, #4]
 8002a22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a28:	f7ff ff28 	bl	800287c <__NVIC_GetPriorityGrouping>
 8002a2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	68b9      	ldr	r1, [r7, #8]
 8002a32:	6978      	ldr	r0, [r7, #20]
 8002a34:	f7ff ff78 	bl	8002928 <NVIC_EncodePriority>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a3e:	4611      	mov	r1, r2
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff ff47 	bl	80028d4 <__NVIC_SetPriority>
}
 8002a46:	bf00      	nop
 8002a48:	3718      	adds	r7, #24
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b082      	sub	sp, #8
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	4603      	mov	r3, r0
 8002a56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7ff ff1b 	bl	8002898 <__NVIC_EnableIRQ>
}
 8002a62:	bf00      	nop
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8002a6e:	f7ff ff8f 	bl	8002990 <__NVIC_SystemReset>

08002a72 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b082      	sub	sp, #8
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7ff ff9e 	bl	80029bc <SysTick_Config>
 8002a80:	4603      	mov	r3, r0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
	...

08002a8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b089      	sub	sp, #36	; 0x24
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a96:	2300      	movs	r3, #0
 8002a98:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	61fb      	str	r3, [r7, #28]
 8002aa6:	e16b      	b.n	8002d80 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	697a      	ldr	r2, [r7, #20]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002abc:	693a      	ldr	r2, [r7, #16]
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	f040 815a 	bne.w	8002d7a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d005      	beq.n	8002ade <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d130      	bne.n	8002b40 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	2203      	movs	r2, #3
 8002aea:	fa02 f303 	lsl.w	r3, r2, r3
 8002aee:	43db      	mvns	r3, r3
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	4013      	ands	r3, r2
 8002af4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	68da      	ldr	r2, [r3, #12]
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	005b      	lsls	r3, r3, #1
 8002afe:	fa02 f303 	lsl.w	r3, r2, r3
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b14:	2201      	movs	r2, #1
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	69ba      	ldr	r2, [r7, #24]
 8002b20:	4013      	ands	r3, r2
 8002b22:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	091b      	lsrs	r3, r3, #4
 8002b2a:	f003 0201 	and.w	r2, r3, #1
 8002b2e:	69fb      	ldr	r3, [r7, #28]
 8002b30:	fa02 f303 	lsl.w	r3, r2, r3
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	69ba      	ldr	r2, [r7, #24]
 8002b3e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f003 0303 	and.w	r3, r3, #3
 8002b48:	2b03      	cmp	r3, #3
 8002b4a:	d017      	beq.n	8002b7c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	2203      	movs	r2, #3
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	43db      	mvns	r3, r3
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	4013      	ands	r3, r2
 8002b62:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	689a      	ldr	r2, [r3, #8]
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	005b      	lsls	r3, r3, #1
 8002b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f003 0303 	and.w	r3, r3, #3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d123      	bne.n	8002bd0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	08da      	lsrs	r2, r3, #3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	3208      	adds	r2, #8
 8002b90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b94:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	f003 0307 	and.w	r3, r3, #7
 8002b9c:	009b      	lsls	r3, r3, #2
 8002b9e:	220f      	movs	r2, #15
 8002ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	69ba      	ldr	r2, [r7, #24]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	691a      	ldr	r2, [r3, #16]
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	f003 0307 	and.w	r3, r3, #7
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	08da      	lsrs	r2, r3, #3
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	3208      	adds	r2, #8
 8002bca:	69b9      	ldr	r1, [r7, #24]
 8002bcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	005b      	lsls	r3, r3, #1
 8002bda:	2203      	movs	r2, #3
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	43db      	mvns	r3, r3
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	4013      	ands	r3, r2
 8002be6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f003 0203 	and.w	r2, r3, #3
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	005b      	lsls	r3, r3, #1
 8002bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf8:	69ba      	ldr	r2, [r7, #24]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 80b4 	beq.w	8002d7a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c12:	2300      	movs	r3, #0
 8002c14:	60fb      	str	r3, [r7, #12]
 8002c16:	4b60      	ldr	r3, [pc, #384]	; (8002d98 <HAL_GPIO_Init+0x30c>)
 8002c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1a:	4a5f      	ldr	r2, [pc, #380]	; (8002d98 <HAL_GPIO_Init+0x30c>)
 8002c1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c20:	6453      	str	r3, [r2, #68]	; 0x44
 8002c22:	4b5d      	ldr	r3, [pc, #372]	; (8002d98 <HAL_GPIO_Init+0x30c>)
 8002c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c2a:	60fb      	str	r3, [r7, #12]
 8002c2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c2e:	4a5b      	ldr	r2, [pc, #364]	; (8002d9c <HAL_GPIO_Init+0x310>)
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	089b      	lsrs	r3, r3, #2
 8002c34:	3302      	adds	r3, #2
 8002c36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	f003 0303 	and.w	r3, r3, #3
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	220f      	movs	r2, #15
 8002c46:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4a:	43db      	mvns	r3, r3
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a52      	ldr	r2, [pc, #328]	; (8002da0 <HAL_GPIO_Init+0x314>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d02b      	beq.n	8002cb2 <HAL_GPIO_Init+0x226>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a51      	ldr	r2, [pc, #324]	; (8002da4 <HAL_GPIO_Init+0x318>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d025      	beq.n	8002cae <HAL_GPIO_Init+0x222>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a50      	ldr	r2, [pc, #320]	; (8002da8 <HAL_GPIO_Init+0x31c>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d01f      	beq.n	8002caa <HAL_GPIO_Init+0x21e>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a4f      	ldr	r2, [pc, #316]	; (8002dac <HAL_GPIO_Init+0x320>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d019      	beq.n	8002ca6 <HAL_GPIO_Init+0x21a>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a4e      	ldr	r2, [pc, #312]	; (8002db0 <HAL_GPIO_Init+0x324>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d013      	beq.n	8002ca2 <HAL_GPIO_Init+0x216>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a4d      	ldr	r2, [pc, #308]	; (8002db4 <HAL_GPIO_Init+0x328>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d00d      	beq.n	8002c9e <HAL_GPIO_Init+0x212>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a4c      	ldr	r2, [pc, #304]	; (8002db8 <HAL_GPIO_Init+0x32c>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d007      	beq.n	8002c9a <HAL_GPIO_Init+0x20e>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a4b      	ldr	r2, [pc, #300]	; (8002dbc <HAL_GPIO_Init+0x330>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d101      	bne.n	8002c96 <HAL_GPIO_Init+0x20a>
 8002c92:	2307      	movs	r3, #7
 8002c94:	e00e      	b.n	8002cb4 <HAL_GPIO_Init+0x228>
 8002c96:	2308      	movs	r3, #8
 8002c98:	e00c      	b.n	8002cb4 <HAL_GPIO_Init+0x228>
 8002c9a:	2306      	movs	r3, #6
 8002c9c:	e00a      	b.n	8002cb4 <HAL_GPIO_Init+0x228>
 8002c9e:	2305      	movs	r3, #5
 8002ca0:	e008      	b.n	8002cb4 <HAL_GPIO_Init+0x228>
 8002ca2:	2304      	movs	r3, #4
 8002ca4:	e006      	b.n	8002cb4 <HAL_GPIO_Init+0x228>
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	e004      	b.n	8002cb4 <HAL_GPIO_Init+0x228>
 8002caa:	2302      	movs	r3, #2
 8002cac:	e002      	b.n	8002cb4 <HAL_GPIO_Init+0x228>
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e000      	b.n	8002cb4 <HAL_GPIO_Init+0x228>
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	69fa      	ldr	r2, [r7, #28]
 8002cb6:	f002 0203 	and.w	r2, r2, #3
 8002cba:	0092      	lsls	r2, r2, #2
 8002cbc:	4093      	lsls	r3, r2
 8002cbe:	69ba      	ldr	r2, [r7, #24]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002cc4:	4935      	ldr	r1, [pc, #212]	; (8002d9c <HAL_GPIO_Init+0x310>)
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	089b      	lsrs	r3, r3, #2
 8002cca:	3302      	adds	r3, #2
 8002ccc:	69ba      	ldr	r2, [r7, #24]
 8002cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002cd2:	4b3b      	ldr	r3, [pc, #236]	; (8002dc0 <HAL_GPIO_Init+0x334>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	43db      	mvns	r3, r3
 8002cdc:	69ba      	ldr	r2, [r7, #24]
 8002cde:	4013      	ands	r3, r2
 8002ce0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cf6:	4a32      	ldr	r2, [pc, #200]	; (8002dc0 <HAL_GPIO_Init+0x334>)
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002cfc:	4b30      	ldr	r3, [pc, #192]	; (8002dc0 <HAL_GPIO_Init+0x334>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	43db      	mvns	r3, r3
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d003      	beq.n	8002d20 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d20:	4a27      	ldr	r2, [pc, #156]	; (8002dc0 <HAL_GPIO_Init+0x334>)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d26:	4b26      	ldr	r3, [pc, #152]	; (8002dc0 <HAL_GPIO_Init+0x334>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	43db      	mvns	r3, r3
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	4013      	ands	r3, r2
 8002d34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d003      	beq.n	8002d4a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	4313      	orrs	r3, r2
 8002d48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d4a:	4a1d      	ldr	r2, [pc, #116]	; (8002dc0 <HAL_GPIO_Init+0x334>)
 8002d4c:	69bb      	ldr	r3, [r7, #24]
 8002d4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d50:	4b1b      	ldr	r3, [pc, #108]	; (8002dc0 <HAL_GPIO_Init+0x334>)
 8002d52:	68db      	ldr	r3, [r3, #12]
 8002d54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d003      	beq.n	8002d74 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d74:	4a12      	ldr	r2, [pc, #72]	; (8002dc0 <HAL_GPIO_Init+0x334>)
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	61fb      	str	r3, [r7, #28]
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	2b0f      	cmp	r3, #15
 8002d84:	f67f ae90 	bls.w	8002aa8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d88:	bf00      	nop
 8002d8a:	bf00      	nop
 8002d8c:	3724      	adds	r7, #36	; 0x24
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	40013800 	.word	0x40013800
 8002da0:	40020000 	.word	0x40020000
 8002da4:	40020400 	.word	0x40020400
 8002da8:	40020800 	.word	0x40020800
 8002dac:	40020c00 	.word	0x40020c00
 8002db0:	40021000 	.word	0x40021000
 8002db4:	40021400 	.word	0x40021400
 8002db8:	40021800 	.word	0x40021800
 8002dbc:	40021c00 	.word	0x40021c00
 8002dc0:	40013c00 	.word	0x40013c00

08002dc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	807b      	strh	r3, [r7, #2]
 8002dd0:	4613      	mov	r3, r2
 8002dd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002dd4:	787b      	ldrb	r3, [r7, #1]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d003      	beq.n	8002de2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002dda:	887a      	ldrh	r2, [r7, #2]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002de0:	e003      	b.n	8002dea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002de2:	887b      	ldrh	r3, [r7, #2]
 8002de4:	041a      	lsls	r2, r3, #16
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	619a      	str	r2, [r3, #24]
}
 8002dea:	bf00      	nop
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002df6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002df8:	b08f      	sub	sp, #60	; 0x3c
 8002dfa:	af0a      	add	r7, sp, #40	; 0x28
 8002dfc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d101      	bne.n	8002e08 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e10f      	b.n	8003028 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d106      	bne.n	8002e28 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f005 fc84 	bl	8008730 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2203      	movs	r2, #3
 8002e2c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d102      	bne.n	8002e42 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f002 fbcb 	bl	80055e2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	603b      	str	r3, [r7, #0]
 8002e52:	687e      	ldr	r6, [r7, #4]
 8002e54:	466d      	mov	r5, sp
 8002e56:	f106 0410 	add.w	r4, r6, #16
 8002e5a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e5c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002e60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002e62:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002e66:	e885 0003 	stmia.w	r5, {r0, r1}
 8002e6a:	1d33      	adds	r3, r6, #4
 8002e6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e6e:	6838      	ldr	r0, [r7, #0]
 8002e70:	f002 faa2 	bl	80053b8 <USB_CoreInit>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d005      	beq.n	8002e86 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002e82:	2301      	movs	r3, #1
 8002e84:	e0d0      	b.n	8003028 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f002 fbb9 	bl	8005604 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e92:	2300      	movs	r3, #0
 8002e94:	73fb      	strb	r3, [r7, #15]
 8002e96:	e04a      	b.n	8002f2e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002e98:	7bfa      	ldrb	r2, [r7, #15]
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	00db      	lsls	r3, r3, #3
 8002ea0:	1a9b      	subs	r3, r3, r2
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	333d      	adds	r3, #61	; 0x3d
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002eac:	7bfa      	ldrb	r2, [r7, #15]
 8002eae:	6879      	ldr	r1, [r7, #4]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	00db      	lsls	r3, r3, #3
 8002eb4:	1a9b      	subs	r3, r3, r2
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	440b      	add	r3, r1
 8002eba:	333c      	adds	r3, #60	; 0x3c
 8002ebc:	7bfa      	ldrb	r2, [r7, #15]
 8002ebe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002ec0:	7bfa      	ldrb	r2, [r7, #15]
 8002ec2:	7bfb      	ldrb	r3, [r7, #15]
 8002ec4:	b298      	uxth	r0, r3
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	1a9b      	subs	r3, r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	440b      	add	r3, r1
 8002ed2:	3342      	adds	r3, #66	; 0x42
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ed8:	7bfa      	ldrb	r2, [r7, #15]
 8002eda:	6879      	ldr	r1, [r7, #4]
 8002edc:	4613      	mov	r3, r2
 8002ede:	00db      	lsls	r3, r3, #3
 8002ee0:	1a9b      	subs	r3, r3, r2
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	333f      	adds	r3, #63	; 0x3f
 8002ee8:	2200      	movs	r2, #0
 8002eea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002eec:	7bfa      	ldrb	r2, [r7, #15]
 8002eee:	6879      	ldr	r1, [r7, #4]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	1a9b      	subs	r3, r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	440b      	add	r3, r1
 8002efa:	3344      	adds	r3, #68	; 0x44
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002f00:	7bfa      	ldrb	r2, [r7, #15]
 8002f02:	6879      	ldr	r1, [r7, #4]
 8002f04:	4613      	mov	r3, r2
 8002f06:	00db      	lsls	r3, r3, #3
 8002f08:	1a9b      	subs	r3, r3, r2
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	440b      	add	r3, r1
 8002f0e:	3348      	adds	r3, #72	; 0x48
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002f14:	7bfa      	ldrb	r2, [r7, #15]
 8002f16:	6879      	ldr	r1, [r7, #4]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	00db      	lsls	r3, r3, #3
 8002f1c:	1a9b      	subs	r3, r3, r2
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	440b      	add	r3, r1
 8002f22:	3350      	adds	r3, #80	; 0x50
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	73fb      	strb	r3, [r7, #15]
 8002f2e:	7bfa      	ldrb	r2, [r7, #15]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d3af      	bcc.n	8002e98 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f38:	2300      	movs	r3, #0
 8002f3a:	73fb      	strb	r3, [r7, #15]
 8002f3c:	e044      	b.n	8002fc8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002f3e:	7bfa      	ldrb	r2, [r7, #15]
 8002f40:	6879      	ldr	r1, [r7, #4]
 8002f42:	4613      	mov	r3, r2
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	1a9b      	subs	r3, r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002f50:	2200      	movs	r2, #0
 8002f52:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002f54:	7bfa      	ldrb	r2, [r7, #15]
 8002f56:	6879      	ldr	r1, [r7, #4]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	00db      	lsls	r3, r3, #3
 8002f5c:	1a9b      	subs	r3, r3, r2
 8002f5e:	009b      	lsls	r3, r3, #2
 8002f60:	440b      	add	r3, r1
 8002f62:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002f66:	7bfa      	ldrb	r2, [r7, #15]
 8002f68:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002f6a:	7bfa      	ldrb	r2, [r7, #15]
 8002f6c:	6879      	ldr	r1, [r7, #4]
 8002f6e:	4613      	mov	r3, r2
 8002f70:	00db      	lsls	r3, r3, #3
 8002f72:	1a9b      	subs	r3, r3, r2
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	440b      	add	r3, r1
 8002f78:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002f80:	7bfa      	ldrb	r2, [r7, #15]
 8002f82:	6879      	ldr	r1, [r7, #4]
 8002f84:	4613      	mov	r3, r2
 8002f86:	00db      	lsls	r3, r3, #3
 8002f88:	1a9b      	subs	r3, r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	440b      	add	r3, r1
 8002f8e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002f92:	2200      	movs	r2, #0
 8002f94:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002f96:	7bfa      	ldrb	r2, [r7, #15]
 8002f98:	6879      	ldr	r1, [r7, #4]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	00db      	lsls	r3, r3, #3
 8002f9e:	1a9b      	subs	r3, r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	440b      	add	r3, r1
 8002fa4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002fa8:	2200      	movs	r2, #0
 8002faa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002fac:	7bfa      	ldrb	r2, [r7, #15]
 8002fae:	6879      	ldr	r1, [r7, #4]
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	00db      	lsls	r3, r3, #3
 8002fb4:	1a9b      	subs	r3, r3, r2
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	440b      	add	r3, r1
 8002fba:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fc2:	7bfb      	ldrb	r3, [r7, #15]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	73fb      	strb	r3, [r7, #15]
 8002fc8:	7bfa      	ldrb	r2, [r7, #15]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d3b5      	bcc.n	8002f3e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	603b      	str	r3, [r7, #0]
 8002fd8:	687e      	ldr	r6, [r7, #4]
 8002fda:	466d      	mov	r5, sp
 8002fdc:	f106 0410 	add.w	r4, r6, #16
 8002fe0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fe2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fe4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002fe6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002fe8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002fec:	e885 0003 	stmia.w	r5, {r0, r1}
 8002ff0:	1d33      	adds	r3, r6, #4
 8002ff2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ff4:	6838      	ldr	r0, [r7, #0]
 8002ff6:	f002 fb2f 	bl	8005658 <USB_DevInit>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d005      	beq.n	800300c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2202      	movs	r2, #2
 8003004:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e00d      	b.n	8003028 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4618      	mov	r0, r3
 8003022:	f003 fb77 	bl	8006714 <USB_DevDisconnect>

  return HAL_OK;
 8003026:	2300      	movs	r3, #0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003030 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003044:	2b01      	cmp	r3, #1
 8003046:	d101      	bne.n	800304c <HAL_PCD_Start+0x1c>
 8003048:	2302      	movs	r3, #2
 800304a:	e020      	b.n	800308e <HAL_PCD_Start+0x5e>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003058:	2b01      	cmp	r3, #1
 800305a:	d109      	bne.n	8003070 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003060:	2b01      	cmp	r3, #1
 8003062:	d005      	beq.n	8003070 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003068:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4618      	mov	r0, r3
 8003076:	f002 faa3 	bl	80055c0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4618      	mov	r0, r3
 8003080:	f003 fb27 	bl	80066d2 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003096:	b590      	push	{r4, r7, lr}
 8003098:	b08d      	sub	sp, #52	; 0x34
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030a4:	6a3b      	ldr	r3, [r7, #32]
 80030a6:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f003 fbe5 	bl	800687c <USB_GetMode>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f040 839d 	bne.w	80037f4 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4618      	mov	r0, r3
 80030c0:	f003 fb49 	bl	8006756 <USB_ReadInterrupts>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	f000 8393 	beq.w	80037f2 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f003 fb40 	bl	8006756 <USB_ReadInterrupts>
 80030d6:	4603      	mov	r3, r0
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d107      	bne.n	80030f0 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	695a      	ldr	r2, [r3, #20]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f002 0202 	and.w	r2, r2, #2
 80030ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f003 fb2e 	bl	8006756 <USB_ReadInterrupts>
 80030fa:	4603      	mov	r3, r0
 80030fc:	f003 0310 	and.w	r3, r3, #16
 8003100:	2b10      	cmp	r3, #16
 8003102:	d161      	bne.n	80031c8 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	699a      	ldr	r2, [r3, #24]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f022 0210 	bic.w	r2, r2, #16
 8003112:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003114:	6a3b      	ldr	r3, [r7, #32]
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	f003 020f 	and.w	r2, r3, #15
 8003120:	4613      	mov	r3, r2
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	1a9b      	subs	r3, r3, r2
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	4413      	add	r3, r2
 8003130:	3304      	adds	r3, #4
 8003132:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	0c5b      	lsrs	r3, r3, #17
 8003138:	f003 030f 	and.w	r3, r3, #15
 800313c:	2b02      	cmp	r3, #2
 800313e:	d124      	bne.n	800318a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003140:	69ba      	ldr	r2, [r7, #24]
 8003142:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003146:	4013      	ands	r3, r2
 8003148:	2b00      	cmp	r3, #0
 800314a:	d035      	beq.n	80031b8 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	091b      	lsrs	r3, r3, #4
 8003154:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003156:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800315a:	b29b      	uxth	r3, r3
 800315c:	461a      	mov	r2, r3
 800315e:	6a38      	ldr	r0, [r7, #32]
 8003160:	f003 f994 	bl	800648c <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	68da      	ldr	r2, [r3, #12]
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	091b      	lsrs	r3, r3, #4
 800316c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003170:	441a      	add	r2, r3
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	699a      	ldr	r2, [r3, #24]
 800317a:	69bb      	ldr	r3, [r7, #24]
 800317c:	091b      	lsrs	r3, r3, #4
 800317e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003182:	441a      	add	r2, r3
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	619a      	str	r2, [r3, #24]
 8003188:	e016      	b.n	80031b8 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	0c5b      	lsrs	r3, r3, #17
 800318e:	f003 030f 	and.w	r3, r3, #15
 8003192:	2b06      	cmp	r3, #6
 8003194:	d110      	bne.n	80031b8 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800319c:	2208      	movs	r2, #8
 800319e:	4619      	mov	r1, r3
 80031a0:	6a38      	ldr	r0, [r7, #32]
 80031a2:	f003 f973 	bl	800648c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	699a      	ldr	r2, [r3, #24]
 80031aa:	69bb      	ldr	r3, [r7, #24]
 80031ac:	091b      	lsrs	r3, r3, #4
 80031ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031b2:	441a      	add	r2, r3
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	699a      	ldr	r2, [r3, #24]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f042 0210 	orr.w	r2, r2, #16
 80031c6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f003 fac2 	bl	8006756 <USB_ReadInterrupts>
 80031d2:	4603      	mov	r3, r0
 80031d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80031d8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80031dc:	d16e      	bne.n	80032bc <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80031de:	2300      	movs	r3, #0
 80031e0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f003 fac8 	bl	800677c <USB_ReadDevAllOutEpInterrupt>
 80031ec:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80031ee:	e062      	b.n	80032b6 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80031f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d057      	beq.n	80032aa <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003200:	b2d2      	uxtb	r2, r2
 8003202:	4611      	mov	r1, r2
 8003204:	4618      	mov	r0, r3
 8003206:	f003 faed 	bl	80067e4 <USB_ReadDevOutEPInterrupt>
 800320a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	f003 0301 	and.w	r3, r3, #1
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00c      	beq.n	8003230 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003218:	015a      	lsls	r2, r3, #5
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	4413      	add	r3, r2
 800321e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003222:	461a      	mov	r2, r3
 8003224:	2301      	movs	r3, #1
 8003226:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003228:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f000 fdb0 	bl	8003d90 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	f003 0308 	and.w	r3, r3, #8
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00c      	beq.n	8003254 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800323a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323c:	015a      	lsls	r2, r3, #5
 800323e:	69fb      	ldr	r3, [r7, #28]
 8003240:	4413      	add	r3, r2
 8003242:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003246:	461a      	mov	r2, r3
 8003248:	2308      	movs	r3, #8
 800324a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800324c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	f000 feaa 	bl	8003fa8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	f003 0310 	and.w	r3, r3, #16
 800325a:	2b00      	cmp	r3, #0
 800325c:	d008      	beq.n	8003270 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800325e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003260:	015a      	lsls	r2, r3, #5
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	4413      	add	r3, r2
 8003266:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800326a:	461a      	mov	r2, r3
 800326c:	2310      	movs	r3, #16
 800326e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	f003 0320 	and.w	r3, r3, #32
 8003276:	2b00      	cmp	r3, #0
 8003278:	d008      	beq.n	800328c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800327a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327c:	015a      	lsls	r2, r3, #5
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	4413      	add	r3, r2
 8003282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003286:	461a      	mov	r2, r3
 8003288:	2320      	movs	r3, #32
 800328a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d009      	beq.n	80032aa <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003298:	015a      	lsls	r2, r3, #5
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	4413      	add	r3, r2
 800329e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032a2:	461a      	mov	r2, r3
 80032a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80032a8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80032aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ac:	3301      	adds	r3, #1
 80032ae:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80032b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032b2:	085b      	lsrs	r3, r3, #1
 80032b4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80032b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d199      	bne.n	80031f0 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f003 fa48 	bl	8006756 <USB_ReadInterrupts>
 80032c6:	4603      	mov	r3, r0
 80032c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032cc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80032d0:	f040 80c0 	bne.w	8003454 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4618      	mov	r0, r3
 80032da:	f003 fa69 	bl	80067b0 <USB_ReadDevAllInEpInterrupt>
 80032de:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80032e0:	2300      	movs	r3, #0
 80032e2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80032e4:	e0b2      	b.n	800344c <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80032e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f000 80a7 	beq.w	8003440 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032f8:	b2d2      	uxtb	r2, r2
 80032fa:	4611      	mov	r1, r2
 80032fc:	4618      	mov	r0, r3
 80032fe:	f003 fa8f 	bl	8006820 <USB_ReadDevInEPInterrupt>
 8003302:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	f003 0301 	and.w	r3, r3, #1
 800330a:	2b00      	cmp	r3, #0
 800330c:	d057      	beq.n	80033be <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800330e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003310:	f003 030f 	and.w	r3, r3, #15
 8003314:	2201      	movs	r2, #1
 8003316:	fa02 f303 	lsl.w	r3, r2, r3
 800331a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003322:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	43db      	mvns	r3, r3
 8003328:	69f9      	ldr	r1, [r7, #28]
 800332a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800332e:	4013      	ands	r3, r2
 8003330:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003334:	015a      	lsls	r2, r3, #5
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	4413      	add	r3, r2
 800333a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800333e:	461a      	mov	r2, r3
 8003340:	2301      	movs	r3, #1
 8003342:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d132      	bne.n	80033b2 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800334c:	6879      	ldr	r1, [r7, #4]
 800334e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003350:	4613      	mov	r3, r2
 8003352:	00db      	lsls	r3, r3, #3
 8003354:	1a9b      	subs	r3, r3, r2
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	440b      	add	r3, r1
 800335a:	3348      	adds	r3, #72	; 0x48
 800335c:	6819      	ldr	r1, [r3, #0]
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003362:	4613      	mov	r3, r2
 8003364:	00db      	lsls	r3, r3, #3
 8003366:	1a9b      	subs	r3, r3, r2
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	4403      	add	r3, r0
 800336c:	3344      	adds	r3, #68	; 0x44
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4419      	add	r1, r3
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003376:	4613      	mov	r3, r2
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	1a9b      	subs	r3, r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	4403      	add	r3, r0
 8003380:	3348      	adds	r3, #72	; 0x48
 8003382:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003386:	2b00      	cmp	r3, #0
 8003388:	d113      	bne.n	80033b2 <HAL_PCD_IRQHandler+0x31c>
 800338a:	6879      	ldr	r1, [r7, #4]
 800338c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800338e:	4613      	mov	r3, r2
 8003390:	00db      	lsls	r3, r3, #3
 8003392:	1a9b      	subs	r3, r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	440b      	add	r3, r1
 8003398:	3350      	adds	r3, #80	; 0x50
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d108      	bne.n	80033b2 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6818      	ldr	r0, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80033aa:	461a      	mov	r2, r3
 80033ac:	2101      	movs	r1, #1
 80033ae:	f003 fa97 	bl	80068e0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80033b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	4619      	mov	r1, r3
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f005 fa3a 	bl	8008832 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	f003 0308 	and.w	r3, r3, #8
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d008      	beq.n	80033da <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80033c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033ca:	015a      	lsls	r2, r3, #5
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	4413      	add	r3, r2
 80033d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033d4:	461a      	mov	r2, r3
 80033d6:	2308      	movs	r3, #8
 80033d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	f003 0310 	and.w	r3, r3, #16
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d008      	beq.n	80033f6 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80033e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e6:	015a      	lsls	r2, r3, #5
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	4413      	add	r3, r2
 80033ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80033f0:	461a      	mov	r2, r3
 80033f2:	2310      	movs	r3, #16
 80033f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d008      	beq.n	8003412 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003402:	015a      	lsls	r2, r3, #5
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	4413      	add	r3, r2
 8003408:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800340c:	461a      	mov	r2, r3
 800340e:	2340      	movs	r3, #64	; 0x40
 8003410:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d008      	beq.n	800342e <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800341c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341e:	015a      	lsls	r2, r3, #5
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	4413      	add	r3, r2
 8003424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003428:	461a      	mov	r2, r3
 800342a:	2302      	movs	r3, #2
 800342c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003438:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 fc1b 	bl	8003c76 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003442:	3301      	adds	r3, #1
 8003444:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003448:	085b      	lsrs	r3, r3, #1
 800344a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800344c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800344e:	2b00      	cmp	r3, #0
 8003450:	f47f af49 	bne.w	80032e6 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4618      	mov	r0, r3
 800345a:	f003 f97c 	bl	8006756 <USB_ReadInterrupts>
 800345e:	4603      	mov	r3, r0
 8003460:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003464:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003468:	d122      	bne.n	80034b0 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	69fa      	ldr	r2, [r7, #28]
 8003474:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003478:	f023 0301 	bic.w	r3, r3, #1
 800347c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003484:	2b01      	cmp	r3, #1
 8003486:	d108      	bne.n	800349a <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003490:	2100      	movs	r1, #0
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 fe26 	bl	80040e4 <HAL_PCDEx_LPM_Callback>
 8003498:	e002      	b.n	80034a0 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f005 fa40 	bl	8008920 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	695a      	ldr	r2, [r3, #20]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80034ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4618      	mov	r0, r3
 80034b6:	f003 f94e 	bl	8006756 <USB_ReadInterrupts>
 80034ba:	4603      	mov	r3, r0
 80034bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034c4:	d112      	bne.n	80034ec <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d102      	bne.n	80034dc <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f005 f9fc 	bl	80088d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	695a      	ldr	r2, [r3, #20]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80034ea:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f003 f930 	bl	8006756 <USB_ReadInterrupts>
 80034f6:	4603      	mov	r3, r0
 80034f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003500:	f040 80c7 	bne.w	8003692 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	69fa      	ldr	r2, [r7, #28]
 800350e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003512:	f023 0301 	bic.w	r3, r3, #1
 8003516:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2110      	movs	r1, #16
 800351e:	4618      	mov	r0, r3
 8003520:	f002 f9fe 	bl	8005920 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003524:	2300      	movs	r3, #0
 8003526:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003528:	e056      	b.n	80035d8 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800352a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800352c:	015a      	lsls	r2, r3, #5
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	4413      	add	r3, r2
 8003532:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003536:	461a      	mov	r2, r3
 8003538:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800353c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800353e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003540:	015a      	lsls	r2, r3, #5
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	4413      	add	r3, r2
 8003546:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800354e:	0151      	lsls	r1, r2, #5
 8003550:	69fa      	ldr	r2, [r7, #28]
 8003552:	440a      	add	r2, r1
 8003554:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003558:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800355c:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800355e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003560:	015a      	lsls	r2, r3, #5
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	4413      	add	r3, r2
 8003566:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800356e:	0151      	lsls	r1, r2, #5
 8003570:	69fa      	ldr	r2, [r7, #28]
 8003572:	440a      	add	r2, r1
 8003574:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003578:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800357c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800357e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003580:	015a      	lsls	r2, r3, #5
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	4413      	add	r3, r2
 8003586:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800358a:	461a      	mov	r2, r3
 800358c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003590:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003594:	015a      	lsls	r2, r3, #5
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	4413      	add	r3, r2
 800359a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035a2:	0151      	lsls	r1, r2, #5
 80035a4:	69fa      	ldr	r2, [r7, #28]
 80035a6:	440a      	add	r2, r1
 80035a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80035ac:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80035b0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80035b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b4:	015a      	lsls	r2, r3, #5
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	4413      	add	r3, r2
 80035ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035c2:	0151      	lsls	r1, r2, #5
 80035c4:	69fa      	ldr	r2, [r7, #28]
 80035c6:	440a      	add	r2, r1
 80035c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80035cc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80035d0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035d4:	3301      	adds	r3, #1
 80035d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80035de:	429a      	cmp	r2, r3
 80035e0:	d3a3      	bcc.n	800352a <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035e8:	69db      	ldr	r3, [r3, #28]
 80035ea:	69fa      	ldr	r2, [r7, #28]
 80035ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80035f0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80035f4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d016      	beq.n	800362c <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003604:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003608:	69fa      	ldr	r2, [r7, #28]
 800360a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800360e:	f043 030b 	orr.w	r3, r3, #11
 8003612:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800361c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800361e:	69fa      	ldr	r2, [r7, #28]
 8003620:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003624:	f043 030b 	orr.w	r3, r3, #11
 8003628:	6453      	str	r3, [r2, #68]	; 0x44
 800362a:	e015      	b.n	8003658 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003632:	695b      	ldr	r3, [r3, #20]
 8003634:	69fa      	ldr	r2, [r7, #28]
 8003636:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800363a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800363e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003642:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800364a:	691b      	ldr	r3, [r3, #16]
 800364c:	69fa      	ldr	r2, [r7, #28]
 800364e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003652:	f043 030b 	orr.w	r3, r3, #11
 8003656:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	69fa      	ldr	r2, [r7, #28]
 8003662:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003666:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800366a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6818      	ldr	r0, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800367c:	461a      	mov	r2, r3
 800367e:	f003 f92f 	bl	80068e0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	695a      	ldr	r2, [r3, #20]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003690:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4618      	mov	r0, r3
 8003698:	f003 f85d 	bl	8006756 <USB_ReadInterrupts>
 800369c:	4603      	mov	r3, r0
 800369e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036a6:	d124      	bne.n	80036f2 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f003 f8f3 	bl	8006898 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f002 f993 	bl	80059e2 <USB_GetDevSpeed>
 80036bc:	4603      	mov	r3, r0
 80036be:	461a      	mov	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681c      	ldr	r4, [r3, #0]
 80036c8:	f001 f97a 	bl	80049c0 <HAL_RCC_GetHCLKFreq>
 80036cc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	461a      	mov	r2, r3
 80036d6:	4620      	mov	r0, r4
 80036d8:	f001 fed0 	bl	800547c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f005 f8d0 	bl	8008882 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	695a      	ldr	r2, [r3, #20]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80036f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4618      	mov	r0, r3
 80036f8:	f003 f82d 	bl	8006756 <USB_ReadInterrupts>
 80036fc:	4603      	mov	r3, r0
 80036fe:	f003 0308 	and.w	r3, r3, #8
 8003702:	2b08      	cmp	r3, #8
 8003704:	d10a      	bne.n	800371c <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f005 f8ad 	bl	8008866 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	695a      	ldr	r2, [r3, #20]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f002 0208 	and.w	r2, r2, #8
 800371a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4618      	mov	r0, r3
 8003722:	f003 f818 	bl	8006756 <USB_ReadInterrupts>
 8003726:	4603      	mov	r3, r0
 8003728:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800372c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003730:	d10f      	bne.n	8003752 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003732:	2300      	movs	r3, #0
 8003734:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003738:	b2db      	uxtb	r3, r3
 800373a:	4619      	mov	r1, r3
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f005 f90f 	bl	8008960 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	695a      	ldr	r2, [r3, #20]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003750:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4618      	mov	r0, r3
 8003758:	f002 fffd 	bl	8006756 <USB_ReadInterrupts>
 800375c:	4603      	mov	r3, r0
 800375e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003762:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003766:	d10f      	bne.n	8003788 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800376c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376e:	b2db      	uxtb	r3, r3
 8003770:	4619      	mov	r1, r3
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f005 f8e2 	bl	800893c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	695a      	ldr	r2, [r3, #20]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003786:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4618      	mov	r0, r3
 800378e:	f002 ffe2 	bl	8006756 <USB_ReadInterrupts>
 8003792:	4603      	mov	r3, r0
 8003794:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003798:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800379c:	d10a      	bne.n	80037b4 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f005 f8f0 	bl	8008984 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	695a      	ldr	r2, [r3, #20]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80037b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f002 ffcc 	bl	8006756 <USB_ReadInterrupts>
 80037be:	4603      	mov	r3, r0
 80037c0:	f003 0304 	and.w	r3, r3, #4
 80037c4:	2b04      	cmp	r3, #4
 80037c6:	d115      	bne.n	80037f4 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	f003 0304 	and.w	r3, r3, #4
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d002      	beq.n	80037e0 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f005 f8e0 	bl	80089a0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6859      	ldr	r1, [r3, #4]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	430a      	orrs	r2, r1
 80037ee:	605a      	str	r2, [r3, #4]
 80037f0:	e000      	b.n	80037f4 <HAL_PCD_IRQHandler+0x75e>
      return;
 80037f2:	bf00      	nop
    }
  }
}
 80037f4:	3734      	adds	r7, #52	; 0x34
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd90      	pop	{r4, r7, pc}

080037fa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b082      	sub	sp, #8
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
 8003802:	460b      	mov	r3, r1
 8003804:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800380c:	2b01      	cmp	r3, #1
 800380e:	d101      	bne.n	8003814 <HAL_PCD_SetAddress+0x1a>
 8003810:	2302      	movs	r3, #2
 8003812:	e013      	b.n	800383c <HAL_PCD_SetAddress+0x42>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	78fa      	ldrb	r2, [r7, #3]
 8003820:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	78fa      	ldrb	r2, [r7, #3]
 800382a:	4611      	mov	r1, r2
 800382c:	4618      	mov	r0, r3
 800382e:	f002 ff2a 	bl	8006686 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800383a:	2300      	movs	r3, #0
}
 800383c:	4618      	mov	r0, r3
 800383e:	3708      	adds	r7, #8
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	4608      	mov	r0, r1
 800384e:	4611      	mov	r1, r2
 8003850:	461a      	mov	r2, r3
 8003852:	4603      	mov	r3, r0
 8003854:	70fb      	strb	r3, [r7, #3]
 8003856:	460b      	mov	r3, r1
 8003858:	803b      	strh	r3, [r7, #0]
 800385a:	4613      	mov	r3, r2
 800385c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800385e:	2300      	movs	r3, #0
 8003860:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003862:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003866:	2b00      	cmp	r3, #0
 8003868:	da0f      	bge.n	800388a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800386a:	78fb      	ldrb	r3, [r7, #3]
 800386c:	f003 020f 	and.w	r2, r3, #15
 8003870:	4613      	mov	r3, r2
 8003872:	00db      	lsls	r3, r3, #3
 8003874:	1a9b      	subs	r3, r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	3338      	adds	r3, #56	; 0x38
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	4413      	add	r3, r2
 800387e:	3304      	adds	r3, #4
 8003880:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2201      	movs	r2, #1
 8003886:	705a      	strb	r2, [r3, #1]
 8003888:	e00f      	b.n	80038aa <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800388a:	78fb      	ldrb	r3, [r7, #3]
 800388c:	f003 020f 	and.w	r2, r3, #15
 8003890:	4613      	mov	r3, r2
 8003892:	00db      	lsls	r3, r3, #3
 8003894:	1a9b      	subs	r3, r3, r2
 8003896:	009b      	lsls	r3, r3, #2
 8003898:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	4413      	add	r3, r2
 80038a0:	3304      	adds	r3, #4
 80038a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80038aa:	78fb      	ldrb	r3, [r7, #3]
 80038ac:	f003 030f 	and.w	r3, r3, #15
 80038b0:	b2da      	uxtb	r2, r3
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80038b6:	883a      	ldrh	r2, [r7, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	78ba      	ldrb	r2, [r7, #2]
 80038c0:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	785b      	ldrb	r3, [r3, #1]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d004      	beq.n	80038d4 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	b29a      	uxth	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80038d4:	78bb      	ldrb	r3, [r7, #2]
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d102      	bne.n	80038e0 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2200      	movs	r2, #0
 80038de:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d101      	bne.n	80038ee <HAL_PCD_EP_Open+0xaa>
 80038ea:	2302      	movs	r3, #2
 80038ec:	e00e      	b.n	800390c <HAL_PCD_EP_Open+0xc8>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	68f9      	ldr	r1, [r7, #12]
 80038fc:	4618      	mov	r0, r3
 80038fe:	f002 f895 	bl	8005a2c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800390a:	7afb      	ldrb	r3, [r7, #11]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	460b      	mov	r3, r1
 800391e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003920:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003924:	2b00      	cmp	r3, #0
 8003926:	da0f      	bge.n	8003948 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003928:	78fb      	ldrb	r3, [r7, #3]
 800392a:	f003 020f 	and.w	r2, r3, #15
 800392e:	4613      	mov	r3, r2
 8003930:	00db      	lsls	r3, r3, #3
 8003932:	1a9b      	subs	r3, r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	3338      	adds	r3, #56	; 0x38
 8003938:	687a      	ldr	r2, [r7, #4]
 800393a:	4413      	add	r3, r2
 800393c:	3304      	adds	r3, #4
 800393e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2201      	movs	r2, #1
 8003944:	705a      	strb	r2, [r3, #1]
 8003946:	e00f      	b.n	8003968 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003948:	78fb      	ldrb	r3, [r7, #3]
 800394a:	f003 020f 	and.w	r2, r3, #15
 800394e:	4613      	mov	r3, r2
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	1a9b      	subs	r3, r3, r2
 8003954:	009b      	lsls	r3, r3, #2
 8003956:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	4413      	add	r3, r2
 800395e:	3304      	adds	r3, #4
 8003960:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003968:	78fb      	ldrb	r3, [r7, #3]
 800396a:	f003 030f 	and.w	r3, r3, #15
 800396e:	b2da      	uxtb	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800397a:	2b01      	cmp	r3, #1
 800397c:	d101      	bne.n	8003982 <HAL_PCD_EP_Close+0x6e>
 800397e:	2302      	movs	r3, #2
 8003980:	e00e      	b.n	80039a0 <HAL_PCD_EP_Close+0x8c>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2201      	movs	r2, #1
 8003986:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68f9      	ldr	r1, [r7, #12]
 8003990:	4618      	mov	r0, r3
 8003992:	f002 f8d3 	bl	8005b3c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3710      	adds	r7, #16
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	60f8      	str	r0, [r7, #12]
 80039b0:	607a      	str	r2, [r7, #4]
 80039b2:	603b      	str	r3, [r7, #0]
 80039b4:	460b      	mov	r3, r1
 80039b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80039b8:	7afb      	ldrb	r3, [r7, #11]
 80039ba:	f003 020f 	and.w	r2, r3, #15
 80039be:	4613      	mov	r3, r2
 80039c0:	00db      	lsls	r3, r3, #3
 80039c2:	1a9b      	subs	r3, r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80039ca:	68fa      	ldr	r2, [r7, #12]
 80039cc:	4413      	add	r3, r2
 80039ce:	3304      	adds	r3, #4
 80039d0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	683a      	ldr	r2, [r7, #0]
 80039dc:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	2200      	movs	r2, #0
 80039e2:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	2200      	movs	r2, #0
 80039e8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039ea:	7afb      	ldrb	r3, [r7, #11]
 80039ec:	f003 030f 	and.w	r3, r3, #15
 80039f0:	b2da      	uxtb	r2, r3
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d102      	bne.n	8003a04 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80039fe:	687a      	ldr	r2, [r7, #4]
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a04:	7afb      	ldrb	r3, [r7, #11]
 8003a06:	f003 030f 	and.w	r3, r3, #15
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d109      	bne.n	8003a22 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6818      	ldr	r0, [r3, #0]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	691b      	ldr	r3, [r3, #16]
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	461a      	mov	r2, r3
 8003a1a:	6979      	ldr	r1, [r7, #20]
 8003a1c:	f002 fbae 	bl	800617c <USB_EP0StartXfer>
 8003a20:	e008      	b.n	8003a34 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6818      	ldr	r0, [r3, #0]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	6979      	ldr	r1, [r7, #20]
 8003a30:	f002 f960 	bl	8005cf4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3718      	adds	r7, #24
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}

08003a3e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a3e:	b480      	push	{r7}
 8003a40:	b083      	sub	sp, #12
 8003a42:	af00      	add	r7, sp, #0
 8003a44:	6078      	str	r0, [r7, #4]
 8003a46:	460b      	mov	r3, r1
 8003a48:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003a4a:	78fb      	ldrb	r3, [r7, #3]
 8003a4c:	f003 020f 	and.w	r2, r3, #15
 8003a50:	6879      	ldr	r1, [r7, #4]
 8003a52:	4613      	mov	r3, r2
 8003a54:	00db      	lsls	r3, r3, #3
 8003a56:	1a9b      	subs	r3, r3, r2
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	440b      	add	r3, r1
 8003a5c:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003a60:	681b      	ldr	r3, [r3, #0]
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	370c      	adds	r7, #12
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr

08003a6e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b086      	sub	sp, #24
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	60f8      	str	r0, [r7, #12]
 8003a76:	607a      	str	r2, [r7, #4]
 8003a78:	603b      	str	r3, [r7, #0]
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a7e:	7afb      	ldrb	r3, [r7, #11]
 8003a80:	f003 020f 	and.w	r2, r3, #15
 8003a84:	4613      	mov	r3, r2
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	1a9b      	subs	r3, r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	3338      	adds	r3, #56	; 0x38
 8003a8e:	68fa      	ldr	r2, [r7, #12]
 8003a90:	4413      	add	r3, r2
 8003a92:	3304      	adds	r3, #4
 8003a94:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	683a      	ldr	r2, [r7, #0]
 8003aa0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003aae:	7afb      	ldrb	r3, [r7, #11]
 8003ab0:	f003 030f 	and.w	r3, r3, #15
 8003ab4:	b2da      	uxtb	r2, r3
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	691b      	ldr	r3, [r3, #16]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d102      	bne.n	8003ac8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003ac8:	7afb      	ldrb	r3, [r7, #11]
 8003aca:	f003 030f 	and.w	r3, r3, #15
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d109      	bne.n	8003ae6 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6818      	ldr	r0, [r3, #0]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	691b      	ldr	r3, [r3, #16]
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	461a      	mov	r2, r3
 8003ade:	6979      	ldr	r1, [r7, #20]
 8003ae0:	f002 fb4c 	bl	800617c <USB_EP0StartXfer>
 8003ae4:	e008      	b.n	8003af8 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6818      	ldr	r0, [r3, #0]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	461a      	mov	r2, r3
 8003af2:	6979      	ldr	r1, [r7, #20]
 8003af4:	f002 f8fe 	bl	8005cf4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003af8:	2300      	movs	r3, #0
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3718      	adds	r7, #24
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}

08003b02 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b02:	b580      	push	{r7, lr}
 8003b04:	b084      	sub	sp, #16
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003b0e:	78fb      	ldrb	r3, [r7, #3]
 8003b10:	f003 020f 	and.w	r2, r3, #15
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d901      	bls.n	8003b20 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e050      	b.n	8003bc2 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003b20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	da0f      	bge.n	8003b48 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b28:	78fb      	ldrb	r3, [r7, #3]
 8003b2a:	f003 020f 	and.w	r2, r3, #15
 8003b2e:	4613      	mov	r3, r2
 8003b30:	00db      	lsls	r3, r3, #3
 8003b32:	1a9b      	subs	r3, r3, r2
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	3338      	adds	r3, #56	; 0x38
 8003b38:	687a      	ldr	r2, [r7, #4]
 8003b3a:	4413      	add	r3, r2
 8003b3c:	3304      	adds	r3, #4
 8003b3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2201      	movs	r2, #1
 8003b44:	705a      	strb	r2, [r3, #1]
 8003b46:	e00d      	b.n	8003b64 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003b48:	78fa      	ldrb	r2, [r7, #3]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	00db      	lsls	r3, r3, #3
 8003b4e:	1a9b      	subs	r3, r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	4413      	add	r3, r2
 8003b5a:	3304      	adds	r3, #4
 8003b5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2200      	movs	r2, #0
 8003b62:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2201      	movs	r2, #1
 8003b68:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b6a:	78fb      	ldrb	r3, [r7, #3]
 8003b6c:	f003 030f 	and.w	r3, r3, #15
 8003b70:	b2da      	uxtb	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d101      	bne.n	8003b84 <HAL_PCD_EP_SetStall+0x82>
 8003b80:	2302      	movs	r3, #2
 8003b82:	e01e      	b.n	8003bc2 <HAL_PCD_EP_SetStall+0xc0>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	68f9      	ldr	r1, [r7, #12]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f002 fca3 	bl	80064de <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003b98:	78fb      	ldrb	r3, [r7, #3]
 8003b9a:	f003 030f 	and.w	r3, r3, #15
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10a      	bne.n	8003bb8 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6818      	ldr	r0, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	b2d9      	uxtb	r1, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	f002 fe94 	bl	80068e0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3710      	adds	r7, #16
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}

08003bca <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	b084      	sub	sp, #16
 8003bce:	af00      	add	r7, sp, #0
 8003bd0:	6078      	str	r0, [r7, #4]
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003bd6:	78fb      	ldrb	r3, [r7, #3]
 8003bd8:	f003 020f 	and.w	r2, r3, #15
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d901      	bls.n	8003be8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e042      	b.n	8003c6e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003be8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	da0f      	bge.n	8003c10 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003bf0:	78fb      	ldrb	r3, [r7, #3]
 8003bf2:	f003 020f 	and.w	r2, r3, #15
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	00db      	lsls	r3, r3, #3
 8003bfa:	1a9b      	subs	r3, r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	3338      	adds	r3, #56	; 0x38
 8003c00:	687a      	ldr	r2, [r7, #4]
 8003c02:	4413      	add	r3, r2
 8003c04:	3304      	adds	r3, #4
 8003c06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	705a      	strb	r2, [r3, #1]
 8003c0e:	e00f      	b.n	8003c30 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003c10:	78fb      	ldrb	r3, [r7, #3]
 8003c12:	f003 020f 	and.w	r2, r3, #15
 8003c16:	4613      	mov	r3, r2
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	1a9b      	subs	r3, r3, r2
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	4413      	add	r3, r2
 8003c26:	3304      	adds	r3, #4
 8003c28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c36:	78fb      	ldrb	r3, [r7, #3]
 8003c38:	f003 030f 	and.w	r3, r3, #15
 8003c3c:	b2da      	uxtb	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d101      	bne.n	8003c50 <HAL_PCD_EP_ClrStall+0x86>
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	e00e      	b.n	8003c6e <HAL_PCD_EP_ClrStall+0xa4>
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	68f9      	ldr	r1, [r7, #12]
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f002 fcab 	bl	80065ba <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}

08003c76 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003c76:	b580      	push	{r7, lr}
 8003c78:	b08a      	sub	sp, #40	; 0x28
 8003c7a:	af02      	add	r7, sp, #8
 8003c7c:	6078      	str	r0, [r7, #4]
 8003c7e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	00db      	lsls	r3, r3, #3
 8003c90:	1a9b      	subs	r3, r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	3338      	adds	r3, #56	; 0x38
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	4413      	add	r3, r2
 8003c9a:	3304      	adds	r3, #4
 8003c9c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	699a      	ldr	r2, [r3, #24]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d901      	bls.n	8003cae <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e06c      	b.n	8003d88 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	695a      	ldr	r2, [r3, #20]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	699b      	ldr	r3, [r3, #24]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	69fa      	ldr	r2, [r7, #28]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d902      	bls.n	8003cca <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	3303      	adds	r3, #3
 8003cce:	089b      	lsrs	r3, r3, #2
 8003cd0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003cd2:	e02b      	b.n	8003d2c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	695a      	ldr	r2, [r3, #20]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	69fa      	ldr	r2, [r7, #28]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d902      	bls.n	8003cf0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	3303      	adds	r3, #3
 8003cf4:	089b      	lsrs	r3, r3, #2
 8003cf6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	68d9      	ldr	r1, [r3, #12]
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	b2da      	uxtb	r2, r3
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003d08:	b2db      	uxtb	r3, r3
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	6978      	ldr	r0, [r7, #20]
 8003d10:	f002 fb87 	bl	8006422 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	68da      	ldr	r2, [r3, #12]
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	441a      	add	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	699a      	ldr	r2, [r3, #24]
 8003d24:	69fb      	ldr	r3, [r7, #28]
 8003d26:	441a      	add	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	015a      	lsls	r2, r3, #5
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	4413      	add	r3, r2
 8003d34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d38:	699b      	ldr	r3, [r3, #24]
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	69ba      	ldr	r2, [r7, #24]
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d809      	bhi.n	8003d56 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	699a      	ldr	r2, [r3, #24]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d203      	bcs.n	8003d56 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1be      	bne.n	8003cd4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	695a      	ldr	r2, [r3, #20]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	429a      	cmp	r2, r3
 8003d60:	d811      	bhi.n	8003d86 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	f003 030f 	and.w	r3, r3, #15
 8003d68:	2201      	movs	r2, #1
 8003d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	43db      	mvns	r3, r3
 8003d7c:	6939      	ldr	r1, [r7, #16]
 8003d7e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003d82:	4013      	ands	r3, r2
 8003d84:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3720      	adds	r7, #32
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	333c      	adds	r3, #60	; 0x3c
 8003da8:	3304      	adds	r3, #4
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	015a      	lsls	r2, r3, #5
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	4413      	add	r3, r2
 8003db6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	f040 80a0 	bne.w	8003f08 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	f003 0308 	and.w	r3, r3, #8
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d015      	beq.n	8003dfe <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	4a72      	ldr	r2, [pc, #456]	; (8003fa0 <PCD_EP_OutXfrComplete_int+0x210>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	f240 80dd 	bls.w	8003f96 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f000 80d7 	beq.w	8003f96 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	015a      	lsls	r2, r3, #5
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	4413      	add	r3, r2
 8003df0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003df4:	461a      	mov	r2, r3
 8003df6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dfa:	6093      	str	r3, [r2, #8]
 8003dfc:	e0cb      	b.n	8003f96 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	f003 0320 	and.w	r3, r3, #32
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d009      	beq.n	8003e1c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	015a      	lsls	r2, r3, #5
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	4413      	add	r3, r2
 8003e10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e14:	461a      	mov	r2, r3
 8003e16:	2320      	movs	r3, #32
 8003e18:	6093      	str	r3, [r2, #8]
 8003e1a:	e0bc      	b.n	8003f96 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	f040 80b7 	bne.w	8003f96 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4a5d      	ldr	r2, [pc, #372]	; (8003fa0 <PCD_EP_OutXfrComplete_int+0x210>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d90f      	bls.n	8003e50 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00a      	beq.n	8003e50 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	015a      	lsls	r2, r3, #5
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	4413      	add	r3, r2
 8003e42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e46:	461a      	mov	r2, r3
 8003e48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e4c:	6093      	str	r3, [r2, #8]
 8003e4e:	e0a2      	b.n	8003f96 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8003e50:	6879      	ldr	r1, [r7, #4]
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	4613      	mov	r3, r2
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	1a9b      	subs	r3, r3, r2
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	440b      	add	r3, r1
 8003e5e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003e62:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	0159      	lsls	r1, r3, #5
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	440b      	add	r3, r1
 8003e6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e70:	691b      	ldr	r3, [r3, #16]
 8003e72:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003e76:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	683a      	ldr	r2, [r7, #0]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	00db      	lsls	r3, r3, #3
 8003e80:	1a9b      	subs	r3, r3, r2
 8003e82:	009b      	lsls	r3, r3, #2
 8003e84:	4403      	add	r3, r0
 8003e86:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003e8a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8003e8c:	6879      	ldr	r1, [r7, #4]
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	4613      	mov	r3, r2
 8003e92:	00db      	lsls	r3, r3, #3
 8003e94:	1a9b      	subs	r3, r3, r2
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	440b      	add	r3, r1
 8003e9a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003e9e:	6819      	ldr	r1, [r3, #0]
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	683a      	ldr	r2, [r7, #0]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	00db      	lsls	r3, r3, #3
 8003ea8:	1a9b      	subs	r3, r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	4403      	add	r3, r0
 8003eae:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4419      	add	r1, r3
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	00db      	lsls	r3, r3, #3
 8003ebe:	1a9b      	subs	r3, r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	4403      	add	r3, r0
 8003ec4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003ec8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d114      	bne.n	8003efa <PCD_EP_OutXfrComplete_int+0x16a>
 8003ed0:	6879      	ldr	r1, [r7, #4]
 8003ed2:	683a      	ldr	r2, [r7, #0]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	00db      	lsls	r3, r3, #3
 8003ed8:	1a9b      	subs	r3, r3, r2
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	440b      	add	r3, r1
 8003ede:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d108      	bne.n	8003efa <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6818      	ldr	r0, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	2101      	movs	r1, #1
 8003ef6:	f002 fcf3 	bl	80068e0 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	4619      	mov	r1, r3
 8003f00:	6878      	ldr	r0, [r7, #4]
 8003f02:	f004 fc7b 	bl	80087fc <HAL_PCD_DataOutStageCallback>
 8003f06:	e046      	b.n	8003f96 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	4a26      	ldr	r2, [pc, #152]	; (8003fa4 <PCD_EP_OutXfrComplete_int+0x214>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d124      	bne.n	8003f5a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00a      	beq.n	8003f30 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	015a      	lsls	r2, r3, #5
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	4413      	add	r3, r2
 8003f22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f26:	461a      	mov	r2, r3
 8003f28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f2c:	6093      	str	r3, [r2, #8]
 8003f2e:	e032      	b.n	8003f96 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	f003 0320 	and.w	r3, r3, #32
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d008      	beq.n	8003f4c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	015a      	lsls	r2, r3, #5
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	4413      	add	r3, r2
 8003f42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003f46:	461a      	mov	r2, r3
 8003f48:	2320      	movs	r3, #32
 8003f4a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	4619      	mov	r1, r3
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f004 fc52 	bl	80087fc <HAL_PCD_DataOutStageCallback>
 8003f58:	e01d      	b.n	8003f96 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d114      	bne.n	8003f8a <PCD_EP_OutXfrComplete_int+0x1fa>
 8003f60:	6879      	ldr	r1, [r7, #4]
 8003f62:	683a      	ldr	r2, [r7, #0]
 8003f64:	4613      	mov	r3, r2
 8003f66:	00db      	lsls	r3, r3, #3
 8003f68:	1a9b      	subs	r3, r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	440b      	add	r3, r1
 8003f6e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d108      	bne.n	8003f8a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6818      	ldr	r0, [r3, #0]
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003f82:	461a      	mov	r2, r3
 8003f84:	2100      	movs	r1, #0
 8003f86:	f002 fcab 	bl	80068e0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	4619      	mov	r1, r3
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	f004 fc33 	bl	80087fc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003f96:	2300      	movs	r3, #0
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3718      	adds	r7, #24
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	4f54300a 	.word	0x4f54300a
 8003fa4:	4f54310a 	.word	0x4f54310a

08003fa8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	333c      	adds	r3, #60	; 0x3c
 8003fc0:	3304      	adds	r3, #4
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	015a      	lsls	r2, r3, #5
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	4413      	add	r3, r2
 8003fce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	4a15      	ldr	r2, [pc, #84]	; (8004030 <PCD_EP_OutSetupPacket_int+0x88>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d90e      	bls.n	8003ffc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d009      	beq.n	8003ffc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	015a      	lsls	r2, r3, #5
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	4413      	add	r3, r2
 8003ff0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ffa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f004 fbeb 	bl	80087d8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	4a0a      	ldr	r2, [pc, #40]	; (8004030 <PCD_EP_OutSetupPacket_int+0x88>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d90c      	bls.n	8004024 <PCD_EP_OutSetupPacket_int+0x7c>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d108      	bne.n	8004024 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6818      	ldr	r0, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800401c:	461a      	mov	r2, r3
 800401e:	2101      	movs	r1, #1
 8004020:	f002 fc5e 	bl	80068e0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	3718      	adds	r7, #24
 800402a:	46bd      	mov	sp, r7
 800402c:	bd80      	pop	{r7, pc}
 800402e:	bf00      	nop
 8004030:	4f54300a 	.word	0x4f54300a

08004034 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004034:	b480      	push	{r7}
 8004036:	b085      	sub	sp, #20
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	460b      	mov	r3, r1
 800403e:	70fb      	strb	r3, [r7, #3]
 8004040:	4613      	mov	r3, r2
 8004042:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800404a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800404c:	78fb      	ldrb	r3, [r7, #3]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d107      	bne.n	8004062 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004052:	883b      	ldrh	r3, [r7, #0]
 8004054:	0419      	lsls	r1, r3, #16
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68ba      	ldr	r2, [r7, #8]
 800405c:	430a      	orrs	r2, r1
 800405e:	629a      	str	r2, [r3, #40]	; 0x28
 8004060:	e028      	b.n	80040b4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004068:	0c1b      	lsrs	r3, r3, #16
 800406a:	68ba      	ldr	r2, [r7, #8]
 800406c:	4413      	add	r3, r2
 800406e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004070:	2300      	movs	r3, #0
 8004072:	73fb      	strb	r3, [r7, #15]
 8004074:	e00d      	b.n	8004092 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	7bfb      	ldrb	r3, [r7, #15]
 800407c:	3340      	adds	r3, #64	; 0x40
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	4413      	add	r3, r2
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	0c1b      	lsrs	r3, r3, #16
 8004086:	68ba      	ldr	r2, [r7, #8]
 8004088:	4413      	add	r3, r2
 800408a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800408c:	7bfb      	ldrb	r3, [r7, #15]
 800408e:	3301      	adds	r3, #1
 8004090:	73fb      	strb	r3, [r7, #15]
 8004092:	7bfa      	ldrb	r2, [r7, #15]
 8004094:	78fb      	ldrb	r3, [r7, #3]
 8004096:	3b01      	subs	r3, #1
 8004098:	429a      	cmp	r2, r3
 800409a:	d3ec      	bcc.n	8004076 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800409c:	883b      	ldrh	r3, [r7, #0]
 800409e:	0418      	lsls	r0, r3, #16
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6819      	ldr	r1, [r3, #0]
 80040a4:	78fb      	ldrb	r3, [r7, #3]
 80040a6:	3b01      	subs	r3, #1
 80040a8:	68ba      	ldr	r2, [r7, #8]
 80040aa:	4302      	orrs	r2, r0
 80040ac:	3340      	adds	r3, #64	; 0x40
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	440b      	add	r3, r1
 80040b2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3714      	adds	r7, #20
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr

080040c2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80040c2:	b480      	push	{r7}
 80040c4:	b083      	sub	sp, #12
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
 80040ca:	460b      	mov	r3, r1
 80040cc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	887a      	ldrh	r2, [r7, #2]
 80040d4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80040d6:	2300      	movs	r3, #0
}
 80040d8:	4618      	mov	r0, r3
 80040da:	370c      	adds	r7, #12
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b083      	sub	sp, #12
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	460b      	mov	r3, r1
 80040ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80040f0:	bf00      	nop
 80040f2:	370c      	adds	r7, #12
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr

080040fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e267      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	d075      	beq.n	8004206 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800411a:	4b88      	ldr	r3, [pc, #544]	; (800433c <HAL_RCC_OscConfig+0x240>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	f003 030c 	and.w	r3, r3, #12
 8004122:	2b04      	cmp	r3, #4
 8004124:	d00c      	beq.n	8004140 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004126:	4b85      	ldr	r3, [pc, #532]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800412e:	2b08      	cmp	r3, #8
 8004130:	d112      	bne.n	8004158 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004132:	4b82      	ldr	r3, [pc, #520]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800413a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800413e:	d10b      	bne.n	8004158 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004140:	4b7e      	ldr	r3, [pc, #504]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004148:	2b00      	cmp	r3, #0
 800414a:	d05b      	beq.n	8004204 <HAL_RCC_OscConfig+0x108>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d157      	bne.n	8004204 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	e242      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004160:	d106      	bne.n	8004170 <HAL_RCC_OscConfig+0x74>
 8004162:	4b76      	ldr	r3, [pc, #472]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a75      	ldr	r2, [pc, #468]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004168:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800416c:	6013      	str	r3, [r2, #0]
 800416e:	e01d      	b.n	80041ac <HAL_RCC_OscConfig+0xb0>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004178:	d10c      	bne.n	8004194 <HAL_RCC_OscConfig+0x98>
 800417a:	4b70      	ldr	r3, [pc, #448]	; (800433c <HAL_RCC_OscConfig+0x240>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a6f      	ldr	r2, [pc, #444]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004180:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004184:	6013      	str	r3, [r2, #0]
 8004186:	4b6d      	ldr	r3, [pc, #436]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a6c      	ldr	r2, [pc, #432]	; (800433c <HAL_RCC_OscConfig+0x240>)
 800418c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004190:	6013      	str	r3, [r2, #0]
 8004192:	e00b      	b.n	80041ac <HAL_RCC_OscConfig+0xb0>
 8004194:	4b69      	ldr	r3, [pc, #420]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a68      	ldr	r2, [pc, #416]	; (800433c <HAL_RCC_OscConfig+0x240>)
 800419a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800419e:	6013      	str	r3, [r2, #0]
 80041a0:	4b66      	ldr	r3, [pc, #408]	; (800433c <HAL_RCC_OscConfig+0x240>)
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a65      	ldr	r2, [pc, #404]	; (800433c <HAL_RCC_OscConfig+0x240>)
 80041a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d013      	beq.n	80041dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b4:	f7fd ffb0 	bl	8002118 <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ba:	e008      	b.n	80041ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041bc:	f7fd ffac 	bl	8002118 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b64      	cmp	r3, #100	; 0x64
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e207      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ce:	4b5b      	ldr	r3, [pc, #364]	; (800433c <HAL_RCC_OscConfig+0x240>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d0f0      	beq.n	80041bc <HAL_RCC_OscConfig+0xc0>
 80041da:	e014      	b.n	8004206 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041dc:	f7fd ff9c 	bl	8002118 <HAL_GetTick>
 80041e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041e2:	e008      	b.n	80041f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80041e4:	f7fd ff98 	bl	8002118 <HAL_GetTick>
 80041e8:	4602      	mov	r2, r0
 80041ea:	693b      	ldr	r3, [r7, #16]
 80041ec:	1ad3      	subs	r3, r2, r3
 80041ee:	2b64      	cmp	r3, #100	; 0x64
 80041f0:	d901      	bls.n	80041f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80041f2:	2303      	movs	r3, #3
 80041f4:	e1f3      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041f6:	4b51      	ldr	r3, [pc, #324]	; (800433c <HAL_RCC_OscConfig+0x240>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1f0      	bne.n	80041e4 <HAL_RCC_OscConfig+0xe8>
 8004202:	e000      	b.n	8004206 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004204:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d063      	beq.n	80042da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004212:	4b4a      	ldr	r3, [pc, #296]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f003 030c 	and.w	r3, r3, #12
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00b      	beq.n	8004236 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800421e:	4b47      	ldr	r3, [pc, #284]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004226:	2b08      	cmp	r3, #8
 8004228:	d11c      	bne.n	8004264 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800422a:	4b44      	ldr	r3, [pc, #272]	; (800433c <HAL_RCC_OscConfig+0x240>)
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d116      	bne.n	8004264 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004236:	4b41      	ldr	r3, [pc, #260]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d005      	beq.n	800424e <HAL_RCC_OscConfig+0x152>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d001      	beq.n	800424e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e1c7      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800424e:	4b3b      	ldr	r3, [pc, #236]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	00db      	lsls	r3, r3, #3
 800425c:	4937      	ldr	r1, [pc, #220]	; (800433c <HAL_RCC_OscConfig+0x240>)
 800425e:	4313      	orrs	r3, r2
 8004260:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004262:	e03a      	b.n	80042da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d020      	beq.n	80042ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800426c:	4b34      	ldr	r3, [pc, #208]	; (8004340 <HAL_RCC_OscConfig+0x244>)
 800426e:	2201      	movs	r2, #1
 8004270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004272:	f7fd ff51 	bl	8002118 <HAL_GetTick>
 8004276:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004278:	e008      	b.n	800428c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800427a:	f7fd ff4d 	bl	8002118 <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	2b02      	cmp	r3, #2
 8004286:	d901      	bls.n	800428c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e1a8      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800428c:	4b2b      	ldr	r3, [pc, #172]	; (800433c <HAL_RCC_OscConfig+0x240>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d0f0      	beq.n	800427a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004298:	4b28      	ldr	r3, [pc, #160]	; (800433c <HAL_RCC_OscConfig+0x240>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	691b      	ldr	r3, [r3, #16]
 80042a4:	00db      	lsls	r3, r3, #3
 80042a6:	4925      	ldr	r1, [pc, #148]	; (800433c <HAL_RCC_OscConfig+0x240>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	600b      	str	r3, [r1, #0]
 80042ac:	e015      	b.n	80042da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042ae:	4b24      	ldr	r3, [pc, #144]	; (8004340 <HAL_RCC_OscConfig+0x244>)
 80042b0:	2200      	movs	r2, #0
 80042b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b4:	f7fd ff30 	bl	8002118 <HAL_GetTick>
 80042b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ba:	e008      	b.n	80042ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042bc:	f7fd ff2c 	bl	8002118 <HAL_GetTick>
 80042c0:	4602      	mov	r2, r0
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	1ad3      	subs	r3, r2, r3
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d901      	bls.n	80042ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e187      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ce:	4b1b      	ldr	r3, [pc, #108]	; (800433c <HAL_RCC_OscConfig+0x240>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 0302 	and.w	r3, r3, #2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1f0      	bne.n	80042bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f003 0308 	and.w	r3, r3, #8
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d036      	beq.n	8004354 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	695b      	ldr	r3, [r3, #20]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d016      	beq.n	800431c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042ee:	4b15      	ldr	r3, [pc, #84]	; (8004344 <HAL_RCC_OscConfig+0x248>)
 80042f0:	2201      	movs	r2, #1
 80042f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042f4:	f7fd ff10 	bl	8002118 <HAL_GetTick>
 80042f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042fa:	e008      	b.n	800430e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042fc:	f7fd ff0c 	bl	8002118 <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	2b02      	cmp	r3, #2
 8004308:	d901      	bls.n	800430e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	e167      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800430e:	4b0b      	ldr	r3, [pc, #44]	; (800433c <HAL_RCC_OscConfig+0x240>)
 8004310:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d0f0      	beq.n	80042fc <HAL_RCC_OscConfig+0x200>
 800431a:	e01b      	b.n	8004354 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800431c:	4b09      	ldr	r3, [pc, #36]	; (8004344 <HAL_RCC_OscConfig+0x248>)
 800431e:	2200      	movs	r2, #0
 8004320:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004322:	f7fd fef9 	bl	8002118 <HAL_GetTick>
 8004326:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004328:	e00e      	b.n	8004348 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800432a:	f7fd fef5 	bl	8002118 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	2b02      	cmp	r3, #2
 8004336:	d907      	bls.n	8004348 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e150      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
 800433c:	40023800 	.word	0x40023800
 8004340:	42470000 	.word	0x42470000
 8004344:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004348:	4b88      	ldr	r3, [pc, #544]	; (800456c <HAL_RCC_OscConfig+0x470>)
 800434a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800434c:	f003 0302 	and.w	r3, r3, #2
 8004350:	2b00      	cmp	r3, #0
 8004352:	d1ea      	bne.n	800432a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f003 0304 	and.w	r3, r3, #4
 800435c:	2b00      	cmp	r3, #0
 800435e:	f000 8097 	beq.w	8004490 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004362:	2300      	movs	r3, #0
 8004364:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004366:	4b81      	ldr	r3, [pc, #516]	; (800456c <HAL_RCC_OscConfig+0x470>)
 8004368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10f      	bne.n	8004392 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004372:	2300      	movs	r3, #0
 8004374:	60bb      	str	r3, [r7, #8]
 8004376:	4b7d      	ldr	r3, [pc, #500]	; (800456c <HAL_RCC_OscConfig+0x470>)
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	4a7c      	ldr	r2, [pc, #496]	; (800456c <HAL_RCC_OscConfig+0x470>)
 800437c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004380:	6413      	str	r3, [r2, #64]	; 0x40
 8004382:	4b7a      	ldr	r3, [pc, #488]	; (800456c <HAL_RCC_OscConfig+0x470>)
 8004384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800438a:	60bb      	str	r3, [r7, #8]
 800438c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800438e:	2301      	movs	r3, #1
 8004390:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004392:	4b77      	ldr	r3, [pc, #476]	; (8004570 <HAL_RCC_OscConfig+0x474>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800439a:	2b00      	cmp	r3, #0
 800439c:	d118      	bne.n	80043d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800439e:	4b74      	ldr	r3, [pc, #464]	; (8004570 <HAL_RCC_OscConfig+0x474>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a73      	ldr	r2, [pc, #460]	; (8004570 <HAL_RCC_OscConfig+0x474>)
 80043a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043aa:	f7fd feb5 	bl	8002118 <HAL_GetTick>
 80043ae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043b0:	e008      	b.n	80043c4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043b2:	f7fd feb1 	bl	8002118 <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d901      	bls.n	80043c4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e10c      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043c4:	4b6a      	ldr	r3, [pc, #424]	; (8004570 <HAL_RCC_OscConfig+0x474>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d0f0      	beq.n	80043b2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d106      	bne.n	80043e6 <HAL_RCC_OscConfig+0x2ea>
 80043d8:	4b64      	ldr	r3, [pc, #400]	; (800456c <HAL_RCC_OscConfig+0x470>)
 80043da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043dc:	4a63      	ldr	r2, [pc, #396]	; (800456c <HAL_RCC_OscConfig+0x470>)
 80043de:	f043 0301 	orr.w	r3, r3, #1
 80043e2:	6713      	str	r3, [r2, #112]	; 0x70
 80043e4:	e01c      	b.n	8004420 <HAL_RCC_OscConfig+0x324>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	2b05      	cmp	r3, #5
 80043ec:	d10c      	bne.n	8004408 <HAL_RCC_OscConfig+0x30c>
 80043ee:	4b5f      	ldr	r3, [pc, #380]	; (800456c <HAL_RCC_OscConfig+0x470>)
 80043f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043f2:	4a5e      	ldr	r2, [pc, #376]	; (800456c <HAL_RCC_OscConfig+0x470>)
 80043f4:	f043 0304 	orr.w	r3, r3, #4
 80043f8:	6713      	str	r3, [r2, #112]	; 0x70
 80043fa:	4b5c      	ldr	r3, [pc, #368]	; (800456c <HAL_RCC_OscConfig+0x470>)
 80043fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043fe:	4a5b      	ldr	r2, [pc, #364]	; (800456c <HAL_RCC_OscConfig+0x470>)
 8004400:	f043 0301 	orr.w	r3, r3, #1
 8004404:	6713      	str	r3, [r2, #112]	; 0x70
 8004406:	e00b      	b.n	8004420 <HAL_RCC_OscConfig+0x324>
 8004408:	4b58      	ldr	r3, [pc, #352]	; (800456c <HAL_RCC_OscConfig+0x470>)
 800440a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800440c:	4a57      	ldr	r2, [pc, #348]	; (800456c <HAL_RCC_OscConfig+0x470>)
 800440e:	f023 0301 	bic.w	r3, r3, #1
 8004412:	6713      	str	r3, [r2, #112]	; 0x70
 8004414:	4b55      	ldr	r3, [pc, #340]	; (800456c <HAL_RCC_OscConfig+0x470>)
 8004416:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004418:	4a54      	ldr	r2, [pc, #336]	; (800456c <HAL_RCC_OscConfig+0x470>)
 800441a:	f023 0304 	bic.w	r3, r3, #4
 800441e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d015      	beq.n	8004454 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004428:	f7fd fe76 	bl	8002118 <HAL_GetTick>
 800442c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800442e:	e00a      	b.n	8004446 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004430:	f7fd fe72 	bl	8002118 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	f241 3288 	movw	r2, #5000	; 0x1388
 800443e:	4293      	cmp	r3, r2
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e0cb      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004446:	4b49      	ldr	r3, [pc, #292]	; (800456c <HAL_RCC_OscConfig+0x470>)
 8004448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d0ee      	beq.n	8004430 <HAL_RCC_OscConfig+0x334>
 8004452:	e014      	b.n	800447e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004454:	f7fd fe60 	bl	8002118 <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800445a:	e00a      	b.n	8004472 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800445c:	f7fd fe5c 	bl	8002118 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	f241 3288 	movw	r2, #5000	; 0x1388
 800446a:	4293      	cmp	r3, r2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e0b5      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004472:	4b3e      	ldr	r3, [pc, #248]	; (800456c <HAL_RCC_OscConfig+0x470>)
 8004474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d1ee      	bne.n	800445c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800447e:	7dfb      	ldrb	r3, [r7, #23]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d105      	bne.n	8004490 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004484:	4b39      	ldr	r3, [pc, #228]	; (800456c <HAL_RCC_OscConfig+0x470>)
 8004486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004488:	4a38      	ldr	r2, [pc, #224]	; (800456c <HAL_RCC_OscConfig+0x470>)
 800448a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800448e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	2b00      	cmp	r3, #0
 8004496:	f000 80a1 	beq.w	80045dc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800449a:	4b34      	ldr	r3, [pc, #208]	; (800456c <HAL_RCC_OscConfig+0x470>)
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f003 030c 	and.w	r3, r3, #12
 80044a2:	2b08      	cmp	r3, #8
 80044a4:	d05c      	beq.n	8004560 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d141      	bne.n	8004532 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044ae:	4b31      	ldr	r3, [pc, #196]	; (8004574 <HAL_RCC_OscConfig+0x478>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b4:	f7fd fe30 	bl	8002118 <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044bc:	f7fd fe2c 	bl	8002118 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e087      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044ce:	4b27      	ldr	r3, [pc, #156]	; (800456c <HAL_RCC_OscConfig+0x470>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d1f0      	bne.n	80044bc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	69da      	ldr	r2, [r3, #28]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a1b      	ldr	r3, [r3, #32]
 80044e2:	431a      	orrs	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e8:	019b      	lsls	r3, r3, #6
 80044ea:	431a      	orrs	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044f0:	085b      	lsrs	r3, r3, #1
 80044f2:	3b01      	subs	r3, #1
 80044f4:	041b      	lsls	r3, r3, #16
 80044f6:	431a      	orrs	r2, r3
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044fc:	061b      	lsls	r3, r3, #24
 80044fe:	491b      	ldr	r1, [pc, #108]	; (800456c <HAL_RCC_OscConfig+0x470>)
 8004500:	4313      	orrs	r3, r2
 8004502:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004504:	4b1b      	ldr	r3, [pc, #108]	; (8004574 <HAL_RCC_OscConfig+0x478>)
 8004506:	2201      	movs	r2, #1
 8004508:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800450a:	f7fd fe05 	bl	8002118 <HAL_GetTick>
 800450e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004510:	e008      	b.n	8004524 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004512:	f7fd fe01 	bl	8002118 <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b02      	cmp	r3, #2
 800451e:	d901      	bls.n	8004524 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e05c      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004524:	4b11      	ldr	r3, [pc, #68]	; (800456c <HAL_RCC_OscConfig+0x470>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d0f0      	beq.n	8004512 <HAL_RCC_OscConfig+0x416>
 8004530:	e054      	b.n	80045dc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004532:	4b10      	ldr	r3, [pc, #64]	; (8004574 <HAL_RCC_OscConfig+0x478>)
 8004534:	2200      	movs	r2, #0
 8004536:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004538:	f7fd fdee 	bl	8002118 <HAL_GetTick>
 800453c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004540:	f7fd fdea 	bl	8002118 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e045      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004552:	4b06      	ldr	r3, [pc, #24]	; (800456c <HAL_RCC_OscConfig+0x470>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1f0      	bne.n	8004540 <HAL_RCC_OscConfig+0x444>
 800455e:	e03d      	b.n	80045dc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	2b01      	cmp	r3, #1
 8004566:	d107      	bne.n	8004578 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e038      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
 800456c:	40023800 	.word	0x40023800
 8004570:	40007000 	.word	0x40007000
 8004574:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004578:	4b1b      	ldr	r3, [pc, #108]	; (80045e8 <HAL_RCC_OscConfig+0x4ec>)
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	2b01      	cmp	r3, #1
 8004584:	d028      	beq.n	80045d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004590:	429a      	cmp	r2, r3
 8004592:	d121      	bne.n	80045d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800459e:	429a      	cmp	r2, r3
 80045a0:	d11a      	bne.n	80045d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045a2:	68fa      	ldr	r2, [r7, #12]
 80045a4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80045a8:	4013      	ands	r3, r2
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80045ae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d111      	bne.n	80045d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045be:	085b      	lsrs	r3, r3, #1
 80045c0:	3b01      	subs	r3, #1
 80045c2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d107      	bne.n	80045d8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d001      	beq.n	80045dc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e000      	b.n	80045de <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	3718      	adds	r7, #24
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	40023800 	.word	0x40023800

080045ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d101      	bne.n	8004600 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e0cc      	b.n	800479a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004600:	4b68      	ldr	r3, [pc, #416]	; (80047a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0307 	and.w	r3, r3, #7
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d90c      	bls.n	8004628 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800460e:	4b65      	ldr	r3, [pc, #404]	; (80047a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004610:	683a      	ldr	r2, [r7, #0]
 8004612:	b2d2      	uxtb	r2, r2
 8004614:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004616:	4b63      	ldr	r3, [pc, #396]	; (80047a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0307 	and.w	r3, r3, #7
 800461e:	683a      	ldr	r2, [r7, #0]
 8004620:	429a      	cmp	r2, r3
 8004622:	d001      	beq.n	8004628 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e0b8      	b.n	800479a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d020      	beq.n	8004676 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0304 	and.w	r3, r3, #4
 800463c:	2b00      	cmp	r3, #0
 800463e:	d005      	beq.n	800464c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004640:	4b59      	ldr	r3, [pc, #356]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	4a58      	ldr	r2, [pc, #352]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004646:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800464a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0308 	and.w	r3, r3, #8
 8004654:	2b00      	cmp	r3, #0
 8004656:	d005      	beq.n	8004664 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004658:	4b53      	ldr	r3, [pc, #332]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	4a52      	ldr	r2, [pc, #328]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 800465e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004662:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004664:	4b50      	ldr	r3, [pc, #320]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	494d      	ldr	r1, [pc, #308]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004672:	4313      	orrs	r3, r2
 8004674:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b00      	cmp	r3, #0
 8004680:	d044      	beq.n	800470c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d107      	bne.n	800469a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800468a:	4b47      	ldr	r3, [pc, #284]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d119      	bne.n	80046ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e07f      	b.n	800479a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d003      	beq.n	80046aa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046a6:	2b03      	cmp	r3, #3
 80046a8:	d107      	bne.n	80046ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046aa:	4b3f      	ldr	r3, [pc, #252]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d109      	bne.n	80046ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e06f      	b.n	800479a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046ba:	4b3b      	ldr	r3, [pc, #236]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d101      	bne.n	80046ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e067      	b.n	800479a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046ca:	4b37      	ldr	r3, [pc, #220]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f023 0203 	bic.w	r2, r3, #3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	4934      	ldr	r1, [pc, #208]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046dc:	f7fd fd1c 	bl	8002118 <HAL_GetTick>
 80046e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046e2:	e00a      	b.n	80046fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046e4:	f7fd fd18 	bl	8002118 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e04f      	b.n	800479a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046fa:	4b2b      	ldr	r3, [pc, #172]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f003 020c 	and.w	r2, r3, #12
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	429a      	cmp	r2, r3
 800470a:	d1eb      	bne.n	80046e4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800470c:	4b25      	ldr	r3, [pc, #148]	; (80047a4 <HAL_RCC_ClockConfig+0x1b8>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0307 	and.w	r3, r3, #7
 8004714:	683a      	ldr	r2, [r7, #0]
 8004716:	429a      	cmp	r2, r3
 8004718:	d20c      	bcs.n	8004734 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800471a:	4b22      	ldr	r3, [pc, #136]	; (80047a4 <HAL_RCC_ClockConfig+0x1b8>)
 800471c:	683a      	ldr	r2, [r7, #0]
 800471e:	b2d2      	uxtb	r2, r2
 8004720:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004722:	4b20      	ldr	r3, [pc, #128]	; (80047a4 <HAL_RCC_ClockConfig+0x1b8>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0307 	and.w	r3, r3, #7
 800472a:	683a      	ldr	r2, [r7, #0]
 800472c:	429a      	cmp	r2, r3
 800472e:	d001      	beq.n	8004734 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e032      	b.n	800479a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	d008      	beq.n	8004752 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004740:	4b19      	ldr	r3, [pc, #100]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	4916      	ldr	r1, [pc, #88]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 800474e:	4313      	orrs	r3, r2
 8004750:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0308 	and.w	r3, r3, #8
 800475a:	2b00      	cmp	r3, #0
 800475c:	d009      	beq.n	8004772 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800475e:	4b12      	ldr	r3, [pc, #72]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	691b      	ldr	r3, [r3, #16]
 800476a:	00db      	lsls	r3, r3, #3
 800476c:	490e      	ldr	r1, [pc, #56]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 800476e:	4313      	orrs	r3, r2
 8004770:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004772:	f000 f821 	bl	80047b8 <HAL_RCC_GetSysClockFreq>
 8004776:	4602      	mov	r2, r0
 8004778:	4b0b      	ldr	r3, [pc, #44]	; (80047a8 <HAL_RCC_ClockConfig+0x1bc>)
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	091b      	lsrs	r3, r3, #4
 800477e:	f003 030f 	and.w	r3, r3, #15
 8004782:	490a      	ldr	r1, [pc, #40]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004784:	5ccb      	ldrb	r3, [r1, r3]
 8004786:	fa22 f303 	lsr.w	r3, r2, r3
 800478a:	4a09      	ldr	r2, [pc, #36]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800478c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800478e:	4b09      	ldr	r3, [pc, #36]	; (80047b4 <HAL_RCC_ClockConfig+0x1c8>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4618      	mov	r0, r3
 8004794:	f7fd fc7c 	bl	8002090 <HAL_InitTick>

  return HAL_OK;
 8004798:	2300      	movs	r3, #0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	40023c00 	.word	0x40023c00
 80047a8:	40023800 	.word	0x40023800
 80047ac:	08009884 	.word	0x08009884
 80047b0:	2000023c 	.word	0x2000023c
 80047b4:	20000240 	.word	0x20000240

080047b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80047b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047bc:	b094      	sub	sp, #80	; 0x50
 80047be:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80047c0:	2300      	movs	r3, #0
 80047c2:	647b      	str	r3, [r7, #68]	; 0x44
 80047c4:	2300      	movs	r3, #0
 80047c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80047c8:	2300      	movs	r3, #0
 80047ca:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80047cc:	2300      	movs	r3, #0
 80047ce:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80047d0:	4b79      	ldr	r3, [pc, #484]	; (80049b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f003 030c 	and.w	r3, r3, #12
 80047d8:	2b08      	cmp	r3, #8
 80047da:	d00d      	beq.n	80047f8 <HAL_RCC_GetSysClockFreq+0x40>
 80047dc:	2b08      	cmp	r3, #8
 80047de:	f200 80e1 	bhi.w	80049a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d002      	beq.n	80047ec <HAL_RCC_GetSysClockFreq+0x34>
 80047e6:	2b04      	cmp	r3, #4
 80047e8:	d003      	beq.n	80047f2 <HAL_RCC_GetSysClockFreq+0x3a>
 80047ea:	e0db      	b.n	80049a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80047ec:	4b73      	ldr	r3, [pc, #460]	; (80049bc <HAL_RCC_GetSysClockFreq+0x204>)
 80047ee:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80047f0:	e0db      	b.n	80049aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80047f2:	4b72      	ldr	r3, [pc, #456]	; (80049bc <HAL_RCC_GetSysClockFreq+0x204>)
 80047f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80047f6:	e0d8      	b.n	80049aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80047f8:	4b6f      	ldr	r3, [pc, #444]	; (80049b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004800:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004802:	4b6d      	ldr	r3, [pc, #436]	; (80049b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d063      	beq.n	80048d6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800480e:	4b6a      	ldr	r3, [pc, #424]	; (80049b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	099b      	lsrs	r3, r3, #6
 8004814:	2200      	movs	r2, #0
 8004816:	63bb      	str	r3, [r7, #56]	; 0x38
 8004818:	63fa      	str	r2, [r7, #60]	; 0x3c
 800481a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800481c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004820:	633b      	str	r3, [r7, #48]	; 0x30
 8004822:	2300      	movs	r3, #0
 8004824:	637b      	str	r3, [r7, #52]	; 0x34
 8004826:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800482a:	4622      	mov	r2, r4
 800482c:	462b      	mov	r3, r5
 800482e:	f04f 0000 	mov.w	r0, #0
 8004832:	f04f 0100 	mov.w	r1, #0
 8004836:	0159      	lsls	r1, r3, #5
 8004838:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800483c:	0150      	lsls	r0, r2, #5
 800483e:	4602      	mov	r2, r0
 8004840:	460b      	mov	r3, r1
 8004842:	4621      	mov	r1, r4
 8004844:	1a51      	subs	r1, r2, r1
 8004846:	6139      	str	r1, [r7, #16]
 8004848:	4629      	mov	r1, r5
 800484a:	eb63 0301 	sbc.w	r3, r3, r1
 800484e:	617b      	str	r3, [r7, #20]
 8004850:	f04f 0200 	mov.w	r2, #0
 8004854:	f04f 0300 	mov.w	r3, #0
 8004858:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800485c:	4659      	mov	r1, fp
 800485e:	018b      	lsls	r3, r1, #6
 8004860:	4651      	mov	r1, sl
 8004862:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004866:	4651      	mov	r1, sl
 8004868:	018a      	lsls	r2, r1, #6
 800486a:	4651      	mov	r1, sl
 800486c:	ebb2 0801 	subs.w	r8, r2, r1
 8004870:	4659      	mov	r1, fp
 8004872:	eb63 0901 	sbc.w	r9, r3, r1
 8004876:	f04f 0200 	mov.w	r2, #0
 800487a:	f04f 0300 	mov.w	r3, #0
 800487e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004882:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004886:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800488a:	4690      	mov	r8, r2
 800488c:	4699      	mov	r9, r3
 800488e:	4623      	mov	r3, r4
 8004890:	eb18 0303 	adds.w	r3, r8, r3
 8004894:	60bb      	str	r3, [r7, #8]
 8004896:	462b      	mov	r3, r5
 8004898:	eb49 0303 	adc.w	r3, r9, r3
 800489c:	60fb      	str	r3, [r7, #12]
 800489e:	f04f 0200 	mov.w	r2, #0
 80048a2:	f04f 0300 	mov.w	r3, #0
 80048a6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80048aa:	4629      	mov	r1, r5
 80048ac:	028b      	lsls	r3, r1, #10
 80048ae:	4621      	mov	r1, r4
 80048b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048b4:	4621      	mov	r1, r4
 80048b6:	028a      	lsls	r2, r1, #10
 80048b8:	4610      	mov	r0, r2
 80048ba:	4619      	mov	r1, r3
 80048bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048be:	2200      	movs	r2, #0
 80048c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80048c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80048c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80048c8:	f7fc f8f0 	bl	8000aac <__aeabi_uldivmod>
 80048cc:	4602      	mov	r2, r0
 80048ce:	460b      	mov	r3, r1
 80048d0:	4613      	mov	r3, r2
 80048d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048d4:	e058      	b.n	8004988 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048d6:	4b38      	ldr	r3, [pc, #224]	; (80049b8 <HAL_RCC_GetSysClockFreq+0x200>)
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	099b      	lsrs	r3, r3, #6
 80048dc:	2200      	movs	r2, #0
 80048de:	4618      	mov	r0, r3
 80048e0:	4611      	mov	r1, r2
 80048e2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80048e6:	623b      	str	r3, [r7, #32]
 80048e8:	2300      	movs	r3, #0
 80048ea:	627b      	str	r3, [r7, #36]	; 0x24
 80048ec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80048f0:	4642      	mov	r2, r8
 80048f2:	464b      	mov	r3, r9
 80048f4:	f04f 0000 	mov.w	r0, #0
 80048f8:	f04f 0100 	mov.w	r1, #0
 80048fc:	0159      	lsls	r1, r3, #5
 80048fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004902:	0150      	lsls	r0, r2, #5
 8004904:	4602      	mov	r2, r0
 8004906:	460b      	mov	r3, r1
 8004908:	4641      	mov	r1, r8
 800490a:	ebb2 0a01 	subs.w	sl, r2, r1
 800490e:	4649      	mov	r1, r9
 8004910:	eb63 0b01 	sbc.w	fp, r3, r1
 8004914:	f04f 0200 	mov.w	r2, #0
 8004918:	f04f 0300 	mov.w	r3, #0
 800491c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004920:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004924:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004928:	ebb2 040a 	subs.w	r4, r2, sl
 800492c:	eb63 050b 	sbc.w	r5, r3, fp
 8004930:	f04f 0200 	mov.w	r2, #0
 8004934:	f04f 0300 	mov.w	r3, #0
 8004938:	00eb      	lsls	r3, r5, #3
 800493a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800493e:	00e2      	lsls	r2, r4, #3
 8004940:	4614      	mov	r4, r2
 8004942:	461d      	mov	r5, r3
 8004944:	4643      	mov	r3, r8
 8004946:	18e3      	adds	r3, r4, r3
 8004948:	603b      	str	r3, [r7, #0]
 800494a:	464b      	mov	r3, r9
 800494c:	eb45 0303 	adc.w	r3, r5, r3
 8004950:	607b      	str	r3, [r7, #4]
 8004952:	f04f 0200 	mov.w	r2, #0
 8004956:	f04f 0300 	mov.w	r3, #0
 800495a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800495e:	4629      	mov	r1, r5
 8004960:	028b      	lsls	r3, r1, #10
 8004962:	4621      	mov	r1, r4
 8004964:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004968:	4621      	mov	r1, r4
 800496a:	028a      	lsls	r2, r1, #10
 800496c:	4610      	mov	r0, r2
 800496e:	4619      	mov	r1, r3
 8004970:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004972:	2200      	movs	r2, #0
 8004974:	61bb      	str	r3, [r7, #24]
 8004976:	61fa      	str	r2, [r7, #28]
 8004978:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800497c:	f7fc f896 	bl	8000aac <__aeabi_uldivmod>
 8004980:	4602      	mov	r2, r0
 8004982:	460b      	mov	r3, r1
 8004984:	4613      	mov	r3, r2
 8004986:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004988:	4b0b      	ldr	r3, [pc, #44]	; (80049b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	0c1b      	lsrs	r3, r3, #16
 800498e:	f003 0303 	and.w	r3, r3, #3
 8004992:	3301      	adds	r3, #1
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004998:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800499a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800499c:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80049a2:	e002      	b.n	80049aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049a4:	4b05      	ldr	r3, [pc, #20]	; (80049bc <HAL_RCC_GetSysClockFreq+0x204>)
 80049a6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80049a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3750      	adds	r7, #80	; 0x50
 80049b0:	46bd      	mov	sp, r7
 80049b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049b6:	bf00      	nop
 80049b8:	40023800 	.word	0x40023800
 80049bc:	00f42400 	.word	0x00f42400

080049c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049c0:	b480      	push	{r7}
 80049c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049c4:	4b03      	ldr	r3, [pc, #12]	; (80049d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80049c6:	681b      	ldr	r3, [r3, #0]
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
 80049d2:	bf00      	nop
 80049d4:	2000023c 	.word	0x2000023c

080049d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80049dc:	f7ff fff0 	bl	80049c0 <HAL_RCC_GetHCLKFreq>
 80049e0:	4602      	mov	r2, r0
 80049e2:	4b05      	ldr	r3, [pc, #20]	; (80049f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80049e4:	689b      	ldr	r3, [r3, #8]
 80049e6:	0a9b      	lsrs	r3, r3, #10
 80049e8:	f003 0307 	and.w	r3, r3, #7
 80049ec:	4903      	ldr	r1, [pc, #12]	; (80049fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80049ee:	5ccb      	ldrb	r3, [r1, r3]
 80049f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049f4:	4618      	mov	r0, r3
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	40023800 	.word	0x40023800
 80049fc:	08009894 	.word	0x08009894

08004a00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004a04:	f7ff ffdc 	bl	80049c0 <HAL_RCC_GetHCLKFreq>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	4b05      	ldr	r3, [pc, #20]	; (8004a20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	0b5b      	lsrs	r3, r3, #13
 8004a10:	f003 0307 	and.w	r3, r3, #7
 8004a14:	4903      	ldr	r1, [pc, #12]	; (8004a24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a16:	5ccb      	ldrb	r3, [r1, r3]
 8004a18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	40023800 	.word	0x40023800
 8004a24:	08009894 	.word	0x08009894

08004a28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d101      	bne.n	8004a3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e07b      	b.n	8004b32 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d108      	bne.n	8004a54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a4a:	d009      	beq.n	8004a60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	61da      	str	r2, [r3, #28]
 8004a52:	e005      	b.n	8004a60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d106      	bne.n	8004a80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f7fd f9b0 	bl	8001de0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2202      	movs	r2, #2
 8004a84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a96:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004aa8:	431a      	orrs	r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ab2:	431a      	orrs	r2, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	691b      	ldr	r3, [r3, #16]
 8004ab8:	f003 0302 	and.w	r3, r3, #2
 8004abc:	431a      	orrs	r2, r3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	695b      	ldr	r3, [r3, #20]
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	431a      	orrs	r2, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ad0:	431a      	orrs	r2, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	69db      	ldr	r3, [r3, #28]
 8004ad6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ada:	431a      	orrs	r2, r3
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ae4:	ea42 0103 	orr.w	r1, r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aec:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	430a      	orrs	r2, r1
 8004af6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	699b      	ldr	r3, [r3, #24]
 8004afc:	0c1b      	lsrs	r3, r3, #16
 8004afe:	f003 0104 	and.w	r1, r3, #4
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b06:	f003 0210 	and.w	r2, r3, #16
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	69da      	ldr	r2, [r3, #28]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b20:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}

08004b3a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b3a:	b580      	push	{r7, lr}
 8004b3c:	b082      	sub	sp, #8
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d101      	bne.n	8004b4c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e03f      	b.n	8004bcc <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d106      	bne.n	8004b66 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f7fd f985 	bl	8001e70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2224      	movs	r2, #36	; 0x24
 8004b6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	68da      	ldr	r2, [r3, #12]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b7c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f000 f9a6 	bl	8004ed0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	691a      	ldr	r2, [r3, #16]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b92:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	695a      	ldr	r2, [r3, #20]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004ba2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	68da      	ldr	r2, [r3, #12]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bb2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2220      	movs	r2, #32
 8004bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2220      	movs	r2, #32
 8004bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3708      	adds	r7, #8
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b08a      	sub	sp, #40	; 0x28
 8004bd8:	af02      	add	r7, sp, #8
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	603b      	str	r3, [r7, #0]
 8004be0:	4613      	mov	r3, r2
 8004be2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004be4:	2300      	movs	r3, #0
 8004be6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b20      	cmp	r3, #32
 8004bf2:	d17c      	bne.n	8004cee <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d002      	beq.n	8004c00 <HAL_UART_Transmit+0x2c>
 8004bfa:	88fb      	ldrh	r3, [r7, #6]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d101      	bne.n	8004c04 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e075      	b.n	8004cf0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d101      	bne.n	8004c12 <HAL_UART_Transmit+0x3e>
 8004c0e:	2302      	movs	r3, #2
 8004c10:	e06e      	b.n	8004cf0 <HAL_UART_Transmit+0x11c>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2221      	movs	r2, #33	; 0x21
 8004c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c28:	f7fd fa76 	bl	8002118 <HAL_GetTick>
 8004c2c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	88fa      	ldrh	r2, [r7, #6]
 8004c32:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	88fa      	ldrh	r2, [r7, #6]
 8004c38:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c42:	d108      	bne.n	8004c56 <HAL_UART_Transmit+0x82>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d104      	bne.n	8004c56 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	61bb      	str	r3, [r7, #24]
 8004c54:	e003      	b.n	8004c5e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004c66:	e02a      	b.n	8004cbe <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	2180      	movs	r1, #128	; 0x80
 8004c72:	68f8      	ldr	r0, [r7, #12]
 8004c74:	f000 f8e2 	bl	8004e3c <UART_WaitOnFlagUntilTimeout>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d001      	beq.n	8004c82 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e036      	b.n	8004cf0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d10b      	bne.n	8004ca0 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	881b      	ldrh	r3, [r3, #0]
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c96:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	3302      	adds	r3, #2
 8004c9c:	61bb      	str	r3, [r7, #24]
 8004c9e:	e007      	b.n	8004cb0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ca0:	69fb      	ldr	r3, [r7, #28]
 8004ca2:	781a      	ldrb	r2, [r3, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	3301      	adds	r3, #1
 8004cae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1cf      	bne.n	8004c68 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	9300      	str	r3, [sp, #0]
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	2140      	movs	r1, #64	; 0x40
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 f8b2 	bl	8004e3c <UART_WaitOnFlagUntilTimeout>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e006      	b.n	8004cf0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2220      	movs	r2, #32
 8004ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004cea:	2300      	movs	r3, #0
 8004cec:	e000      	b.n	8004cf0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004cee:	2302      	movs	r3, #2
  }
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3720      	adds	r7, #32
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b08a      	sub	sp, #40	; 0x28
 8004cfc:	af02      	add	r7, sp, #8
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	603b      	str	r3, [r7, #0]
 8004d04:	4613      	mov	r3, r2
 8004d06:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	2b20      	cmp	r3, #32
 8004d16:	f040 808c 	bne.w	8004e32 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d002      	beq.n	8004d26 <HAL_UART_Receive+0x2e>
 8004d20:	88fb      	ldrh	r3, [r7, #6]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e084      	b.n	8004e34 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d101      	bne.n	8004d38 <HAL_UART_Receive+0x40>
 8004d34:	2302      	movs	r3, #2
 8004d36:	e07d      	b.n	8004e34 <HAL_UART_Receive+0x13c>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2200      	movs	r2, #0
 8004d44:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2222      	movs	r2, #34	; 0x22
 8004d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	2200      	movs	r2, #0
 8004d52:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d54:	f7fd f9e0 	bl	8002118 <HAL_GetTick>
 8004d58:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	88fa      	ldrh	r2, [r7, #6]
 8004d5e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	88fa      	ldrh	r2, [r7, #6]
 8004d64:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d6e:	d108      	bne.n	8004d82 <HAL_UART_Receive+0x8a>
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d104      	bne.n	8004d82 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	61bb      	str	r3, [r7, #24]
 8004d80:	e003      	b.n	8004d8a <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d86:	2300      	movs	r3, #0
 8004d88:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004d92:	e043      	b.n	8004e1c <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	2120      	movs	r1, #32
 8004d9e:	68f8      	ldr	r0, [r7, #12]
 8004da0:	f000 f84c 	bl	8004e3c <UART_WaitOnFlagUntilTimeout>
 8004da4:	4603      	mov	r3, r0
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d001      	beq.n	8004dae <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8004daa:	2303      	movs	r3, #3
 8004dac:	e042      	b.n	8004e34 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d10c      	bne.n	8004dce <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	69bb      	ldr	r3, [r7, #24]
 8004dc4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004dc6:	69bb      	ldr	r3, [r7, #24]
 8004dc8:	3302      	adds	r3, #2
 8004dca:	61bb      	str	r3, [r7, #24]
 8004dcc:	e01f      	b.n	8004e0e <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dd6:	d007      	beq.n	8004de8 <HAL_UART_Receive+0xf0>
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d10a      	bne.n	8004df6 <HAL_UART_Receive+0xfe>
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	691b      	ldr	r3, [r3, #16]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d106      	bne.n	8004df6 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	b2da      	uxtb	r2, r3
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	701a      	strb	r2, [r3, #0]
 8004df4:	e008      	b.n	8004e08 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	b2db      	uxtb	r3, r3
 8004dfe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e02:	b2da      	uxtb	r2, r3
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	3b01      	subs	r3, #1
 8004e16:	b29a      	uxth	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d1b6      	bne.n	8004d94 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	e000      	b.n	8004e34 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8004e32:	2302      	movs	r3, #2
  }
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3720      	adds	r7, #32
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b084      	sub	sp, #16
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	603b      	str	r3, [r7, #0]
 8004e48:	4613      	mov	r3, r2
 8004e4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e4c:	e02c      	b.n	8004ea8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e54:	d028      	beq.n	8004ea8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d007      	beq.n	8004e6c <UART_WaitOnFlagUntilTimeout+0x30>
 8004e5c:	f7fd f95c 	bl	8002118 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	69ba      	ldr	r2, [r7, #24]
 8004e68:	429a      	cmp	r2, r3
 8004e6a:	d21d      	bcs.n	8004ea8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	68da      	ldr	r2, [r3, #12]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004e7a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	695a      	ldr	r2, [r3, #20]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f022 0201 	bic.w	r2, r2, #1
 8004e8a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2220      	movs	r2, #32
 8004e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2220      	movs	r2, #32
 8004e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e00f      	b.n	8004ec8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	bf0c      	ite	eq
 8004eb8:	2301      	moveq	r3, #1
 8004eba:	2300      	movne	r3, #0
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	461a      	mov	r2, r3
 8004ec0:	79fb      	ldrb	r3, [r7, #7]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d0c3      	beq.n	8004e4e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ed0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ed4:	b0c0      	sub	sp, #256	; 0x100
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	691b      	ldr	r3, [r3, #16]
 8004ee4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eec:	68d9      	ldr	r1, [r3, #12]
 8004eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	ea40 0301 	orr.w	r3, r0, r1
 8004ef8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004efe:	689a      	ldr	r2, [r3, #8]
 8004f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f04:	691b      	ldr	r3, [r3, #16]
 8004f06:	431a      	orrs	r2, r3
 8004f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	431a      	orrs	r2, r3
 8004f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f14:	69db      	ldr	r3, [r3, #28]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004f28:	f021 010c 	bic.w	r1, r1, #12
 8004f2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004f36:	430b      	orrs	r3, r1
 8004f38:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	695b      	ldr	r3, [r3, #20]
 8004f42:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f4a:	6999      	ldr	r1, [r3, #24]
 8004f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	ea40 0301 	orr.w	r3, r0, r1
 8004f56:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	4b8f      	ldr	r3, [pc, #572]	; (800519c <UART_SetConfig+0x2cc>)
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d005      	beq.n	8004f70 <UART_SetConfig+0xa0>
 8004f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	4b8d      	ldr	r3, [pc, #564]	; (80051a0 <UART_SetConfig+0x2d0>)
 8004f6c:	429a      	cmp	r2, r3
 8004f6e:	d104      	bne.n	8004f7a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f70:	f7ff fd46 	bl	8004a00 <HAL_RCC_GetPCLK2Freq>
 8004f74:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004f78:	e003      	b.n	8004f82 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f7a:	f7ff fd2d 	bl	80049d8 <HAL_RCC_GetPCLK1Freq>
 8004f7e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f86:	69db      	ldr	r3, [r3, #28]
 8004f88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f8c:	f040 810c 	bne.w	80051a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f94:	2200      	movs	r2, #0
 8004f96:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004f9a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004f9e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004fa2:	4622      	mov	r2, r4
 8004fa4:	462b      	mov	r3, r5
 8004fa6:	1891      	adds	r1, r2, r2
 8004fa8:	65b9      	str	r1, [r7, #88]	; 0x58
 8004faa:	415b      	adcs	r3, r3
 8004fac:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004fae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004fb2:	4621      	mov	r1, r4
 8004fb4:	eb12 0801 	adds.w	r8, r2, r1
 8004fb8:	4629      	mov	r1, r5
 8004fba:	eb43 0901 	adc.w	r9, r3, r1
 8004fbe:	f04f 0200 	mov.w	r2, #0
 8004fc2:	f04f 0300 	mov.w	r3, #0
 8004fc6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fd2:	4690      	mov	r8, r2
 8004fd4:	4699      	mov	r9, r3
 8004fd6:	4623      	mov	r3, r4
 8004fd8:	eb18 0303 	adds.w	r3, r8, r3
 8004fdc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004fe0:	462b      	mov	r3, r5
 8004fe2:	eb49 0303 	adc.w	r3, r9, r3
 8004fe6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004ff6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004ffa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004ffe:	460b      	mov	r3, r1
 8005000:	18db      	adds	r3, r3, r3
 8005002:	653b      	str	r3, [r7, #80]	; 0x50
 8005004:	4613      	mov	r3, r2
 8005006:	eb42 0303 	adc.w	r3, r2, r3
 800500a:	657b      	str	r3, [r7, #84]	; 0x54
 800500c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005010:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005014:	f7fb fd4a 	bl	8000aac <__aeabi_uldivmod>
 8005018:	4602      	mov	r2, r0
 800501a:	460b      	mov	r3, r1
 800501c:	4b61      	ldr	r3, [pc, #388]	; (80051a4 <UART_SetConfig+0x2d4>)
 800501e:	fba3 2302 	umull	r2, r3, r3, r2
 8005022:	095b      	lsrs	r3, r3, #5
 8005024:	011c      	lsls	r4, r3, #4
 8005026:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800502a:	2200      	movs	r2, #0
 800502c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005030:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005034:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005038:	4642      	mov	r2, r8
 800503a:	464b      	mov	r3, r9
 800503c:	1891      	adds	r1, r2, r2
 800503e:	64b9      	str	r1, [r7, #72]	; 0x48
 8005040:	415b      	adcs	r3, r3
 8005042:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005044:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005048:	4641      	mov	r1, r8
 800504a:	eb12 0a01 	adds.w	sl, r2, r1
 800504e:	4649      	mov	r1, r9
 8005050:	eb43 0b01 	adc.w	fp, r3, r1
 8005054:	f04f 0200 	mov.w	r2, #0
 8005058:	f04f 0300 	mov.w	r3, #0
 800505c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005060:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005064:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005068:	4692      	mov	sl, r2
 800506a:	469b      	mov	fp, r3
 800506c:	4643      	mov	r3, r8
 800506e:	eb1a 0303 	adds.w	r3, sl, r3
 8005072:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005076:	464b      	mov	r3, r9
 8005078:	eb4b 0303 	adc.w	r3, fp, r3
 800507c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800508c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005090:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005094:	460b      	mov	r3, r1
 8005096:	18db      	adds	r3, r3, r3
 8005098:	643b      	str	r3, [r7, #64]	; 0x40
 800509a:	4613      	mov	r3, r2
 800509c:	eb42 0303 	adc.w	r3, r2, r3
 80050a0:	647b      	str	r3, [r7, #68]	; 0x44
 80050a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80050a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80050aa:	f7fb fcff 	bl	8000aac <__aeabi_uldivmod>
 80050ae:	4602      	mov	r2, r0
 80050b0:	460b      	mov	r3, r1
 80050b2:	4611      	mov	r1, r2
 80050b4:	4b3b      	ldr	r3, [pc, #236]	; (80051a4 <UART_SetConfig+0x2d4>)
 80050b6:	fba3 2301 	umull	r2, r3, r3, r1
 80050ba:	095b      	lsrs	r3, r3, #5
 80050bc:	2264      	movs	r2, #100	; 0x64
 80050be:	fb02 f303 	mul.w	r3, r2, r3
 80050c2:	1acb      	subs	r3, r1, r3
 80050c4:	00db      	lsls	r3, r3, #3
 80050c6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80050ca:	4b36      	ldr	r3, [pc, #216]	; (80051a4 <UART_SetConfig+0x2d4>)
 80050cc:	fba3 2302 	umull	r2, r3, r3, r2
 80050d0:	095b      	lsrs	r3, r3, #5
 80050d2:	005b      	lsls	r3, r3, #1
 80050d4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80050d8:	441c      	add	r4, r3
 80050da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050de:	2200      	movs	r2, #0
 80050e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80050e4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80050e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80050ec:	4642      	mov	r2, r8
 80050ee:	464b      	mov	r3, r9
 80050f0:	1891      	adds	r1, r2, r2
 80050f2:	63b9      	str	r1, [r7, #56]	; 0x38
 80050f4:	415b      	adcs	r3, r3
 80050f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80050fc:	4641      	mov	r1, r8
 80050fe:	1851      	adds	r1, r2, r1
 8005100:	6339      	str	r1, [r7, #48]	; 0x30
 8005102:	4649      	mov	r1, r9
 8005104:	414b      	adcs	r3, r1
 8005106:	637b      	str	r3, [r7, #52]	; 0x34
 8005108:	f04f 0200 	mov.w	r2, #0
 800510c:	f04f 0300 	mov.w	r3, #0
 8005110:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005114:	4659      	mov	r1, fp
 8005116:	00cb      	lsls	r3, r1, #3
 8005118:	4651      	mov	r1, sl
 800511a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800511e:	4651      	mov	r1, sl
 8005120:	00ca      	lsls	r2, r1, #3
 8005122:	4610      	mov	r0, r2
 8005124:	4619      	mov	r1, r3
 8005126:	4603      	mov	r3, r0
 8005128:	4642      	mov	r2, r8
 800512a:	189b      	adds	r3, r3, r2
 800512c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005130:	464b      	mov	r3, r9
 8005132:	460a      	mov	r2, r1
 8005134:	eb42 0303 	adc.w	r3, r2, r3
 8005138:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800513c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005148:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800514c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005150:	460b      	mov	r3, r1
 8005152:	18db      	adds	r3, r3, r3
 8005154:	62bb      	str	r3, [r7, #40]	; 0x28
 8005156:	4613      	mov	r3, r2
 8005158:	eb42 0303 	adc.w	r3, r2, r3
 800515c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800515e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005162:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005166:	f7fb fca1 	bl	8000aac <__aeabi_uldivmod>
 800516a:	4602      	mov	r2, r0
 800516c:	460b      	mov	r3, r1
 800516e:	4b0d      	ldr	r3, [pc, #52]	; (80051a4 <UART_SetConfig+0x2d4>)
 8005170:	fba3 1302 	umull	r1, r3, r3, r2
 8005174:	095b      	lsrs	r3, r3, #5
 8005176:	2164      	movs	r1, #100	; 0x64
 8005178:	fb01 f303 	mul.w	r3, r1, r3
 800517c:	1ad3      	subs	r3, r2, r3
 800517e:	00db      	lsls	r3, r3, #3
 8005180:	3332      	adds	r3, #50	; 0x32
 8005182:	4a08      	ldr	r2, [pc, #32]	; (80051a4 <UART_SetConfig+0x2d4>)
 8005184:	fba2 2303 	umull	r2, r3, r2, r3
 8005188:	095b      	lsrs	r3, r3, #5
 800518a:	f003 0207 	and.w	r2, r3, #7
 800518e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4422      	add	r2, r4
 8005196:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005198:	e105      	b.n	80053a6 <UART_SetConfig+0x4d6>
 800519a:	bf00      	nop
 800519c:	40011000 	.word	0x40011000
 80051a0:	40011400 	.word	0x40011400
 80051a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051ac:	2200      	movs	r2, #0
 80051ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80051b2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80051b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80051ba:	4642      	mov	r2, r8
 80051bc:	464b      	mov	r3, r9
 80051be:	1891      	adds	r1, r2, r2
 80051c0:	6239      	str	r1, [r7, #32]
 80051c2:	415b      	adcs	r3, r3
 80051c4:	627b      	str	r3, [r7, #36]	; 0x24
 80051c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051ca:	4641      	mov	r1, r8
 80051cc:	1854      	adds	r4, r2, r1
 80051ce:	4649      	mov	r1, r9
 80051d0:	eb43 0501 	adc.w	r5, r3, r1
 80051d4:	f04f 0200 	mov.w	r2, #0
 80051d8:	f04f 0300 	mov.w	r3, #0
 80051dc:	00eb      	lsls	r3, r5, #3
 80051de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051e2:	00e2      	lsls	r2, r4, #3
 80051e4:	4614      	mov	r4, r2
 80051e6:	461d      	mov	r5, r3
 80051e8:	4643      	mov	r3, r8
 80051ea:	18e3      	adds	r3, r4, r3
 80051ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80051f0:	464b      	mov	r3, r9
 80051f2:	eb45 0303 	adc.w	r3, r5, r3
 80051f6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80051fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	2200      	movs	r2, #0
 8005202:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005206:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800520a:	f04f 0200 	mov.w	r2, #0
 800520e:	f04f 0300 	mov.w	r3, #0
 8005212:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005216:	4629      	mov	r1, r5
 8005218:	008b      	lsls	r3, r1, #2
 800521a:	4621      	mov	r1, r4
 800521c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005220:	4621      	mov	r1, r4
 8005222:	008a      	lsls	r2, r1, #2
 8005224:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005228:	f7fb fc40 	bl	8000aac <__aeabi_uldivmod>
 800522c:	4602      	mov	r2, r0
 800522e:	460b      	mov	r3, r1
 8005230:	4b60      	ldr	r3, [pc, #384]	; (80053b4 <UART_SetConfig+0x4e4>)
 8005232:	fba3 2302 	umull	r2, r3, r3, r2
 8005236:	095b      	lsrs	r3, r3, #5
 8005238:	011c      	lsls	r4, r3, #4
 800523a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800523e:	2200      	movs	r2, #0
 8005240:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005244:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005248:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800524c:	4642      	mov	r2, r8
 800524e:	464b      	mov	r3, r9
 8005250:	1891      	adds	r1, r2, r2
 8005252:	61b9      	str	r1, [r7, #24]
 8005254:	415b      	adcs	r3, r3
 8005256:	61fb      	str	r3, [r7, #28]
 8005258:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800525c:	4641      	mov	r1, r8
 800525e:	1851      	adds	r1, r2, r1
 8005260:	6139      	str	r1, [r7, #16]
 8005262:	4649      	mov	r1, r9
 8005264:	414b      	adcs	r3, r1
 8005266:	617b      	str	r3, [r7, #20]
 8005268:	f04f 0200 	mov.w	r2, #0
 800526c:	f04f 0300 	mov.w	r3, #0
 8005270:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005274:	4659      	mov	r1, fp
 8005276:	00cb      	lsls	r3, r1, #3
 8005278:	4651      	mov	r1, sl
 800527a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800527e:	4651      	mov	r1, sl
 8005280:	00ca      	lsls	r2, r1, #3
 8005282:	4610      	mov	r0, r2
 8005284:	4619      	mov	r1, r3
 8005286:	4603      	mov	r3, r0
 8005288:	4642      	mov	r2, r8
 800528a:	189b      	adds	r3, r3, r2
 800528c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005290:	464b      	mov	r3, r9
 8005292:	460a      	mov	r2, r1
 8005294:	eb42 0303 	adc.w	r3, r2, r3
 8005298:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800529c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052a0:	685b      	ldr	r3, [r3, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	67bb      	str	r3, [r7, #120]	; 0x78
 80052a6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80052a8:	f04f 0200 	mov.w	r2, #0
 80052ac:	f04f 0300 	mov.w	r3, #0
 80052b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80052b4:	4649      	mov	r1, r9
 80052b6:	008b      	lsls	r3, r1, #2
 80052b8:	4641      	mov	r1, r8
 80052ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052be:	4641      	mov	r1, r8
 80052c0:	008a      	lsls	r2, r1, #2
 80052c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80052c6:	f7fb fbf1 	bl	8000aac <__aeabi_uldivmod>
 80052ca:	4602      	mov	r2, r0
 80052cc:	460b      	mov	r3, r1
 80052ce:	4b39      	ldr	r3, [pc, #228]	; (80053b4 <UART_SetConfig+0x4e4>)
 80052d0:	fba3 1302 	umull	r1, r3, r3, r2
 80052d4:	095b      	lsrs	r3, r3, #5
 80052d6:	2164      	movs	r1, #100	; 0x64
 80052d8:	fb01 f303 	mul.w	r3, r1, r3
 80052dc:	1ad3      	subs	r3, r2, r3
 80052de:	011b      	lsls	r3, r3, #4
 80052e0:	3332      	adds	r3, #50	; 0x32
 80052e2:	4a34      	ldr	r2, [pc, #208]	; (80053b4 <UART_SetConfig+0x4e4>)
 80052e4:	fba2 2303 	umull	r2, r3, r2, r3
 80052e8:	095b      	lsrs	r3, r3, #5
 80052ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052ee:	441c      	add	r4, r3
 80052f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80052f4:	2200      	movs	r2, #0
 80052f6:	673b      	str	r3, [r7, #112]	; 0x70
 80052f8:	677a      	str	r2, [r7, #116]	; 0x74
 80052fa:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80052fe:	4642      	mov	r2, r8
 8005300:	464b      	mov	r3, r9
 8005302:	1891      	adds	r1, r2, r2
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	415b      	adcs	r3, r3
 8005308:	60fb      	str	r3, [r7, #12]
 800530a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800530e:	4641      	mov	r1, r8
 8005310:	1851      	adds	r1, r2, r1
 8005312:	6039      	str	r1, [r7, #0]
 8005314:	4649      	mov	r1, r9
 8005316:	414b      	adcs	r3, r1
 8005318:	607b      	str	r3, [r7, #4]
 800531a:	f04f 0200 	mov.w	r2, #0
 800531e:	f04f 0300 	mov.w	r3, #0
 8005322:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005326:	4659      	mov	r1, fp
 8005328:	00cb      	lsls	r3, r1, #3
 800532a:	4651      	mov	r1, sl
 800532c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005330:	4651      	mov	r1, sl
 8005332:	00ca      	lsls	r2, r1, #3
 8005334:	4610      	mov	r0, r2
 8005336:	4619      	mov	r1, r3
 8005338:	4603      	mov	r3, r0
 800533a:	4642      	mov	r2, r8
 800533c:	189b      	adds	r3, r3, r2
 800533e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005340:	464b      	mov	r3, r9
 8005342:	460a      	mov	r2, r1
 8005344:	eb42 0303 	adc.w	r3, r2, r3
 8005348:	66fb      	str	r3, [r7, #108]	; 0x6c
 800534a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	663b      	str	r3, [r7, #96]	; 0x60
 8005354:	667a      	str	r2, [r7, #100]	; 0x64
 8005356:	f04f 0200 	mov.w	r2, #0
 800535a:	f04f 0300 	mov.w	r3, #0
 800535e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005362:	4649      	mov	r1, r9
 8005364:	008b      	lsls	r3, r1, #2
 8005366:	4641      	mov	r1, r8
 8005368:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800536c:	4641      	mov	r1, r8
 800536e:	008a      	lsls	r2, r1, #2
 8005370:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005374:	f7fb fb9a 	bl	8000aac <__aeabi_uldivmod>
 8005378:	4602      	mov	r2, r0
 800537a:	460b      	mov	r3, r1
 800537c:	4b0d      	ldr	r3, [pc, #52]	; (80053b4 <UART_SetConfig+0x4e4>)
 800537e:	fba3 1302 	umull	r1, r3, r3, r2
 8005382:	095b      	lsrs	r3, r3, #5
 8005384:	2164      	movs	r1, #100	; 0x64
 8005386:	fb01 f303 	mul.w	r3, r1, r3
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	011b      	lsls	r3, r3, #4
 800538e:	3332      	adds	r3, #50	; 0x32
 8005390:	4a08      	ldr	r2, [pc, #32]	; (80053b4 <UART_SetConfig+0x4e4>)
 8005392:	fba2 2303 	umull	r2, r3, r2, r3
 8005396:	095b      	lsrs	r3, r3, #5
 8005398:	f003 020f 	and.w	r2, r3, #15
 800539c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4422      	add	r2, r4
 80053a4:	609a      	str	r2, [r3, #8]
}
 80053a6:	bf00      	nop
 80053a8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80053ac:	46bd      	mov	sp, r7
 80053ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053b2:	bf00      	nop
 80053b4:	51eb851f 	.word	0x51eb851f

080053b8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80053b8:	b084      	sub	sp, #16
 80053ba:	b580      	push	{r7, lr}
 80053bc:	b084      	sub	sp, #16
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
 80053c2:	f107 001c 	add.w	r0, r7, #28
 80053c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80053ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	d122      	bne.n	8005416 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	68db      	ldr	r3, [r3, #12]
 80053e0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80053e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80053f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053fa:	2b01      	cmp	r3, #1
 80053fc:	d105      	bne.n	800540a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f001 fac6 	bl	800699c <USB_CoreReset>
 8005410:	4603      	mov	r3, r0
 8005412:	73fb      	strb	r3, [r7, #15]
 8005414:	e01a      	b.n	800544c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f001 faba 	bl	800699c <USB_CoreReset>
 8005428:	4603      	mov	r3, r0
 800542a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800542c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800542e:	2b00      	cmp	r3, #0
 8005430:	d106      	bne.n	8005440 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005436:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	639a      	str	r2, [r3, #56]	; 0x38
 800543e:	e005      	b.n	800544c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005444:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800544c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800544e:	2b01      	cmp	r3, #1
 8005450:	d10b      	bne.n	800546a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	f043 0206 	orr.w	r2, r3, #6
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	f043 0220 	orr.w	r2, r3, #32
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800546a:	7bfb      	ldrb	r3, [r7, #15]
}
 800546c:	4618      	mov	r0, r3
 800546e:	3710      	adds	r7, #16
 8005470:	46bd      	mov	sp, r7
 8005472:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005476:	b004      	add	sp, #16
 8005478:	4770      	bx	lr
	...

0800547c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800547c:	b480      	push	{r7}
 800547e:	b087      	sub	sp, #28
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	4613      	mov	r3, r2
 8005488:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800548a:	79fb      	ldrb	r3, [r7, #7]
 800548c:	2b02      	cmp	r3, #2
 800548e:	d165      	bne.n	800555c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	4a41      	ldr	r2, [pc, #260]	; (8005598 <USB_SetTurnaroundTime+0x11c>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d906      	bls.n	80054a6 <USB_SetTurnaroundTime+0x2a>
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	4a40      	ldr	r2, [pc, #256]	; (800559c <USB_SetTurnaroundTime+0x120>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d202      	bcs.n	80054a6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80054a0:	230f      	movs	r3, #15
 80054a2:	617b      	str	r3, [r7, #20]
 80054a4:	e062      	b.n	800556c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	4a3c      	ldr	r2, [pc, #240]	; (800559c <USB_SetTurnaroundTime+0x120>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d306      	bcc.n	80054bc <USB_SetTurnaroundTime+0x40>
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	4a3b      	ldr	r2, [pc, #236]	; (80055a0 <USB_SetTurnaroundTime+0x124>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d202      	bcs.n	80054bc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80054b6:	230e      	movs	r3, #14
 80054b8:	617b      	str	r3, [r7, #20]
 80054ba:	e057      	b.n	800556c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	4a38      	ldr	r2, [pc, #224]	; (80055a0 <USB_SetTurnaroundTime+0x124>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d306      	bcc.n	80054d2 <USB_SetTurnaroundTime+0x56>
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	4a37      	ldr	r2, [pc, #220]	; (80055a4 <USB_SetTurnaroundTime+0x128>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d202      	bcs.n	80054d2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80054cc:	230d      	movs	r3, #13
 80054ce:	617b      	str	r3, [r7, #20]
 80054d0:	e04c      	b.n	800556c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	4a33      	ldr	r2, [pc, #204]	; (80055a4 <USB_SetTurnaroundTime+0x128>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d306      	bcc.n	80054e8 <USB_SetTurnaroundTime+0x6c>
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	4a32      	ldr	r2, [pc, #200]	; (80055a8 <USB_SetTurnaroundTime+0x12c>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d802      	bhi.n	80054e8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80054e2:	230c      	movs	r3, #12
 80054e4:	617b      	str	r3, [r7, #20]
 80054e6:	e041      	b.n	800556c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	4a2f      	ldr	r2, [pc, #188]	; (80055a8 <USB_SetTurnaroundTime+0x12c>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d906      	bls.n	80054fe <USB_SetTurnaroundTime+0x82>
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	4a2e      	ldr	r2, [pc, #184]	; (80055ac <USB_SetTurnaroundTime+0x130>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d802      	bhi.n	80054fe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80054f8:	230b      	movs	r3, #11
 80054fa:	617b      	str	r3, [r7, #20]
 80054fc:	e036      	b.n	800556c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	4a2a      	ldr	r2, [pc, #168]	; (80055ac <USB_SetTurnaroundTime+0x130>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d906      	bls.n	8005514 <USB_SetTurnaroundTime+0x98>
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	4a29      	ldr	r2, [pc, #164]	; (80055b0 <USB_SetTurnaroundTime+0x134>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d802      	bhi.n	8005514 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800550e:	230a      	movs	r3, #10
 8005510:	617b      	str	r3, [r7, #20]
 8005512:	e02b      	b.n	800556c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	4a26      	ldr	r2, [pc, #152]	; (80055b0 <USB_SetTurnaroundTime+0x134>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d906      	bls.n	800552a <USB_SetTurnaroundTime+0xae>
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	4a25      	ldr	r2, [pc, #148]	; (80055b4 <USB_SetTurnaroundTime+0x138>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d202      	bcs.n	800552a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005524:	2309      	movs	r3, #9
 8005526:	617b      	str	r3, [r7, #20]
 8005528:	e020      	b.n	800556c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	4a21      	ldr	r2, [pc, #132]	; (80055b4 <USB_SetTurnaroundTime+0x138>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d306      	bcc.n	8005540 <USB_SetTurnaroundTime+0xc4>
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	4a20      	ldr	r2, [pc, #128]	; (80055b8 <USB_SetTurnaroundTime+0x13c>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d802      	bhi.n	8005540 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800553a:	2308      	movs	r3, #8
 800553c:	617b      	str	r3, [r7, #20]
 800553e:	e015      	b.n	800556c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	4a1d      	ldr	r2, [pc, #116]	; (80055b8 <USB_SetTurnaroundTime+0x13c>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d906      	bls.n	8005556 <USB_SetTurnaroundTime+0xda>
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	4a1c      	ldr	r2, [pc, #112]	; (80055bc <USB_SetTurnaroundTime+0x140>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d202      	bcs.n	8005556 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005550:	2307      	movs	r3, #7
 8005552:	617b      	str	r3, [r7, #20]
 8005554:	e00a      	b.n	800556c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005556:	2306      	movs	r3, #6
 8005558:	617b      	str	r3, [r7, #20]
 800555a:	e007      	b.n	800556c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800555c:	79fb      	ldrb	r3, [r7, #7]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d102      	bne.n	8005568 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005562:	2309      	movs	r3, #9
 8005564:	617b      	str	r3, [r7, #20]
 8005566:	e001      	b.n	800556c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005568:	2309      	movs	r3, #9
 800556a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	68da      	ldr	r2, [r3, #12]
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	029b      	lsls	r3, r3, #10
 8005580:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8005584:	431a      	orrs	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800558a:	2300      	movs	r3, #0
}
 800558c:	4618      	mov	r0, r3
 800558e:	371c      	adds	r7, #28
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr
 8005598:	00d8acbf 	.word	0x00d8acbf
 800559c:	00e4e1c0 	.word	0x00e4e1c0
 80055a0:	00f42400 	.word	0x00f42400
 80055a4:	01067380 	.word	0x01067380
 80055a8:	011a499f 	.word	0x011a499f
 80055ac:	01312cff 	.word	0x01312cff
 80055b0:	014ca43f 	.word	0x014ca43f
 80055b4:	016e3600 	.word	0x016e3600
 80055b8:	01a6ab1f 	.word	0x01a6ab1f
 80055bc:	01e84800 	.word	0x01e84800

080055c0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	f043 0201 	orr.w	r2, r3, #1
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	370c      	adds	r7, #12
 80055da:	46bd      	mov	sp, r7
 80055dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e0:	4770      	bx	lr

080055e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80055e2:	b480      	push	{r7}
 80055e4:	b083      	sub	sp, #12
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	f023 0201 	bic.w	r2, r3, #1
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	460b      	mov	r3, r1
 800560e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800561c:	78fb      	ldrb	r3, [r7, #3]
 800561e:	2b01      	cmp	r3, #1
 8005620:	d106      	bne.n	8005630 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	60da      	str	r2, [r3, #12]
 800562e:	e00b      	b.n	8005648 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005630:	78fb      	ldrb	r3, [r7, #3]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d106      	bne.n	8005644 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	60da      	str	r2, [r3, #12]
 8005642:	e001      	b.n	8005648 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e003      	b.n	8005650 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8005648:	2032      	movs	r0, #50	; 0x32
 800564a:	f7fc fd71 	bl	8002130 <HAL_Delay>

  return HAL_OK;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	3708      	adds	r7, #8
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}

08005658 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005658:	b084      	sub	sp, #16
 800565a:	b580      	push	{r7, lr}
 800565c:	b086      	sub	sp, #24
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
 8005662:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005666:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800566a:	2300      	movs	r3, #0
 800566c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005672:	2300      	movs	r3, #0
 8005674:	613b      	str	r3, [r7, #16]
 8005676:	e009      	b.n	800568c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	3340      	adds	r3, #64	; 0x40
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	4413      	add	r3, r2
 8005682:	2200      	movs	r2, #0
 8005684:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	3301      	adds	r3, #1
 800568a:	613b      	str	r3, [r7, #16]
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	2b0e      	cmp	r3, #14
 8005690:	d9f2      	bls.n	8005678 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005692:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005694:	2b00      	cmp	r3, #0
 8005696:	d11c      	bne.n	80056d2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	68fa      	ldr	r2, [r7, #12]
 80056a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80056a6:	f043 0302 	orr.w	r3, r3, #2
 80056aa:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056b0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056bc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	639a      	str	r2, [r3, #56]	; 0x38
 80056d0:	e00b      	b.n	80056ea <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056e2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80056f0:	461a      	mov	r2, r3
 80056f2:	2300      	movs	r3, #0
 80056f4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056fc:	4619      	mov	r1, r3
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005704:	461a      	mov	r2, r3
 8005706:	680b      	ldr	r3, [r1, #0]
 8005708:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800570a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800570c:	2b01      	cmp	r3, #1
 800570e:	d10c      	bne.n	800572a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005712:	2b00      	cmp	r3, #0
 8005714:	d104      	bne.n	8005720 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005716:	2100      	movs	r1, #0
 8005718:	6878      	ldr	r0, [r7, #4]
 800571a:	f000 f949 	bl	80059b0 <USB_SetDevSpeed>
 800571e:	e008      	b.n	8005732 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005720:	2101      	movs	r1, #1
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f944 	bl	80059b0 <USB_SetDevSpeed>
 8005728:	e003      	b.n	8005732 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800572a:	2103      	movs	r1, #3
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 f93f 	bl	80059b0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005732:	2110      	movs	r1, #16
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f000 f8f3 	bl	8005920 <USB_FlushTxFifo>
 800573a:	4603      	mov	r3, r0
 800573c:	2b00      	cmp	r3, #0
 800573e:	d001      	beq.n	8005744 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8005740:	2301      	movs	r3, #1
 8005742:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 f911 	bl	800596c <USB_FlushRxFifo>
 800574a:	4603      	mov	r3, r0
 800574c:	2b00      	cmp	r3, #0
 800574e:	d001      	beq.n	8005754 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800575a:	461a      	mov	r2, r3
 800575c:	2300      	movs	r3, #0
 800575e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005766:	461a      	mov	r2, r3
 8005768:	2300      	movs	r3, #0
 800576a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005772:	461a      	mov	r2, r3
 8005774:	2300      	movs	r3, #0
 8005776:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005778:	2300      	movs	r3, #0
 800577a:	613b      	str	r3, [r7, #16]
 800577c:	e043      	b.n	8005806 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	015a      	lsls	r2, r3, #5
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	4413      	add	r3, r2
 8005786:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005790:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005794:	d118      	bne.n	80057c8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d10a      	bne.n	80057b2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	015a      	lsls	r2, r3, #5
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	4413      	add	r3, r2
 80057a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057a8:	461a      	mov	r2, r3
 80057aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80057ae:	6013      	str	r3, [r2, #0]
 80057b0:	e013      	b.n	80057da <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	015a      	lsls	r2, r3, #5
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	4413      	add	r3, r2
 80057ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057be:	461a      	mov	r2, r3
 80057c0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80057c4:	6013      	str	r3, [r2, #0]
 80057c6:	e008      	b.n	80057da <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	015a      	lsls	r2, r3, #5
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	4413      	add	r3, r2
 80057d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057d4:	461a      	mov	r2, r3
 80057d6:	2300      	movs	r3, #0
 80057d8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80057da:	693b      	ldr	r3, [r7, #16]
 80057dc:	015a      	lsls	r2, r3, #5
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	4413      	add	r3, r2
 80057e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057e6:	461a      	mov	r2, r3
 80057e8:	2300      	movs	r3, #0
 80057ea:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	015a      	lsls	r2, r3, #5
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	4413      	add	r3, r2
 80057f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057f8:	461a      	mov	r2, r3
 80057fa:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80057fe:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005800:	693b      	ldr	r3, [r7, #16]
 8005802:	3301      	adds	r3, #1
 8005804:	613b      	str	r3, [r7, #16]
 8005806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	429a      	cmp	r2, r3
 800580c:	d3b7      	bcc.n	800577e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800580e:	2300      	movs	r3, #0
 8005810:	613b      	str	r3, [r7, #16]
 8005812:	e043      	b.n	800589c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	015a      	lsls	r2, r3, #5
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	4413      	add	r3, r2
 800581c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005826:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800582a:	d118      	bne.n	800585e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d10a      	bne.n	8005848 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	015a      	lsls	r2, r3, #5
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	4413      	add	r3, r2
 800583a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800583e:	461a      	mov	r2, r3
 8005840:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005844:	6013      	str	r3, [r2, #0]
 8005846:	e013      	b.n	8005870 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	015a      	lsls	r2, r3, #5
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	4413      	add	r3, r2
 8005850:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005854:	461a      	mov	r2, r3
 8005856:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800585a:	6013      	str	r3, [r2, #0]
 800585c:	e008      	b.n	8005870 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	015a      	lsls	r2, r3, #5
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	4413      	add	r3, r2
 8005866:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800586a:	461a      	mov	r2, r3
 800586c:	2300      	movs	r3, #0
 800586e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	015a      	lsls	r2, r3, #5
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	4413      	add	r3, r2
 8005878:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800587c:	461a      	mov	r2, r3
 800587e:	2300      	movs	r3, #0
 8005880:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	015a      	lsls	r2, r3, #5
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	4413      	add	r3, r2
 800588a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800588e:	461a      	mov	r2, r3
 8005890:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005894:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	3301      	adds	r3, #1
 800589a:	613b      	str	r3, [r7, #16]
 800589c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589e:	693a      	ldr	r2, [r7, #16]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d3b7      	bcc.n	8005814 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	68fa      	ldr	r2, [r7, #12]
 80058ae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80058b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80058b6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80058c4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80058c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d105      	bne.n	80058d8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	f043 0210 	orr.w	r2, r3, #16
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	699a      	ldr	r2, [r3, #24]
 80058dc:	4b0f      	ldr	r3, [pc, #60]	; (800591c <USB_DevInit+0x2c4>)
 80058de:	4313      	orrs	r3, r2
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80058e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d005      	beq.n	80058f6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	699b      	ldr	r3, [r3, #24]
 80058ee:	f043 0208 	orr.w	r2, r3, #8
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80058f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d107      	bne.n	800590c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	699b      	ldr	r3, [r3, #24]
 8005900:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005904:	f043 0304 	orr.w	r3, r3, #4
 8005908:	687a      	ldr	r2, [r7, #4]
 800590a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800590c:	7dfb      	ldrb	r3, [r7, #23]
}
 800590e:	4618      	mov	r0, r3
 8005910:	3718      	adds	r7, #24
 8005912:	46bd      	mov	sp, r7
 8005914:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005918:	b004      	add	sp, #16
 800591a:	4770      	bx	lr
 800591c:	803c3800 	.word	0x803c3800

08005920 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800592a:	2300      	movs	r3, #0
 800592c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	019b      	lsls	r3, r3, #6
 8005932:	f043 0220 	orr.w	r2, r3, #32
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	3301      	adds	r3, #1
 800593e:	60fb      	str	r3, [r7, #12]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	4a09      	ldr	r2, [pc, #36]	; (8005968 <USB_FlushTxFifo+0x48>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d901      	bls.n	800594c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005948:	2303      	movs	r3, #3
 800594a:	e006      	b.n	800595a <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	691b      	ldr	r3, [r3, #16]
 8005950:	f003 0320 	and.w	r3, r3, #32
 8005954:	2b20      	cmp	r3, #32
 8005956:	d0f0      	beq.n	800593a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	00030d40 	.word	0x00030d40

0800596c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800596c:	b480      	push	{r7}
 800596e:	b085      	sub	sp, #20
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005974:	2300      	movs	r3, #0
 8005976:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2210      	movs	r2, #16
 800597c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	3301      	adds	r3, #1
 8005982:	60fb      	str	r3, [r7, #12]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	4a09      	ldr	r2, [pc, #36]	; (80059ac <USB_FlushRxFifo+0x40>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d901      	bls.n	8005990 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800598c:	2303      	movs	r3, #3
 800598e:	e006      	b.n	800599e <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	691b      	ldr	r3, [r3, #16]
 8005994:	f003 0310 	and.w	r3, r3, #16
 8005998:	2b10      	cmp	r3, #16
 800599a:	d0f0      	beq.n	800597e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3714      	adds	r7, #20
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	00030d40 	.word	0x00030d40

080059b0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b085      	sub	sp, #20
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	460b      	mov	r3, r1
 80059ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	78fb      	ldrb	r3, [r7, #3]
 80059ca:	68f9      	ldr	r1, [r7, #12]
 80059cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059d0:	4313      	orrs	r3, r2
 80059d2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3714      	adds	r7, #20
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr

080059e2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b087      	sub	sp, #28
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059f4:	689b      	ldr	r3, [r3, #8]
 80059f6:	f003 0306 	and.w	r3, r3, #6
 80059fa:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d102      	bne.n	8005a08 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005a02:	2300      	movs	r3, #0
 8005a04:	75fb      	strb	r3, [r7, #23]
 8005a06:	e00a      	b.n	8005a1e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2b02      	cmp	r3, #2
 8005a0c:	d002      	beq.n	8005a14 <USB_GetDevSpeed+0x32>
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2b06      	cmp	r3, #6
 8005a12:	d102      	bne.n	8005a1a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005a14:	2302      	movs	r3, #2
 8005a16:	75fb      	strb	r3, [r7, #23]
 8005a18:	e001      	b.n	8005a1e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005a1a:	230f      	movs	r3, #15
 8005a1c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005a1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	371c      	adds	r7, #28
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	781b      	ldrb	r3, [r3, #0]
 8005a3e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	785b      	ldrb	r3, [r3, #1]
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d13a      	bne.n	8005abe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a4e:	69da      	ldr	r2, [r3, #28]
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	f003 030f 	and.w	r3, r3, #15
 8005a58:	2101      	movs	r1, #1
 8005a5a:	fa01 f303 	lsl.w	r3, r1, r3
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	68f9      	ldr	r1, [r7, #12]
 8005a62:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a66:	4313      	orrs	r3, r2
 8005a68:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	015a      	lsls	r2, r3, #5
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	4413      	add	r3, r2
 8005a72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d155      	bne.n	8005b2c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	015a      	lsls	r2, r3, #5
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	4413      	add	r3, r2
 8005a88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	78db      	ldrb	r3, [r3, #3]
 8005a9a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005a9c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	059b      	lsls	r3, r3, #22
 8005aa2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005aa4:	4313      	orrs	r3, r2
 8005aa6:	68ba      	ldr	r2, [r7, #8]
 8005aa8:	0151      	lsls	r1, r2, #5
 8005aaa:	68fa      	ldr	r2, [r7, #12]
 8005aac:	440a      	add	r2, r1
 8005aae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ab2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ab6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005aba:	6013      	str	r3, [r2, #0]
 8005abc:	e036      	b.n	8005b2c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ac4:	69da      	ldr	r2, [r3, #28]
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	781b      	ldrb	r3, [r3, #0]
 8005aca:	f003 030f 	and.w	r3, r3, #15
 8005ace:	2101      	movs	r1, #1
 8005ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad4:	041b      	lsls	r3, r3, #16
 8005ad6:	68f9      	ldr	r1, [r7, #12]
 8005ad8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005adc:	4313      	orrs	r3, r2
 8005ade:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	015a      	lsls	r2, r3, #5
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	4413      	add	r3, r2
 8005ae8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d11a      	bne.n	8005b2c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	015a      	lsls	r2, r3, #5
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	4413      	add	r3, r2
 8005afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	78db      	ldrb	r3, [r3, #3]
 8005b10:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005b12:	430b      	orrs	r3, r1
 8005b14:	4313      	orrs	r3, r2
 8005b16:	68ba      	ldr	r2, [r7, #8]
 8005b18:	0151      	lsls	r1, r2, #5
 8005b1a:	68fa      	ldr	r2, [r7, #12]
 8005b1c:	440a      	add	r2, r1
 8005b1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005b2a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3714      	adds	r7, #20
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr
	...

08005b3c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b085      	sub	sp, #20
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	781b      	ldrb	r3, [r3, #0]
 8005b4e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	785b      	ldrb	r3, [r3, #1]
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	d161      	bne.n	8005c1c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	015a      	lsls	r2, r3, #5
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	4413      	add	r3, r2
 8005b60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b6a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b6e:	d11f      	bne.n	8005bb0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	015a      	lsls	r2, r3, #5
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	4413      	add	r3, r2
 8005b78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	0151      	lsls	r1, r2, #5
 8005b82:	68fa      	ldr	r2, [r7, #12]
 8005b84:	440a      	add	r2, r1
 8005b86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b8a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005b8e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	015a      	lsls	r2, r3, #5
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	4413      	add	r3, r2
 8005b98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68ba      	ldr	r2, [r7, #8]
 8005ba0:	0151      	lsls	r1, r2, #5
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	440a      	add	r2, r1
 8005ba6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005baa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005bae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bb6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	781b      	ldrb	r3, [r3, #0]
 8005bbc:	f003 030f 	and.w	r3, r3, #15
 8005bc0:	2101      	movs	r1, #1
 8005bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	43db      	mvns	r3, r3
 8005bca:	68f9      	ldr	r1, [r7, #12]
 8005bcc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005bd0:	4013      	ands	r3, r2
 8005bd2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bda:	69da      	ldr	r2, [r3, #28]
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	781b      	ldrb	r3, [r3, #0]
 8005be0:	f003 030f 	and.w	r3, r3, #15
 8005be4:	2101      	movs	r1, #1
 8005be6:	fa01 f303 	lsl.w	r3, r1, r3
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	43db      	mvns	r3, r3
 8005bee:	68f9      	ldr	r1, [r7, #12]
 8005bf0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	015a      	lsls	r2, r3, #5
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	4413      	add	r3, r2
 8005c00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	0159      	lsls	r1, r3, #5
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	440b      	add	r3, r1
 8005c0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c12:	4619      	mov	r1, r3
 8005c14:	4b35      	ldr	r3, [pc, #212]	; (8005cec <USB_DeactivateEndpoint+0x1b0>)
 8005c16:	4013      	ands	r3, r2
 8005c18:	600b      	str	r3, [r1, #0]
 8005c1a:	e060      	b.n	8005cde <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	015a      	lsls	r2, r3, #5
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	4413      	add	r3, r2
 8005c24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c32:	d11f      	bne.n	8005c74 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	015a      	lsls	r2, r3, #5
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	68ba      	ldr	r2, [r7, #8]
 8005c44:	0151      	lsls	r1, r2, #5
 8005c46:	68fa      	ldr	r2, [r7, #12]
 8005c48:	440a      	add	r2, r1
 8005c4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c4e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c52:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	68ba      	ldr	r2, [r7, #8]
 8005c64:	0151      	lsls	r1, r2, #5
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	440a      	add	r2, r1
 8005c6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c6e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c72:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c7c:	683b      	ldr	r3, [r7, #0]
 8005c7e:	781b      	ldrb	r3, [r3, #0]
 8005c80:	f003 030f 	and.w	r3, r3, #15
 8005c84:	2101      	movs	r1, #1
 8005c86:	fa01 f303 	lsl.w	r3, r1, r3
 8005c8a:	041b      	lsls	r3, r3, #16
 8005c8c:	43db      	mvns	r3, r3
 8005c8e:	68f9      	ldr	r1, [r7, #12]
 8005c90:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c94:	4013      	ands	r3, r2
 8005c96:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c9e:	69da      	ldr	r2, [r3, #28]
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	781b      	ldrb	r3, [r3, #0]
 8005ca4:	f003 030f 	and.w	r3, r3, #15
 8005ca8:	2101      	movs	r1, #1
 8005caa:	fa01 f303 	lsl.w	r3, r1, r3
 8005cae:	041b      	lsls	r3, r3, #16
 8005cb0:	43db      	mvns	r3, r3
 8005cb2:	68f9      	ldr	r1, [r7, #12]
 8005cb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005cb8:	4013      	ands	r3, r2
 8005cba:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	015a      	lsls	r2, r3, #5
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	4413      	add	r3, r2
 8005cc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	0159      	lsls	r1, r3, #5
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	440b      	add	r3, r1
 8005cd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cd6:	4619      	mov	r1, r3
 8005cd8:	4b05      	ldr	r3, [pc, #20]	; (8005cf0 <USB_DeactivateEndpoint+0x1b4>)
 8005cda:	4013      	ands	r3, r2
 8005cdc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3714      	adds	r7, #20
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr
 8005cec:	ec337800 	.word	0xec337800
 8005cf0:	eff37800 	.word	0xeff37800

08005cf4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b08a      	sub	sp, #40	; 0x28
 8005cf8:	af02      	add	r7, sp, #8
 8005cfa:	60f8      	str	r0, [r7, #12]
 8005cfc:	60b9      	str	r1, [r7, #8]
 8005cfe:	4613      	mov	r3, r2
 8005d00:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	781b      	ldrb	r3, [r3, #0]
 8005d0a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	785b      	ldrb	r3, [r3, #1]
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	f040 815c 	bne.w	8005fce <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005d16:	68bb      	ldr	r3, [r7, #8]
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d132      	bne.n	8005d84 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	015a      	lsls	r2, r3, #5
 8005d22:	69fb      	ldr	r3, [r7, #28]
 8005d24:	4413      	add	r3, r2
 8005d26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d2a:	691b      	ldr	r3, [r3, #16]
 8005d2c:	69ba      	ldr	r2, [r7, #24]
 8005d2e:	0151      	lsls	r1, r2, #5
 8005d30:	69fa      	ldr	r2, [r7, #28]
 8005d32:	440a      	add	r2, r1
 8005d34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d38:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005d3c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005d40:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005d42:	69bb      	ldr	r3, [r7, #24]
 8005d44:	015a      	lsls	r2, r3, #5
 8005d46:	69fb      	ldr	r3, [r7, #28]
 8005d48:	4413      	add	r3, r2
 8005d4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	69ba      	ldr	r2, [r7, #24]
 8005d52:	0151      	lsls	r1, r2, #5
 8005d54:	69fa      	ldr	r2, [r7, #28]
 8005d56:	440a      	add	r2, r1
 8005d58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d5c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005d60:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005d62:	69bb      	ldr	r3, [r7, #24]
 8005d64:	015a      	lsls	r2, r3, #5
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	4413      	add	r3, r2
 8005d6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	69ba      	ldr	r2, [r7, #24]
 8005d72:	0151      	lsls	r1, r2, #5
 8005d74:	69fa      	ldr	r2, [r7, #28]
 8005d76:	440a      	add	r2, r1
 8005d78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d7c:	0cdb      	lsrs	r3, r3, #19
 8005d7e:	04db      	lsls	r3, r3, #19
 8005d80:	6113      	str	r3, [r2, #16]
 8005d82:	e074      	b.n	8005e6e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005d84:	69bb      	ldr	r3, [r7, #24]
 8005d86:	015a      	lsls	r2, r3, #5
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	69ba      	ldr	r2, [r7, #24]
 8005d94:	0151      	lsls	r1, r2, #5
 8005d96:	69fa      	ldr	r2, [r7, #28]
 8005d98:	440a      	add	r2, r1
 8005d9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d9e:	0cdb      	lsrs	r3, r3, #19
 8005da0:	04db      	lsls	r3, r3, #19
 8005da2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	015a      	lsls	r2, r3, #5
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	4413      	add	r3, r2
 8005dac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005db0:	691b      	ldr	r3, [r3, #16]
 8005db2:	69ba      	ldr	r2, [r7, #24]
 8005db4:	0151      	lsls	r1, r2, #5
 8005db6:	69fa      	ldr	r2, [r7, #28]
 8005db8:	440a      	add	r2, r1
 8005dba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005dbe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005dc2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005dc6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	015a      	lsls	r2, r3, #5
 8005dcc:	69fb      	ldr	r3, [r7, #28]
 8005dce:	4413      	add	r3, r2
 8005dd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dd4:	691a      	ldr	r2, [r3, #16]
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	6959      	ldr	r1, [r3, #20]
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	440b      	add	r3, r1
 8005de0:	1e59      	subs	r1, r3, #1
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	fbb1 f3f3 	udiv	r3, r1, r3
 8005dea:	04d9      	lsls	r1, r3, #19
 8005dec:	4b9d      	ldr	r3, [pc, #628]	; (8006064 <USB_EPStartXfer+0x370>)
 8005dee:	400b      	ands	r3, r1
 8005df0:	69b9      	ldr	r1, [r7, #24]
 8005df2:	0148      	lsls	r0, r1, #5
 8005df4:	69f9      	ldr	r1, [r7, #28]
 8005df6:	4401      	add	r1, r0
 8005df8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005e00:	69bb      	ldr	r3, [r7, #24]
 8005e02:	015a      	lsls	r2, r3, #5
 8005e04:	69fb      	ldr	r3, [r7, #28]
 8005e06:	4413      	add	r3, r2
 8005e08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e0c:	691a      	ldr	r2, [r3, #16]
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	695b      	ldr	r3, [r3, #20]
 8005e12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e16:	69b9      	ldr	r1, [r7, #24]
 8005e18:	0148      	lsls	r0, r1, #5
 8005e1a:	69f9      	ldr	r1, [r7, #28]
 8005e1c:	4401      	add	r1, r0
 8005e1e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005e22:	4313      	orrs	r3, r2
 8005e24:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005e26:	68bb      	ldr	r3, [r7, #8]
 8005e28:	78db      	ldrb	r3, [r3, #3]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	d11f      	bne.n	8005e6e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005e2e:	69bb      	ldr	r3, [r7, #24]
 8005e30:	015a      	lsls	r2, r3, #5
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	4413      	add	r3, r2
 8005e36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e3a:	691b      	ldr	r3, [r3, #16]
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	0151      	lsls	r1, r2, #5
 8005e40:	69fa      	ldr	r2, [r7, #28]
 8005e42:	440a      	add	r2, r1
 8005e44:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e48:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005e4c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	015a      	lsls	r2, r3, #5
 8005e52:	69fb      	ldr	r3, [r7, #28]
 8005e54:	4413      	add	r3, r2
 8005e56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e5a:	691b      	ldr	r3, [r3, #16]
 8005e5c:	69ba      	ldr	r2, [r7, #24]
 8005e5e:	0151      	lsls	r1, r2, #5
 8005e60:	69fa      	ldr	r2, [r7, #28]
 8005e62:	440a      	add	r2, r1
 8005e64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e68:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005e6c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8005e6e:	79fb      	ldrb	r3, [r7, #7]
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d14b      	bne.n	8005f0c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	691b      	ldr	r3, [r3, #16]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d009      	beq.n	8005e90 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	015a      	lsls	r2, r3, #5
 8005e80:	69fb      	ldr	r3, [r7, #28]
 8005e82:	4413      	add	r3, r2
 8005e84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e88:	461a      	mov	r2, r3
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	78db      	ldrb	r3, [r3, #3]
 8005e94:	2b01      	cmp	r3, #1
 8005e96:	d128      	bne.n	8005eea <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d110      	bne.n	8005eca <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005ea8:	69bb      	ldr	r3, [r7, #24]
 8005eaa:	015a      	lsls	r2, r3, #5
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	4413      	add	r3, r2
 8005eb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	69ba      	ldr	r2, [r7, #24]
 8005eb8:	0151      	lsls	r1, r2, #5
 8005eba:	69fa      	ldr	r2, [r7, #28]
 8005ebc:	440a      	add	r2, r1
 8005ebe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ec2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005ec6:	6013      	str	r3, [r2, #0]
 8005ec8:	e00f      	b.n	8005eea <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	015a      	lsls	r2, r3, #5
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	69ba      	ldr	r2, [r7, #24]
 8005eda:	0151      	lsls	r1, r2, #5
 8005edc:	69fa      	ldr	r2, [r7, #28]
 8005ede:	440a      	add	r2, r1
 8005ee0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ee4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ee8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	015a      	lsls	r2, r3, #5
 8005eee:	69fb      	ldr	r3, [r7, #28]
 8005ef0:	4413      	add	r3, r2
 8005ef2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	69ba      	ldr	r2, [r7, #24]
 8005efa:	0151      	lsls	r1, r2, #5
 8005efc:	69fa      	ldr	r2, [r7, #28]
 8005efe:	440a      	add	r2, r1
 8005f00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f04:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005f08:	6013      	str	r3, [r2, #0]
 8005f0a:	e12f      	b.n	800616c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	015a      	lsls	r2, r3, #5
 8005f10:	69fb      	ldr	r3, [r7, #28]
 8005f12:	4413      	add	r3, r2
 8005f14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	69ba      	ldr	r2, [r7, #24]
 8005f1c:	0151      	lsls	r1, r2, #5
 8005f1e:	69fa      	ldr	r2, [r7, #28]
 8005f20:	440a      	add	r2, r1
 8005f22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f26:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005f2a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	78db      	ldrb	r3, [r3, #3]
 8005f30:	2b01      	cmp	r3, #1
 8005f32:	d015      	beq.n	8005f60 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005f34:	68bb      	ldr	r3, [r7, #8]
 8005f36:	695b      	ldr	r3, [r3, #20]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	f000 8117 	beq.w	800616c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f46:	68bb      	ldr	r3, [r7, #8]
 8005f48:	781b      	ldrb	r3, [r3, #0]
 8005f4a:	f003 030f 	and.w	r3, r3, #15
 8005f4e:	2101      	movs	r1, #1
 8005f50:	fa01 f303 	lsl.w	r3, r1, r3
 8005f54:	69f9      	ldr	r1, [r7, #28]
 8005f56:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	634b      	str	r3, [r1, #52]	; 0x34
 8005f5e:	e105      	b.n	800616c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d110      	bne.n	8005f92 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	015a      	lsls	r2, r3, #5
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	4413      	add	r3, r2
 8005f78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	69ba      	ldr	r2, [r7, #24]
 8005f80:	0151      	lsls	r1, r2, #5
 8005f82:	69fa      	ldr	r2, [r7, #28]
 8005f84:	440a      	add	r2, r1
 8005f86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f8a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005f8e:	6013      	str	r3, [r2, #0]
 8005f90:	e00f      	b.n	8005fb2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	015a      	lsls	r2, r3, #5
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	4413      	add	r3, r2
 8005f9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	69ba      	ldr	r2, [r7, #24]
 8005fa2:	0151      	lsls	r1, r2, #5
 8005fa4:	69fa      	ldr	r2, [r7, #28]
 8005fa6:	440a      	add	r2, r1
 8005fa8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fb0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	68d9      	ldr	r1, [r3, #12]
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	781a      	ldrb	r2, [r3, #0]
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	b298      	uxth	r0, r3
 8005fc0:	79fb      	ldrb	r3, [r7, #7]
 8005fc2:	9300      	str	r3, [sp, #0]
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	68f8      	ldr	r0, [r7, #12]
 8005fc8:	f000 fa2b 	bl	8006422 <USB_WritePacket>
 8005fcc:	e0ce      	b.n	800616c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	015a      	lsls	r2, r3, #5
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	4413      	add	r3, r2
 8005fd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fda:	691b      	ldr	r3, [r3, #16]
 8005fdc:	69ba      	ldr	r2, [r7, #24]
 8005fde:	0151      	lsls	r1, r2, #5
 8005fe0:	69fa      	ldr	r2, [r7, #28]
 8005fe2:	440a      	add	r2, r1
 8005fe4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fe8:	0cdb      	lsrs	r3, r3, #19
 8005fea:	04db      	lsls	r3, r3, #19
 8005fec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005fee:	69bb      	ldr	r3, [r7, #24]
 8005ff0:	015a      	lsls	r2, r3, #5
 8005ff2:	69fb      	ldr	r3, [r7, #28]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ffa:	691b      	ldr	r3, [r3, #16]
 8005ffc:	69ba      	ldr	r2, [r7, #24]
 8005ffe:	0151      	lsls	r1, r2, #5
 8006000:	69fa      	ldr	r2, [r7, #28]
 8006002:	440a      	add	r2, r1
 8006004:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006008:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800600c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006010:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	695b      	ldr	r3, [r3, #20]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d126      	bne.n	8006068 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	015a      	lsls	r2, r3, #5
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	4413      	add	r3, r2
 8006022:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006026:	691a      	ldr	r2, [r3, #16]
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006030:	69b9      	ldr	r1, [r7, #24]
 8006032:	0148      	lsls	r0, r1, #5
 8006034:	69f9      	ldr	r1, [r7, #28]
 8006036:	4401      	add	r1, r0
 8006038:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800603c:	4313      	orrs	r3, r2
 800603e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006040:	69bb      	ldr	r3, [r7, #24]
 8006042:	015a      	lsls	r2, r3, #5
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	4413      	add	r3, r2
 8006048:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	69ba      	ldr	r2, [r7, #24]
 8006050:	0151      	lsls	r1, r2, #5
 8006052:	69fa      	ldr	r2, [r7, #28]
 8006054:	440a      	add	r2, r1
 8006056:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800605a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800605e:	6113      	str	r3, [r2, #16]
 8006060:	e036      	b.n	80060d0 <USB_EPStartXfer+0x3dc>
 8006062:	bf00      	nop
 8006064:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	695a      	ldr	r2, [r3, #20]
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	4413      	add	r3, r2
 8006072:	1e5a      	subs	r2, r3, #1
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	fbb2 f3f3 	udiv	r3, r2, r3
 800607c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	015a      	lsls	r2, r3, #5
 8006082:	69fb      	ldr	r3, [r7, #28]
 8006084:	4413      	add	r3, r2
 8006086:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800608a:	691a      	ldr	r2, [r3, #16]
 800608c:	8afb      	ldrh	r3, [r7, #22]
 800608e:	04d9      	lsls	r1, r3, #19
 8006090:	4b39      	ldr	r3, [pc, #228]	; (8006178 <USB_EPStartXfer+0x484>)
 8006092:	400b      	ands	r3, r1
 8006094:	69b9      	ldr	r1, [r7, #24]
 8006096:	0148      	lsls	r0, r1, #5
 8006098:	69f9      	ldr	r1, [r7, #28]
 800609a:	4401      	add	r1, r0
 800609c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80060a0:	4313      	orrs	r3, r2
 80060a2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80060a4:	69bb      	ldr	r3, [r7, #24]
 80060a6:	015a      	lsls	r2, r3, #5
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	4413      	add	r3, r2
 80060ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060b0:	691a      	ldr	r2, [r3, #16]
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	8af9      	ldrh	r1, [r7, #22]
 80060b8:	fb01 f303 	mul.w	r3, r1, r3
 80060bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060c0:	69b9      	ldr	r1, [r7, #24]
 80060c2:	0148      	lsls	r0, r1, #5
 80060c4:	69f9      	ldr	r1, [r7, #28]
 80060c6:	4401      	add	r1, r0
 80060c8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80060cc:	4313      	orrs	r3, r2
 80060ce:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80060d0:	79fb      	ldrb	r3, [r7, #7]
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d10d      	bne.n	80060f2 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d009      	beq.n	80060f2 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	68d9      	ldr	r1, [r3, #12]
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	015a      	lsls	r2, r3, #5
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	4413      	add	r3, r2
 80060ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80060ee:	460a      	mov	r2, r1
 80060f0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	78db      	ldrb	r3, [r3, #3]
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d128      	bne.n	800614c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80060fa:	69fb      	ldr	r3, [r7, #28]
 80060fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006100:	689b      	ldr	r3, [r3, #8]
 8006102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006106:	2b00      	cmp	r3, #0
 8006108:	d110      	bne.n	800612c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	015a      	lsls	r2, r3, #5
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	4413      	add	r3, r2
 8006112:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	0151      	lsls	r1, r2, #5
 800611c:	69fa      	ldr	r2, [r7, #28]
 800611e:	440a      	add	r2, r1
 8006120:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006124:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006128:	6013      	str	r3, [r2, #0]
 800612a:	e00f      	b.n	800614c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800612c:	69bb      	ldr	r3, [r7, #24]
 800612e:	015a      	lsls	r2, r3, #5
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	4413      	add	r3, r2
 8006134:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	69ba      	ldr	r2, [r7, #24]
 800613c:	0151      	lsls	r1, r2, #5
 800613e:	69fa      	ldr	r2, [r7, #28]
 8006140:	440a      	add	r2, r1
 8006142:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006146:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800614a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800614c:	69bb      	ldr	r3, [r7, #24]
 800614e:	015a      	lsls	r2, r3, #5
 8006150:	69fb      	ldr	r3, [r7, #28]
 8006152:	4413      	add	r3, r2
 8006154:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	69ba      	ldr	r2, [r7, #24]
 800615c:	0151      	lsls	r1, r2, #5
 800615e:	69fa      	ldr	r2, [r7, #28]
 8006160:	440a      	add	r2, r1
 8006162:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006166:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800616a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	3720      	adds	r7, #32
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop
 8006178:	1ff80000 	.word	0x1ff80000

0800617c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800617c:	b480      	push	{r7}
 800617e:	b087      	sub	sp, #28
 8006180:	af00      	add	r7, sp, #0
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	4613      	mov	r3, r2
 8006188:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	781b      	ldrb	r3, [r3, #0]
 8006192:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	785b      	ldrb	r3, [r3, #1]
 8006198:	2b01      	cmp	r3, #1
 800619a:	f040 80cd 	bne.w	8006338 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800619e:	68bb      	ldr	r3, [r7, #8]
 80061a0:	695b      	ldr	r3, [r3, #20]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d132      	bne.n	800620c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	015a      	lsls	r2, r3, #5
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	4413      	add	r3, r2
 80061ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	693a      	ldr	r2, [r7, #16]
 80061b6:	0151      	lsls	r1, r2, #5
 80061b8:	697a      	ldr	r2, [r7, #20]
 80061ba:	440a      	add	r2, r1
 80061bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061c0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80061c4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80061c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	015a      	lsls	r2, r3, #5
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	4413      	add	r3, r2
 80061d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061d6:	691b      	ldr	r3, [r3, #16]
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	0151      	lsls	r1, r2, #5
 80061dc:	697a      	ldr	r2, [r7, #20]
 80061de:	440a      	add	r2, r1
 80061e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80061e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	015a      	lsls	r2, r3, #5
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	4413      	add	r3, r2
 80061f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061f6:	691b      	ldr	r3, [r3, #16]
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	0151      	lsls	r1, r2, #5
 80061fc:	697a      	ldr	r2, [r7, #20]
 80061fe:	440a      	add	r2, r1
 8006200:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006204:	0cdb      	lsrs	r3, r3, #19
 8006206:	04db      	lsls	r3, r3, #19
 8006208:	6113      	str	r3, [r2, #16]
 800620a:	e04e      	b.n	80062aa <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	015a      	lsls	r2, r3, #5
 8006210:	697b      	ldr	r3, [r7, #20]
 8006212:	4413      	add	r3, r2
 8006214:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	693a      	ldr	r2, [r7, #16]
 800621c:	0151      	lsls	r1, r2, #5
 800621e:	697a      	ldr	r2, [r7, #20]
 8006220:	440a      	add	r2, r1
 8006222:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006226:	0cdb      	lsrs	r3, r3, #19
 8006228:	04db      	lsls	r3, r3, #19
 800622a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	015a      	lsls	r2, r3, #5
 8006230:	697b      	ldr	r3, [r7, #20]
 8006232:	4413      	add	r3, r2
 8006234:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006238:	691b      	ldr	r3, [r3, #16]
 800623a:	693a      	ldr	r2, [r7, #16]
 800623c:	0151      	lsls	r1, r2, #5
 800623e:	697a      	ldr	r2, [r7, #20]
 8006240:	440a      	add	r2, r1
 8006242:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006246:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800624a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800624e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	695a      	ldr	r2, [r3, #20]
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	429a      	cmp	r2, r3
 800625a:	d903      	bls.n	8006264 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	689a      	ldr	r2, [r3, #8]
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006264:	693b      	ldr	r3, [r7, #16]
 8006266:	015a      	lsls	r2, r3, #5
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	4413      	add	r3, r2
 800626c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	693a      	ldr	r2, [r7, #16]
 8006274:	0151      	lsls	r1, r2, #5
 8006276:	697a      	ldr	r2, [r7, #20]
 8006278:	440a      	add	r2, r1
 800627a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800627e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006282:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	015a      	lsls	r2, r3, #5
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	4413      	add	r3, r2
 800628c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006290:	691a      	ldr	r2, [r3, #16]
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800629a:	6939      	ldr	r1, [r7, #16]
 800629c:	0148      	lsls	r0, r1, #5
 800629e:	6979      	ldr	r1, [r7, #20]
 80062a0:	4401      	add	r1, r0
 80062a2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80062a6:	4313      	orrs	r3, r2
 80062a8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80062aa:	79fb      	ldrb	r3, [r7, #7]
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d11e      	bne.n	80062ee <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	691b      	ldr	r3, [r3, #16]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d009      	beq.n	80062cc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	015a      	lsls	r2, r3, #5
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	4413      	add	r3, r2
 80062c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062c4:	461a      	mov	r2, r3
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80062cc:	693b      	ldr	r3, [r7, #16]
 80062ce:	015a      	lsls	r2, r3, #5
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	4413      	add	r3, r2
 80062d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	0151      	lsls	r1, r2, #5
 80062de:	697a      	ldr	r2, [r7, #20]
 80062e0:	440a      	add	r2, r1
 80062e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80062e6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80062ea:	6013      	str	r3, [r2, #0]
 80062ec:	e092      	b.n	8006414 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	015a      	lsls	r2, r3, #5
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	4413      	add	r3, r2
 80062f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	693a      	ldr	r2, [r7, #16]
 80062fe:	0151      	lsls	r1, r2, #5
 8006300:	697a      	ldr	r2, [r7, #20]
 8006302:	440a      	add	r2, r1
 8006304:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006308:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800630c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	695b      	ldr	r3, [r3, #20]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d07e      	beq.n	8006414 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800631c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	f003 030f 	and.w	r3, r3, #15
 8006326:	2101      	movs	r1, #1
 8006328:	fa01 f303 	lsl.w	r3, r1, r3
 800632c:	6979      	ldr	r1, [r7, #20]
 800632e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006332:	4313      	orrs	r3, r2
 8006334:	634b      	str	r3, [r1, #52]	; 0x34
 8006336:	e06d      	b.n	8006414 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	015a      	lsls	r2, r3, #5
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	4413      	add	r3, r2
 8006340:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	693a      	ldr	r2, [r7, #16]
 8006348:	0151      	lsls	r1, r2, #5
 800634a:	697a      	ldr	r2, [r7, #20]
 800634c:	440a      	add	r2, r1
 800634e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006352:	0cdb      	lsrs	r3, r3, #19
 8006354:	04db      	lsls	r3, r3, #19
 8006356:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8006358:	693b      	ldr	r3, [r7, #16]
 800635a:	015a      	lsls	r2, r3, #5
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	4413      	add	r3, r2
 8006360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006364:	691b      	ldr	r3, [r3, #16]
 8006366:	693a      	ldr	r2, [r7, #16]
 8006368:	0151      	lsls	r1, r2, #5
 800636a:	697a      	ldr	r2, [r7, #20]
 800636c:	440a      	add	r2, r1
 800636e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006372:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006376:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800637a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	695b      	ldr	r3, [r3, #20]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d003      	beq.n	800638c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	689a      	ldr	r2, [r3, #8]
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	015a      	lsls	r2, r3, #5
 8006390:	697b      	ldr	r3, [r7, #20]
 8006392:	4413      	add	r3, r2
 8006394:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	0151      	lsls	r1, r2, #5
 800639e:	697a      	ldr	r2, [r7, #20]
 80063a0:	440a      	add	r2, r1
 80063a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80063aa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	015a      	lsls	r2, r3, #5
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	4413      	add	r3, r2
 80063b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063b8:	691a      	ldr	r2, [r3, #16]
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063c2:	6939      	ldr	r1, [r7, #16]
 80063c4:	0148      	lsls	r0, r1, #5
 80063c6:	6979      	ldr	r1, [r7, #20]
 80063c8:	4401      	add	r1, r0
 80063ca:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80063ce:	4313      	orrs	r3, r2
 80063d0:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80063d2:	79fb      	ldrb	r3, [r7, #7]
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d10d      	bne.n	80063f4 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	68db      	ldr	r3, [r3, #12]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d009      	beq.n	80063f4 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	68d9      	ldr	r1, [r3, #12]
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	015a      	lsls	r2, r3, #5
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	4413      	add	r3, r2
 80063ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063f0:	460a      	mov	r2, r1
 80063f2:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	015a      	lsls	r2, r3, #5
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	4413      	add	r3, r2
 80063fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	693a      	ldr	r2, [r7, #16]
 8006404:	0151      	lsls	r1, r2, #5
 8006406:	697a      	ldr	r2, [r7, #20]
 8006408:	440a      	add	r2, r1
 800640a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800640e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006412:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006414:	2300      	movs	r3, #0
}
 8006416:	4618      	mov	r0, r3
 8006418:	371c      	adds	r7, #28
 800641a:	46bd      	mov	sp, r7
 800641c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006420:	4770      	bx	lr

08006422 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006422:	b480      	push	{r7}
 8006424:	b089      	sub	sp, #36	; 0x24
 8006426:	af00      	add	r7, sp, #0
 8006428:	60f8      	str	r0, [r7, #12]
 800642a:	60b9      	str	r1, [r7, #8]
 800642c:	4611      	mov	r1, r2
 800642e:	461a      	mov	r2, r3
 8006430:	460b      	mov	r3, r1
 8006432:	71fb      	strb	r3, [r7, #7]
 8006434:	4613      	mov	r3, r2
 8006436:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8006440:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006444:	2b00      	cmp	r3, #0
 8006446:	d11a      	bne.n	800647e <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006448:	88bb      	ldrh	r3, [r7, #4]
 800644a:	3303      	adds	r3, #3
 800644c:	089b      	lsrs	r3, r3, #2
 800644e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006450:	2300      	movs	r3, #0
 8006452:	61bb      	str	r3, [r7, #24]
 8006454:	e00f      	b.n	8006476 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006456:	79fb      	ldrb	r3, [r7, #7]
 8006458:	031a      	lsls	r2, r3, #12
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	4413      	add	r3, r2
 800645e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006462:	461a      	mov	r2, r3
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	6013      	str	r3, [r2, #0]
      pSrc++;
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	3304      	adds	r3, #4
 800646e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	3301      	adds	r3, #1
 8006474:	61bb      	str	r3, [r7, #24]
 8006476:	69ba      	ldr	r2, [r7, #24]
 8006478:	693b      	ldr	r3, [r7, #16]
 800647a:	429a      	cmp	r2, r3
 800647c:	d3eb      	bcc.n	8006456 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800647e:	2300      	movs	r3, #0
}
 8006480:	4618      	mov	r0, r3
 8006482:	3724      	adds	r7, #36	; 0x24
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800648c:	b480      	push	{r7}
 800648e:	b089      	sub	sp, #36	; 0x24
 8006490:	af00      	add	r7, sp, #0
 8006492:	60f8      	str	r0, [r7, #12]
 8006494:	60b9      	str	r1, [r7, #8]
 8006496:	4613      	mov	r3, r2
 8006498:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80064a2:	88fb      	ldrh	r3, [r7, #6]
 80064a4:	3303      	adds	r3, #3
 80064a6:	089b      	lsrs	r3, r3, #2
 80064a8:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80064aa:	2300      	movs	r3, #0
 80064ac:	61bb      	str	r3, [r7, #24]
 80064ae:	e00b      	b.n	80064c8 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	69fb      	ldr	r3, [r7, #28]
 80064ba:	601a      	str	r2, [r3, #0]
    pDest++;
 80064bc:	69fb      	ldr	r3, [r7, #28]
 80064be:	3304      	adds	r3, #4
 80064c0:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80064c2:	69bb      	ldr	r3, [r7, #24]
 80064c4:	3301      	adds	r3, #1
 80064c6:	61bb      	str	r3, [r7, #24]
 80064c8:	69ba      	ldr	r2, [r7, #24]
 80064ca:	693b      	ldr	r3, [r7, #16]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d3ef      	bcc.n	80064b0 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80064d0:	69fb      	ldr	r3, [r7, #28]
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3724      	adds	r7, #36	; 0x24
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr

080064de <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80064de:	b480      	push	{r7}
 80064e0:	b085      	sub	sp, #20
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
 80064e6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	785b      	ldrb	r3, [r3, #1]
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d12c      	bne.n	8006554 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	015a      	lsls	r2, r3, #5
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	4413      	add	r3, r2
 8006502:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	2b00      	cmp	r3, #0
 800650a:	db12      	blt.n	8006532 <USB_EPSetStall+0x54>
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d00f      	beq.n	8006532 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	015a      	lsls	r2, r3, #5
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	4413      	add	r3, r2
 800651a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	68ba      	ldr	r2, [r7, #8]
 8006522:	0151      	lsls	r1, r2, #5
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	440a      	add	r2, r1
 8006528:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800652c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006530:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	015a      	lsls	r2, r3, #5
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	4413      	add	r3, r2
 800653a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68ba      	ldr	r2, [r7, #8]
 8006542:	0151      	lsls	r1, r2, #5
 8006544:	68fa      	ldr	r2, [r7, #12]
 8006546:	440a      	add	r2, r1
 8006548:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800654c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006550:	6013      	str	r3, [r2, #0]
 8006552:	e02b      	b.n	80065ac <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	015a      	lsls	r2, r3, #5
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	4413      	add	r3, r2
 800655c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	db12      	blt.n	800658c <USB_EPSetStall+0xae>
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d00f      	beq.n	800658c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	015a      	lsls	r2, r3, #5
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	4413      	add	r3, r2
 8006574:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	68ba      	ldr	r2, [r7, #8]
 800657c:	0151      	lsls	r1, r2, #5
 800657e:	68fa      	ldr	r2, [r7, #12]
 8006580:	440a      	add	r2, r1
 8006582:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006586:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800658a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	015a      	lsls	r2, r3, #5
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	4413      	add	r3, r2
 8006594:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68ba      	ldr	r2, [r7, #8]
 800659c:	0151      	lsls	r1, r2, #5
 800659e:	68fa      	ldr	r2, [r7, #12]
 80065a0:	440a      	add	r2, r1
 80065a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80065a6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80065aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3714      	adds	r7, #20
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b085      	sub	sp, #20
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
 80065c2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	785b      	ldrb	r3, [r3, #1]
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d128      	bne.n	8006628 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	015a      	lsls	r2, r3, #5
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	4413      	add	r3, r2
 80065de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	68ba      	ldr	r2, [r7, #8]
 80065e6:	0151      	lsls	r1, r2, #5
 80065e8:	68fa      	ldr	r2, [r7, #12]
 80065ea:	440a      	add	r2, r1
 80065ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80065f0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80065f4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	78db      	ldrb	r3, [r3, #3]
 80065fa:	2b03      	cmp	r3, #3
 80065fc:	d003      	beq.n	8006606 <USB_EPClearStall+0x4c>
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	78db      	ldrb	r3, [r3, #3]
 8006602:	2b02      	cmp	r3, #2
 8006604:	d138      	bne.n	8006678 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006606:	68bb      	ldr	r3, [r7, #8]
 8006608:	015a      	lsls	r2, r3, #5
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	4413      	add	r3, r2
 800660e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68ba      	ldr	r2, [r7, #8]
 8006616:	0151      	lsls	r1, r2, #5
 8006618:	68fa      	ldr	r2, [r7, #12]
 800661a:	440a      	add	r2, r1
 800661c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006624:	6013      	str	r3, [r2, #0]
 8006626:	e027      	b.n	8006678 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	015a      	lsls	r2, r3, #5
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	4413      	add	r3, r2
 8006630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	68ba      	ldr	r2, [r7, #8]
 8006638:	0151      	lsls	r1, r2, #5
 800663a:	68fa      	ldr	r2, [r7, #12]
 800663c:	440a      	add	r2, r1
 800663e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006642:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006646:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	78db      	ldrb	r3, [r3, #3]
 800664c:	2b03      	cmp	r3, #3
 800664e:	d003      	beq.n	8006658 <USB_EPClearStall+0x9e>
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	78db      	ldrb	r3, [r3, #3]
 8006654:	2b02      	cmp	r3, #2
 8006656:	d10f      	bne.n	8006678 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	015a      	lsls	r2, r3, #5
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	4413      	add	r3, r2
 8006660:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68ba      	ldr	r2, [r7, #8]
 8006668:	0151      	lsls	r1, r2, #5
 800666a:	68fa      	ldr	r2, [r7, #12]
 800666c:	440a      	add	r2, r1
 800666e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006676:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	3714      	adds	r7, #20
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr

08006686 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006686:	b480      	push	{r7}
 8006688:	b085      	sub	sp, #20
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
 800668e:	460b      	mov	r3, r1
 8006690:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80066a4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80066a8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	78fb      	ldrb	r3, [r7, #3]
 80066b4:	011b      	lsls	r3, r3, #4
 80066b6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80066ba:	68f9      	ldr	r1, [r7, #12]
 80066bc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80066c0:	4313      	orrs	r3, r2
 80066c2:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3714      	adds	r7, #20
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr

080066d2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b085      	sub	sp, #20
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80066ec:	f023 0303 	bic.w	r3, r3, #3
 80066f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	68fa      	ldr	r2, [r7, #12]
 80066fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006700:	f023 0302 	bic.w	r3, r3, #2
 8006704:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006706:	2300      	movs	r3, #0
}
 8006708:	4618      	mov	r0, r3
 800670a:	3714      	adds	r7, #20
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr

08006714 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	68fa      	ldr	r2, [r7, #12]
 800672a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800672e:	f023 0303 	bic.w	r3, r3, #3
 8006732:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	68fa      	ldr	r2, [r7, #12]
 800673e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006742:	f043 0302 	orr.w	r3, r3, #2
 8006746:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006748:	2300      	movs	r3, #0
}
 800674a:	4618      	mov	r0, r3
 800674c:	3714      	adds	r7, #20
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr

08006756 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8006756:	b480      	push	{r7}
 8006758:	b085      	sub	sp, #20
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	695b      	ldr	r3, [r3, #20]
 8006762:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	699b      	ldr	r3, [r3, #24]
 8006768:	68fa      	ldr	r2, [r7, #12]
 800676a:	4013      	ands	r3, r2
 800676c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800676e:	68fb      	ldr	r3, [r7, #12]
}
 8006770:	4618      	mov	r0, r3
 8006772:	3714      	adds	r7, #20
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800677c:	b480      	push	{r7}
 800677e:	b085      	sub	sp, #20
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800678e:	699b      	ldr	r3, [r3, #24]
 8006790:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006798:	69db      	ldr	r3, [r3, #28]
 800679a:	68ba      	ldr	r2, [r7, #8]
 800679c:	4013      	ands	r3, r2
 800679e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	0c1b      	lsrs	r3, r3, #16
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3714      	adds	r7, #20
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b085      	sub	sp, #20
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067c2:	699b      	ldr	r3, [r3, #24]
 80067c4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	68ba      	ldr	r2, [r7, #8]
 80067d0:	4013      	ands	r3, r2
 80067d2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	b29b      	uxth	r3, r3
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3714      	adds	r7, #20
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b085      	sub	sp, #20
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	460b      	mov	r3, r1
 80067ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80067f4:	78fb      	ldrb	r3, [r7, #3]
 80067f6:	015a      	lsls	r2, r3, #5
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	4413      	add	r3, r2
 80067fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800680a:	695b      	ldr	r3, [r3, #20]
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	4013      	ands	r3, r2
 8006810:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006812:	68bb      	ldr	r3, [r7, #8]
}
 8006814:	4618      	mov	r0, r3
 8006816:	3714      	adds	r7, #20
 8006818:	46bd      	mov	sp, r7
 800681a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681e:	4770      	bx	lr

08006820 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006820:	b480      	push	{r7}
 8006822:	b087      	sub	sp, #28
 8006824:	af00      	add	r7, sp, #0
 8006826:	6078      	str	r0, [r7, #4]
 8006828:	460b      	mov	r3, r1
 800682a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006836:	691b      	ldr	r3, [r3, #16]
 8006838:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800683a:	697b      	ldr	r3, [r7, #20]
 800683c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006842:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006844:	78fb      	ldrb	r3, [r7, #3]
 8006846:	f003 030f 	and.w	r3, r3, #15
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	fa22 f303 	lsr.w	r3, r2, r3
 8006850:	01db      	lsls	r3, r3, #7
 8006852:	b2db      	uxtb	r3, r3
 8006854:	693a      	ldr	r2, [r7, #16]
 8006856:	4313      	orrs	r3, r2
 8006858:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800685a:	78fb      	ldrb	r3, [r7, #3]
 800685c:	015a      	lsls	r2, r3, #5
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	4413      	add	r3, r2
 8006862:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006866:	689b      	ldr	r3, [r3, #8]
 8006868:	693a      	ldr	r2, [r7, #16]
 800686a:	4013      	ands	r3, r2
 800686c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800686e:	68bb      	ldr	r3, [r7, #8]
}
 8006870:	4618      	mov	r0, r3
 8006872:	371c      	adds	r7, #28
 8006874:	46bd      	mov	sp, r7
 8006876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687a:	4770      	bx	lr

0800687c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	695b      	ldr	r3, [r3, #20]
 8006888:	f003 0301 	and.w	r3, r3, #1
}
 800688c:	4618      	mov	r0, r3
 800688e:	370c      	adds	r7, #12
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006898:	b480      	push	{r7}
 800689a:	b085      	sub	sp, #20
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	68fa      	ldr	r2, [r7, #12]
 80068ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80068b2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80068b6:	f023 0307 	bic.w	r3, r3, #7
 80068ba:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	68fa      	ldr	r2, [r7, #12]
 80068c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80068ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068ce:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80068d0:	2300      	movs	r3, #0
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3714      	adds	r7, #20
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr
	...

080068e0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b087      	sub	sp, #28
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	460b      	mov	r3, r1
 80068ea:	607a      	str	r2, [r7, #4]
 80068ec:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	333c      	adds	r3, #60	; 0x3c
 80068f6:	3304      	adds	r3, #4
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	4a26      	ldr	r2, [pc, #152]	; (8006998 <USB_EP0_OutStart+0xb8>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d90a      	bls.n	800691a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006910:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006914:	d101      	bne.n	800691a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006916:	2300      	movs	r3, #0
 8006918:	e037      	b.n	800698a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006920:	461a      	mov	r2, r3
 8006922:	2300      	movs	r3, #0
 8006924:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800692c:	691b      	ldr	r3, [r3, #16]
 800692e:	697a      	ldr	r2, [r7, #20]
 8006930:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006934:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006938:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800693a:	697b      	ldr	r3, [r7, #20]
 800693c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	697a      	ldr	r2, [r7, #20]
 8006944:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006948:	f043 0318 	orr.w	r3, r3, #24
 800694c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800695c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8006960:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006962:	7afb      	ldrb	r3, [r7, #11]
 8006964:	2b01      	cmp	r3, #1
 8006966:	d10f      	bne.n	8006988 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800696e:	461a      	mov	r2, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	697a      	ldr	r2, [r7, #20]
 800697e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006982:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8006986:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006988:	2300      	movs	r3, #0
}
 800698a:	4618      	mov	r0, r3
 800698c:	371c      	adds	r7, #28
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
 8006996:	bf00      	nop
 8006998:	4f54300a 	.word	0x4f54300a

0800699c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800699c:	b480      	push	{r7}
 800699e:	b085      	sub	sp, #20
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80069a4:	2300      	movs	r3, #0
 80069a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	3301      	adds	r3, #1
 80069ac:	60fb      	str	r3, [r7, #12]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	4a13      	ldr	r2, [pc, #76]	; (8006a00 <USB_CoreReset+0x64>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d901      	bls.n	80069ba <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e01b      	b.n	80069f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	691b      	ldr	r3, [r3, #16]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	daf2      	bge.n	80069a8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80069c2:	2300      	movs	r3, #0
 80069c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	691b      	ldr	r3, [r3, #16]
 80069ca:	f043 0201 	orr.w	r2, r3, #1
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	3301      	adds	r3, #1
 80069d6:	60fb      	str	r3, [r7, #12]
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	4a09      	ldr	r2, [pc, #36]	; (8006a00 <USB_CoreReset+0x64>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d901      	bls.n	80069e4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80069e0:	2303      	movs	r3, #3
 80069e2:	e006      	b.n	80069f2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	691b      	ldr	r3, [r3, #16]
 80069e8:	f003 0301 	and.w	r3, r3, #1
 80069ec:	2b01      	cmp	r3, #1
 80069ee:	d0f0      	beq.n	80069d2 <USB_CoreReset+0x36>

  return HAL_OK;
 80069f0:	2300      	movs	r3, #0
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	3714      	adds	r7, #20
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr
 80069fe:	bf00      	nop
 8006a00:	00030d40 	.word	0x00030d40

08006a04 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b084      	sub	sp, #16
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006a10:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006a14:	f002 f95c 	bl	8008cd0 <USBD_static_malloc>
 8006a18:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d105      	bne.n	8006a2c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2200      	movs	r2, #0
 8006a24:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8006a28:	2302      	movs	r3, #2
 8006a2a:	e066      	b.n	8006afa <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	7c1b      	ldrb	r3, [r3, #16]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d119      	bne.n	8006a70 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006a3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a40:	2202      	movs	r2, #2
 8006a42:	2181      	movs	r1, #129	; 0x81
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f002 f820 	bl	8008a8a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006a50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006a54:	2202      	movs	r2, #2
 8006a56:	2101      	movs	r1, #1
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f002 f816 	bl	8008a8a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2201      	movs	r2, #1
 8006a62:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2210      	movs	r2, #16
 8006a6a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8006a6e:	e016      	b.n	8006a9e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006a70:	2340      	movs	r3, #64	; 0x40
 8006a72:	2202      	movs	r2, #2
 8006a74:	2181      	movs	r1, #129	; 0x81
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f002 f807 	bl	8008a8a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006a82:	2340      	movs	r3, #64	; 0x40
 8006a84:	2202      	movs	r2, #2
 8006a86:	2101      	movs	r1, #1
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f001 fffe 	bl	8008a8a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2210      	movs	r2, #16
 8006a9a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006a9e:	2308      	movs	r3, #8
 8006aa0:	2203      	movs	r2, #3
 8006aa2:	2182      	movs	r1, #130	; 0x82
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f001 fff0 	bl	8008a8a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2201      	movs	r2, #1
 8006aae:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	7c1b      	ldrb	r3, [r3, #16]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d109      	bne.n	8006ae8 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006ada:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ade:	2101      	movs	r1, #1
 8006ae0:	6878      	ldr	r0, [r7, #4]
 8006ae2:	f002 f8c1 	bl	8008c68 <USBD_LL_PrepareReceive>
 8006ae6:	e007      	b.n	8006af8 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006aee:	2340      	movs	r3, #64	; 0x40
 8006af0:	2101      	movs	r1, #1
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f002 f8b8 	bl	8008c68 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006af8:	2300      	movs	r3, #0
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3710      	adds	r7, #16
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}

08006b02 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006b02:	b580      	push	{r7, lr}
 8006b04:	b082      	sub	sp, #8
 8006b06:	af00      	add	r7, sp, #0
 8006b08:	6078      	str	r0, [r7, #4]
 8006b0a:	460b      	mov	r3, r1
 8006b0c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006b0e:	2181      	movs	r1, #129	; 0x81
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f001 ffe0 	bl	8008ad6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006b1c:	2101      	movs	r1, #1
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f001 ffd9 	bl	8008ad6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006b2c:	2182      	movs	r1, #130	; 0x82
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f001 ffd1 	bl	8008ad6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d00e      	beq.n	8006b6c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f002 f8c4 	bl	8008cec <USBD_static_free>
    pdev->pClassData = NULL;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2200      	movs	r2, #0
 8006b68:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3708      	adds	r7, #8
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
	...

08006b78 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b086      	sub	sp, #24
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006b88:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b92:	2300      	movs	r3, #0
 8006b94:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d101      	bne.n	8006ba0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	e0af      	b.n	8006d00 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d03f      	beq.n	8006c2c <USBD_CDC_Setup+0xb4>
 8006bac:	2b20      	cmp	r3, #32
 8006bae:	f040 809f 	bne.w	8006cf0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	88db      	ldrh	r3, [r3, #6]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d02e      	beq.n	8006c18 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	781b      	ldrb	r3, [r3, #0]
 8006bbe:	b25b      	sxtb	r3, r3
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	da16      	bge.n	8006bf2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	683a      	ldr	r2, [r7, #0]
 8006bce:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8006bd0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006bd2:	683a      	ldr	r2, [r7, #0]
 8006bd4:	88d2      	ldrh	r2, [r2, #6]
 8006bd6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	88db      	ldrh	r3, [r3, #6]
 8006bdc:	2b07      	cmp	r3, #7
 8006bde:	bf28      	it	cs
 8006be0:	2307      	movcs	r3, #7
 8006be2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	89fa      	ldrh	r2, [r7, #14]
 8006be8:	4619      	mov	r1, r3
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f001 fb19 	bl	8008222 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8006bf0:	e085      	b.n	8006cfe <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	785a      	ldrb	r2, [r3, #1]
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	88db      	ldrh	r3, [r3, #6]
 8006c00:	b2da      	uxtb	r2, r3
 8006c02:	693b      	ldr	r3, [r7, #16]
 8006c04:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8006c08:	6939      	ldr	r1, [r7, #16]
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	88db      	ldrh	r3, [r3, #6]
 8006c0e:	461a      	mov	r2, r3
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f001 fb32 	bl	800827a <USBD_CtlPrepareRx>
      break;
 8006c16:	e072      	b.n	8006cfe <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	683a      	ldr	r2, [r7, #0]
 8006c22:	7850      	ldrb	r0, [r2, #1]
 8006c24:	2200      	movs	r2, #0
 8006c26:	6839      	ldr	r1, [r7, #0]
 8006c28:	4798      	blx	r3
      break;
 8006c2a:	e068      	b.n	8006cfe <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	785b      	ldrb	r3, [r3, #1]
 8006c30:	2b0b      	cmp	r3, #11
 8006c32:	d852      	bhi.n	8006cda <USBD_CDC_Setup+0x162>
 8006c34:	a201      	add	r2, pc, #4	; (adr r2, 8006c3c <USBD_CDC_Setup+0xc4>)
 8006c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c3a:	bf00      	nop
 8006c3c:	08006c6d 	.word	0x08006c6d
 8006c40:	08006ce9 	.word	0x08006ce9
 8006c44:	08006cdb 	.word	0x08006cdb
 8006c48:	08006cdb 	.word	0x08006cdb
 8006c4c:	08006cdb 	.word	0x08006cdb
 8006c50:	08006cdb 	.word	0x08006cdb
 8006c54:	08006cdb 	.word	0x08006cdb
 8006c58:	08006cdb 	.word	0x08006cdb
 8006c5c:	08006cdb 	.word	0x08006cdb
 8006c60:	08006cdb 	.word	0x08006cdb
 8006c64:	08006c97 	.word	0x08006c97
 8006c68:	08006cc1 	.word	0x08006cc1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	2b03      	cmp	r3, #3
 8006c76:	d107      	bne.n	8006c88 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006c78:	f107 030a 	add.w	r3, r7, #10
 8006c7c:	2202      	movs	r2, #2
 8006c7e:	4619      	mov	r1, r3
 8006c80:	6878      	ldr	r0, [r7, #4]
 8006c82:	f001 face 	bl	8008222 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006c86:	e032      	b.n	8006cee <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8006c88:	6839      	ldr	r1, [r7, #0]
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f001 fa58 	bl	8008140 <USBD_CtlError>
            ret = USBD_FAIL;
 8006c90:	2303      	movs	r3, #3
 8006c92:	75fb      	strb	r3, [r7, #23]
          break;
 8006c94:	e02b      	b.n	8006cee <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c9c:	b2db      	uxtb	r3, r3
 8006c9e:	2b03      	cmp	r3, #3
 8006ca0:	d107      	bne.n	8006cb2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006ca2:	f107 030d 	add.w	r3, r7, #13
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	4619      	mov	r1, r3
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f001 fab9 	bl	8008222 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006cb0:	e01d      	b.n	8006cee <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8006cb2:	6839      	ldr	r1, [r7, #0]
 8006cb4:	6878      	ldr	r0, [r7, #4]
 8006cb6:	f001 fa43 	bl	8008140 <USBD_CtlError>
            ret = USBD_FAIL;
 8006cba:	2303      	movs	r3, #3
 8006cbc:	75fb      	strb	r3, [r7, #23]
          break;
 8006cbe:	e016      	b.n	8006cee <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006cc6:	b2db      	uxtb	r3, r3
 8006cc8:	2b03      	cmp	r3, #3
 8006cca:	d00f      	beq.n	8006cec <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8006ccc:	6839      	ldr	r1, [r7, #0]
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f001 fa36 	bl	8008140 <USBD_CtlError>
            ret = USBD_FAIL;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006cd8:	e008      	b.n	8006cec <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006cda:	6839      	ldr	r1, [r7, #0]
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f001 fa2f 	bl	8008140 <USBD_CtlError>
          ret = USBD_FAIL;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	75fb      	strb	r3, [r7, #23]
          break;
 8006ce6:	e002      	b.n	8006cee <USBD_CDC_Setup+0x176>
          break;
 8006ce8:	bf00      	nop
 8006cea:	e008      	b.n	8006cfe <USBD_CDC_Setup+0x186>
          break;
 8006cec:	bf00      	nop
      }
      break;
 8006cee:	e006      	b.n	8006cfe <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8006cf0:	6839      	ldr	r1, [r7, #0]
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f001 fa24 	bl	8008140 <USBD_CtlError>
      ret = USBD_FAIL;
 8006cf8:	2303      	movs	r3, #3
 8006cfa:	75fb      	strb	r3, [r7, #23]
      break;
 8006cfc:	bf00      	nop
  }

  return (uint8_t)ret;
 8006cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3718      	adds	r7, #24
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b084      	sub	sp, #16
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	460b      	mov	r3, r1
 8006d12:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8006d1a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d101      	bne.n	8006d2a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e04f      	b.n	8006dca <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006d30:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006d32:	78fa      	ldrb	r2, [r7, #3]
 8006d34:	6879      	ldr	r1, [r7, #4]
 8006d36:	4613      	mov	r3, r2
 8006d38:	009b      	lsls	r3, r3, #2
 8006d3a:	4413      	add	r3, r2
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	440b      	add	r3, r1
 8006d40:	3318      	adds	r3, #24
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d029      	beq.n	8006d9c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006d48:	78fa      	ldrb	r2, [r7, #3]
 8006d4a:	6879      	ldr	r1, [r7, #4]
 8006d4c:	4613      	mov	r3, r2
 8006d4e:	009b      	lsls	r3, r3, #2
 8006d50:	4413      	add	r3, r2
 8006d52:	009b      	lsls	r3, r3, #2
 8006d54:	440b      	add	r3, r1
 8006d56:	3318      	adds	r3, #24
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	78f9      	ldrb	r1, [r7, #3]
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	460b      	mov	r3, r1
 8006d60:	00db      	lsls	r3, r3, #3
 8006d62:	1a5b      	subs	r3, r3, r1
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	4403      	add	r3, r0
 8006d68:	3344      	adds	r3, #68	; 0x44
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006d70:	fb01 f303 	mul.w	r3, r1, r3
 8006d74:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d110      	bne.n	8006d9c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8006d7a:	78fa      	ldrb	r2, [r7, #3]
 8006d7c:	6879      	ldr	r1, [r7, #4]
 8006d7e:	4613      	mov	r3, r2
 8006d80:	009b      	lsls	r3, r3, #2
 8006d82:	4413      	add	r3, r2
 8006d84:	009b      	lsls	r3, r3, #2
 8006d86:	440b      	add	r3, r1
 8006d88:	3318      	adds	r3, #24
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006d8e:	78f9      	ldrb	r1, [r7, #3]
 8006d90:	2300      	movs	r3, #0
 8006d92:	2200      	movs	r2, #0
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f001 ff46 	bl	8008c26 <USBD_LL_Transmit>
 8006d9a:	e015      	b.n	8006dc8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006daa:	691b      	ldr	r3, [r3, #16]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d00b      	beq.n	8006dc8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006db6:	691b      	ldr	r3, [r3, #16]
 8006db8:	68ba      	ldr	r2, [r7, #8]
 8006dba:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8006dbe:	68ba      	ldr	r2, [r7, #8]
 8006dc0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8006dc4:	78fa      	ldrb	r2, [r7, #3]
 8006dc6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006dc8:	2300      	movs	r3, #0
}
 8006dca:	4618      	mov	r0, r3
 8006dcc:	3710      	adds	r7, #16
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bd80      	pop	{r7, pc}

08006dd2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006dd2:	b580      	push	{r7, lr}
 8006dd4:	b084      	sub	sp, #16
 8006dd6:	af00      	add	r7, sp, #0
 8006dd8:	6078      	str	r0, [r7, #4]
 8006dda:	460b      	mov	r3, r1
 8006ddc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006de4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d101      	bne.n	8006df4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006df0:	2303      	movs	r3, #3
 8006df2:	e015      	b.n	8006e20 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006df4:	78fb      	ldrb	r3, [r7, #3]
 8006df6:	4619      	mov	r1, r3
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f001 ff56 	bl	8008caa <USBD_LL_GetRxDataSize>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006e0c:	68db      	ldr	r3, [r3, #12]
 8006e0e:	68fa      	ldr	r2, [r7, #12]
 8006e10:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006e1a:	4611      	mov	r1, r2
 8006e1c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006e1e:	2300      	movs	r3, #0
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3710      	adds	r7, #16
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b084      	sub	sp, #16
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006e36:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d101      	bne.n	8006e42 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8006e3e:	2303      	movs	r3, #3
 8006e40:	e01b      	b.n	8006e7a <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d015      	beq.n	8006e78 <USBD_CDC_EP0_RxReady+0x50>
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006e52:	2bff      	cmp	r3, #255	; 0xff
 8006e54:	d010      	beq.n	8006e78 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	68fa      	ldr	r2, [r7, #12]
 8006e60:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8006e64:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006e6c:	b292      	uxth	r2, r2
 8006e6e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	22ff      	movs	r2, #255	; 0xff
 8006e74:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3710      	adds	r7, #16
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
	...

08006e84 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2243      	movs	r2, #67	; 0x43
 8006e90:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8006e92:	4b03      	ldr	r3, [pc, #12]	; (8006ea0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr
 8006ea0:	200002d0 	.word	0x200002d0

08006ea4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b083      	sub	sp, #12
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2243      	movs	r2, #67	; 0x43
 8006eb0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8006eb2:	4b03      	ldr	r3, [pc, #12]	; (8006ec0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	370c      	adds	r7, #12
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr
 8006ec0:	2000028c 	.word	0x2000028c

08006ec4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b083      	sub	sp, #12
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2243      	movs	r2, #67	; 0x43
 8006ed0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8006ed2:	4b03      	ldr	r3, [pc, #12]	; (8006ee0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	370c      	adds	r7, #12
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr
 8006ee0:	20000314 	.word	0x20000314

08006ee4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b083      	sub	sp, #12
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	220a      	movs	r2, #10
 8006ef0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006ef2:	4b03      	ldr	r3, [pc, #12]	; (8006f00 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	370c      	adds	r7, #12
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efe:	4770      	bx	lr
 8006f00:	20000248 	.word	0x20000248

08006f04 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d101      	bne.n	8006f18 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006f14:	2303      	movs	r3, #3
 8006f16:	e004      	b.n	8006f22 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	683a      	ldr	r2, [r7, #0]
 8006f1c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8006f20:	2300      	movs	r3, #0
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	370c      	adds	r7, #12
 8006f26:	46bd      	mov	sp, r7
 8006f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2c:	4770      	bx	lr

08006f2e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006f2e:	b480      	push	{r7}
 8006f30:	b087      	sub	sp, #28
 8006f32:	af00      	add	r7, sp, #0
 8006f34:	60f8      	str	r0, [r7, #12]
 8006f36:	60b9      	str	r1, [r7, #8]
 8006f38:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006f40:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d101      	bne.n	8006f4c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	e008      	b.n	8006f5e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	68ba      	ldr	r2, [r7, #8]
 8006f50:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8006f5c:	2300      	movs	r3, #0
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	371c      	adds	r7, #28
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr

08006f6a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	b085      	sub	sp, #20
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
 8006f72:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006f7a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d101      	bne.n	8006f86 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e004      	b.n	8006f90 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	683a      	ldr	r2, [r7, #0]
 8006f8a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8006f8e:	2300      	movs	r3, #0
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3714      	adds	r7, #20
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr

08006f9c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b084      	sub	sp, #16
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006faa:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8006fac:	2301      	movs	r3, #1
 8006fae:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d101      	bne.n	8006fbe <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006fba:	2303      	movs	r3, #3
 8006fbc:	e01a      	b.n	8006ff4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d114      	bne.n	8006ff2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	2201      	movs	r2, #1
 8006fcc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006fe6:	2181      	movs	r1, #129	; 0x81
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f001 fe1c 	bl	8008c26 <USBD_LL_Transmit>

    ret = USBD_OK;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	3710      	adds	r7, #16
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}

08006ffc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b084      	sub	sp, #16
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800700a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007012:	2b00      	cmp	r3, #0
 8007014:	d101      	bne.n	800701a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8007016:	2303      	movs	r3, #3
 8007018:	e016      	b.n	8007048 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	7c1b      	ldrb	r3, [r3, #16]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d109      	bne.n	8007036 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007028:	f44f 7300 	mov.w	r3, #512	; 0x200
 800702c:	2101      	movs	r1, #1
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f001 fe1a 	bl	8008c68 <USBD_LL_PrepareReceive>
 8007034:	e007      	b.n	8007046 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800703c:	2340      	movs	r3, #64	; 0x40
 800703e:	2101      	movs	r1, #1
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f001 fe11 	bl	8008c68 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007046:	2300      	movs	r3, #0
}
 8007048:	4618      	mov	r0, r3
 800704a:	3710      	adds	r7, #16
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}

08007050 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b086      	sub	sp, #24
 8007054:	af00      	add	r7, sp, #0
 8007056:	60f8      	str	r0, [r7, #12]
 8007058:	60b9      	str	r1, [r7, #8]
 800705a:	4613      	mov	r3, r2
 800705c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d101      	bne.n	8007068 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007064:	2303      	movs	r3, #3
 8007066:	e01f      	b.n	80070a8 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	2200      	movs	r2, #0
 800706c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2200      	movs	r2, #0
 8007074:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d003      	beq.n	800708e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	68ba      	ldr	r2, [r7, #8]
 800708a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2201      	movs	r2, #1
 8007092:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	79fa      	ldrb	r2, [r7, #7]
 800709a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800709c:	68f8      	ldr	r0, [r7, #12]
 800709e:	f001 fc8d 	bl	80089bc <USBD_LL_Init>
 80070a2:	4603      	mov	r3, r0
 80070a4:	75fb      	strb	r3, [r7, #23]

  return ret;
 80070a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3718      	adds	r7, #24
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b084      	sub	sp, #16
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80070ba:	2300      	movs	r3, #0
 80070bc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d101      	bne.n	80070c8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80070c4:	2303      	movs	r3, #3
 80070c6:	e016      	b.n	80070f6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	683a      	ldr	r2, [r7, #0]
 80070cc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d00b      	beq.n	80070f4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80070e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e4:	f107 020e 	add.w	r2, r7, #14
 80070e8:	4610      	mov	r0, r2
 80070ea:	4798      	blx	r3
 80070ec:	4602      	mov	r2, r0
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80070f4:	2300      	movs	r3, #0
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3710      	adds	r7, #16
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}

080070fe <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80070fe:	b580      	push	{r7, lr}
 8007100:	b082      	sub	sp, #8
 8007102:	af00      	add	r7, sp, #0
 8007104:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f001 fca4 	bl	8008a54 <USBD_LL_Start>
 800710c:	4603      	mov	r3, r0
}
 800710e:	4618      	mov	r0, r3
 8007110:	3708      	adds	r7, #8
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}

08007116 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007116:	b480      	push	{r7}
 8007118:	b083      	sub	sp, #12
 800711a:	af00      	add	r7, sp, #0
 800711c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800711e:	2300      	movs	r3, #0
}
 8007120:	4618      	mov	r0, r3
 8007122:	370c      	adds	r7, #12
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	460b      	mov	r3, r1
 8007136:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007138:	2303      	movs	r3, #3
 800713a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007142:	2b00      	cmp	r3, #0
 8007144:	d009      	beq.n	800715a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	78fa      	ldrb	r2, [r7, #3]
 8007150:	4611      	mov	r1, r2
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	4798      	blx	r3
 8007156:	4603      	mov	r3, r0
 8007158:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800715a:	7bfb      	ldrb	r3, [r7, #15]
}
 800715c:	4618      	mov	r0, r3
 800715e:	3710      	adds	r7, #16
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}

08007164 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b082      	sub	sp, #8
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
 800716c:	460b      	mov	r3, r1
 800716e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007176:	2b00      	cmp	r3, #0
 8007178:	d007      	beq.n	800718a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	78fa      	ldrb	r2, [r7, #3]
 8007184:	4611      	mov	r1, r2
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	4798      	blx	r3
  }

  return USBD_OK;
 800718a:	2300      	movs	r3, #0
}
 800718c:	4618      	mov	r0, r3
 800718e:	3708      	adds	r7, #8
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}

08007194 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80071a4:	6839      	ldr	r1, [r7, #0]
 80071a6:	4618      	mov	r0, r3
 80071a8:	f000 ff90 	bl	80080cc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80071ba:	461a      	mov	r2, r3
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80071c8:	f003 031f 	and.w	r3, r3, #31
 80071cc:	2b02      	cmp	r3, #2
 80071ce:	d01a      	beq.n	8007206 <USBD_LL_SetupStage+0x72>
 80071d0:	2b02      	cmp	r3, #2
 80071d2:	d822      	bhi.n	800721a <USBD_LL_SetupStage+0x86>
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d002      	beq.n	80071de <USBD_LL_SetupStage+0x4a>
 80071d8:	2b01      	cmp	r3, #1
 80071da:	d00a      	beq.n	80071f2 <USBD_LL_SetupStage+0x5e>
 80071dc:	e01d      	b.n	800721a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80071e4:	4619      	mov	r1, r3
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f000 fa62 	bl	80076b0 <USBD_StdDevReq>
 80071ec:	4603      	mov	r3, r0
 80071ee:	73fb      	strb	r3, [r7, #15]
      break;
 80071f0:	e020      	b.n	8007234 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80071f8:	4619      	mov	r1, r3
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 fac6 	bl	800778c <USBD_StdItfReq>
 8007200:	4603      	mov	r3, r0
 8007202:	73fb      	strb	r3, [r7, #15]
      break;
 8007204:	e016      	b.n	8007234 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800720c:	4619      	mov	r1, r3
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 fb05 	bl	800781e <USBD_StdEPReq>
 8007214:	4603      	mov	r3, r0
 8007216:	73fb      	strb	r3, [r7, #15]
      break;
 8007218:	e00c      	b.n	8007234 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8007220:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007224:	b2db      	uxtb	r3, r3
 8007226:	4619      	mov	r1, r3
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f001 fc73 	bl	8008b14 <USBD_LL_StallEP>
 800722e:	4603      	mov	r3, r0
 8007230:	73fb      	strb	r3, [r7, #15]
      break;
 8007232:	bf00      	nop
  }

  return ret;
 8007234:	7bfb      	ldrb	r3, [r7, #15]
}
 8007236:	4618      	mov	r0, r3
 8007238:	3710      	adds	r7, #16
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b086      	sub	sp, #24
 8007242:	af00      	add	r7, sp, #0
 8007244:	60f8      	str	r0, [r7, #12]
 8007246:	460b      	mov	r3, r1
 8007248:	607a      	str	r2, [r7, #4]
 800724a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800724c:	7afb      	ldrb	r3, [r7, #11]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d138      	bne.n	80072c4 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007258:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007260:	2b03      	cmp	r3, #3
 8007262:	d14a      	bne.n	80072fa <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	689a      	ldr	r2, [r3, #8]
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	429a      	cmp	r2, r3
 800726e:	d913      	bls.n	8007298 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	689a      	ldr	r2, [r3, #8]
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	1ad2      	subs	r2, r2, r3
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	68da      	ldr	r2, [r3, #12]
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	4293      	cmp	r3, r2
 8007288:	bf28      	it	cs
 800728a:	4613      	movcs	r3, r2
 800728c:	461a      	mov	r2, r3
 800728e:	6879      	ldr	r1, [r7, #4]
 8007290:	68f8      	ldr	r0, [r7, #12]
 8007292:	f001 f80f 	bl	80082b4 <USBD_CtlContinueRx>
 8007296:	e030      	b.n	80072fa <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	2b03      	cmp	r3, #3
 80072a2:	d10b      	bne.n	80072bc <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072aa:	691b      	ldr	r3, [r3, #16]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d005      	beq.n	80072bc <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072b6:	691b      	ldr	r3, [r3, #16]
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f001 f80a 	bl	80082d6 <USBD_CtlSendStatus>
 80072c2:	e01a      	b.n	80072fa <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	2b03      	cmp	r3, #3
 80072ce:	d114      	bne.n	80072fa <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072d6:	699b      	ldr	r3, [r3, #24]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d00e      	beq.n	80072fa <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80072e2:	699b      	ldr	r3, [r3, #24]
 80072e4:	7afa      	ldrb	r2, [r7, #11]
 80072e6:	4611      	mov	r1, r2
 80072e8:	68f8      	ldr	r0, [r7, #12]
 80072ea:	4798      	blx	r3
 80072ec:	4603      	mov	r3, r0
 80072ee:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80072f0:	7dfb      	ldrb	r3, [r7, #23]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d001      	beq.n	80072fa <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80072f6:	7dfb      	ldrb	r3, [r7, #23]
 80072f8:	e000      	b.n	80072fc <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80072fa:	2300      	movs	r3, #0
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3718      	adds	r7, #24
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}

08007304 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b086      	sub	sp, #24
 8007308:	af00      	add	r7, sp, #0
 800730a:	60f8      	str	r0, [r7, #12]
 800730c:	460b      	mov	r3, r1
 800730e:	607a      	str	r2, [r7, #4]
 8007310:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007312:	7afb      	ldrb	r3, [r7, #11]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d16b      	bne.n	80073f0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	3314      	adds	r3, #20
 800731c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007324:	2b02      	cmp	r3, #2
 8007326:	d156      	bne.n	80073d6 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	689a      	ldr	r2, [r3, #8]
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	429a      	cmp	r2, r3
 8007332:	d914      	bls.n	800735e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	689a      	ldr	r2, [r3, #8]
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	68db      	ldr	r3, [r3, #12]
 800733c:	1ad2      	subs	r2, r2, r3
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	461a      	mov	r2, r3
 8007348:	6879      	ldr	r1, [r7, #4]
 800734a:	68f8      	ldr	r0, [r7, #12]
 800734c:	f000 ff84 	bl	8008258 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007350:	2300      	movs	r3, #0
 8007352:	2200      	movs	r2, #0
 8007354:	2100      	movs	r1, #0
 8007356:	68f8      	ldr	r0, [r7, #12]
 8007358:	f001 fc86 	bl	8008c68 <USBD_LL_PrepareReceive>
 800735c:	e03b      	b.n	80073d6 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800735e:	693b      	ldr	r3, [r7, #16]
 8007360:	68da      	ldr	r2, [r3, #12]
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	689b      	ldr	r3, [r3, #8]
 8007366:	429a      	cmp	r2, r3
 8007368:	d11c      	bne.n	80073a4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	685a      	ldr	r2, [r3, #4]
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007372:	429a      	cmp	r2, r3
 8007374:	d316      	bcc.n	80073a4 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	685a      	ldr	r2, [r3, #4]
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007380:	429a      	cmp	r2, r3
 8007382:	d20f      	bcs.n	80073a4 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007384:	2200      	movs	r2, #0
 8007386:	2100      	movs	r1, #0
 8007388:	68f8      	ldr	r0, [r7, #12]
 800738a:	f000 ff65 	bl	8008258 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2200      	movs	r2, #0
 8007392:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007396:	2300      	movs	r3, #0
 8007398:	2200      	movs	r2, #0
 800739a:	2100      	movs	r1, #0
 800739c:	68f8      	ldr	r0, [r7, #12]
 800739e:	f001 fc63 	bl	8008c68 <USBD_LL_PrepareReceive>
 80073a2:	e018      	b.n	80073d6 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	2b03      	cmp	r3, #3
 80073ae:	d10b      	bne.n	80073c8 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073b6:	68db      	ldr	r3, [r3, #12]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d005      	beq.n	80073c8 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80073c2:	68db      	ldr	r3, [r3, #12]
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80073c8:	2180      	movs	r1, #128	; 0x80
 80073ca:	68f8      	ldr	r0, [r7, #12]
 80073cc:	f001 fba2 	bl	8008b14 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80073d0:	68f8      	ldr	r0, [r7, #12]
 80073d2:	f000 ff93 	bl	80082fc <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d122      	bne.n	8007426 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80073e0:	68f8      	ldr	r0, [r7, #12]
 80073e2:	f7ff fe98 	bl	8007116 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2200      	movs	r2, #0
 80073ea:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80073ee:	e01a      	b.n	8007426 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80073f6:	b2db      	uxtb	r3, r3
 80073f8:	2b03      	cmp	r3, #3
 80073fa:	d114      	bne.n	8007426 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007402:	695b      	ldr	r3, [r3, #20]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d00e      	beq.n	8007426 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800740e:	695b      	ldr	r3, [r3, #20]
 8007410:	7afa      	ldrb	r2, [r7, #11]
 8007412:	4611      	mov	r1, r2
 8007414:	68f8      	ldr	r0, [r7, #12]
 8007416:	4798      	blx	r3
 8007418:	4603      	mov	r3, r0
 800741a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800741c:	7dfb      	ldrb	r3, [r7, #23]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d001      	beq.n	8007426 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8007422:	7dfb      	ldrb	r3, [r7, #23]
 8007424:	e000      	b.n	8007428 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8007426:	2300      	movs	r3, #0
}
 8007428:	4618      	mov	r0, r3
 800742a:	3718      	adds	r7, #24
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}

08007430 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b082      	sub	sp, #8
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2201      	movs	r2, #1
 800743c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2200      	movs	r2, #0
 8007452:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800745c:	2b00      	cmp	r3, #0
 800745e:	d101      	bne.n	8007464 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8007460:	2303      	movs	r3, #3
 8007462:	e02f      	b.n	80074c4 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800746a:	2b00      	cmp	r3, #0
 800746c:	d00f      	beq.n	800748e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007474:	685b      	ldr	r3, [r3, #4]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d009      	beq.n	800748e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	687a      	ldr	r2, [r7, #4]
 8007484:	6852      	ldr	r2, [r2, #4]
 8007486:	b2d2      	uxtb	r2, r2
 8007488:	4611      	mov	r1, r2
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800748e:	2340      	movs	r3, #64	; 0x40
 8007490:	2200      	movs	r2, #0
 8007492:	2100      	movs	r1, #0
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f001 faf8 	bl	8008a8a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2201      	movs	r2, #1
 800749e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2240      	movs	r2, #64	; 0x40
 80074a6:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80074aa:	2340      	movs	r3, #64	; 0x40
 80074ac:	2200      	movs	r2, #0
 80074ae:	2180      	movs	r1, #128	; 0x80
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f001 faea 	bl	8008a8a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2201      	movs	r2, #1
 80074ba:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2240      	movs	r2, #64	; 0x40
 80074c0:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80074c2:	2300      	movs	r3, #0
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3708      	adds	r7, #8
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}

080074cc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80074cc:	b480      	push	{r7}
 80074ce:	b083      	sub	sp, #12
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
 80074d4:	460b      	mov	r3, r1
 80074d6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	78fa      	ldrb	r2, [r7, #3]
 80074dc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	370c      	adds	r7, #12
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr

080074ec <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80074ec:	b480      	push	{r7}
 80074ee:	b083      	sub	sp, #12
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80074fa:	b2da      	uxtb	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2204      	movs	r2, #4
 8007506:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800750a:	2300      	movs	r3, #0
}
 800750c:	4618      	mov	r0, r3
 800750e:	370c      	adds	r7, #12
 8007510:	46bd      	mov	sp, r7
 8007512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007516:	4770      	bx	lr

08007518 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007518:	b480      	push	{r7}
 800751a:	b083      	sub	sp, #12
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007526:	b2db      	uxtb	r3, r3
 8007528:	2b04      	cmp	r3, #4
 800752a:	d106      	bne.n	800753a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8007532:	b2da      	uxtb	r2, r3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800753a:	2300      	movs	r3, #0
}
 800753c:	4618      	mov	r0, r3
 800753e:	370c      	adds	r7, #12
 8007540:	46bd      	mov	sp, r7
 8007542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007546:	4770      	bx	lr

08007548 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b082      	sub	sp, #8
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007556:	2b00      	cmp	r3, #0
 8007558:	d101      	bne.n	800755e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800755a:	2303      	movs	r3, #3
 800755c:	e012      	b.n	8007584 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007564:	b2db      	uxtb	r3, r3
 8007566:	2b03      	cmp	r3, #3
 8007568:	d10b      	bne.n	8007582 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007570:	69db      	ldr	r3, [r3, #28]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d005      	beq.n	8007582 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800757c:	69db      	ldr	r3, [r3, #28]
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007582:	2300      	movs	r3, #0
}
 8007584:	4618      	mov	r0, r3
 8007586:	3708      	adds	r7, #8
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b082      	sub	sp, #8
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	460b      	mov	r3, r1
 8007596:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d101      	bne.n	80075a6 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 80075a2:	2303      	movs	r3, #3
 80075a4:	e014      	b.n	80075d0 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	2b03      	cmp	r3, #3
 80075b0:	d10d      	bne.n	80075ce <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80075b8:	6a1b      	ldr	r3, [r3, #32]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d007      	beq.n	80075ce <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80075c4:	6a1b      	ldr	r3, [r3, #32]
 80075c6:	78fa      	ldrb	r2, [r7, #3]
 80075c8:	4611      	mov	r1, r2
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80075ce:	2300      	movs	r3, #0
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3708      	adds	r7, #8
 80075d4:	46bd      	mov	sp, r7
 80075d6:	bd80      	pop	{r7, pc}

080075d8 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b082      	sub	sp, #8
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	460b      	mov	r3, r1
 80075e2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d101      	bne.n	80075f2 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 80075ee:	2303      	movs	r3, #3
 80075f0:	e014      	b.n	800761c <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b03      	cmp	r3, #3
 80075fc:	d10d      	bne.n	800761a <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007606:	2b00      	cmp	r3, #0
 8007608:	d007      	beq.n	800761a <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007612:	78fa      	ldrb	r2, [r7, #3]
 8007614:	4611      	mov	r1, r2
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800761a:	2300      	movs	r3, #0
}
 800761c:	4618      	mov	r0, r3
 800761e:	3708      	adds	r7, #8
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007624:	b480      	push	{r7}
 8007626:	b083      	sub	sp, #12
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800762c:	2300      	movs	r3, #0
}
 800762e:	4618      	mov	r0, r3
 8007630:	370c      	adds	r7, #12
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr

0800763a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800763a:	b580      	push	{r7, lr}
 800763c:	b082      	sub	sp, #8
 800763e:	af00      	add	r7, sp, #0
 8007640:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2201      	movs	r2, #1
 8007646:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007650:	2b00      	cmp	r3, #0
 8007652:	d009      	beq.n	8007668 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	6852      	ldr	r2, [r2, #4]
 8007660:	b2d2      	uxtb	r2, r2
 8007662:	4611      	mov	r1, r2
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	4798      	blx	r3
  }

  return USBD_OK;
 8007668:	2300      	movs	r3, #0
}
 800766a:	4618      	mov	r0, r3
 800766c:	3708      	adds	r7, #8
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}

08007672 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007672:	b480      	push	{r7}
 8007674:	b087      	sub	sp, #28
 8007676:	af00      	add	r7, sp, #0
 8007678:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	781b      	ldrb	r3, [r3, #0]
 8007682:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	3301      	adds	r3, #1
 8007688:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007690:	8a3b      	ldrh	r3, [r7, #16]
 8007692:	021b      	lsls	r3, r3, #8
 8007694:	b21a      	sxth	r2, r3
 8007696:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800769a:	4313      	orrs	r3, r2
 800769c:	b21b      	sxth	r3, r3
 800769e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80076a0:	89fb      	ldrh	r3, [r7, #14]
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	371c      	adds	r7, #28
 80076a6:	46bd      	mov	sp, r7
 80076a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ac:	4770      	bx	lr
	...

080076b0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b084      	sub	sp, #16
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80076ba:	2300      	movs	r3, #0
 80076bc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80076c6:	2b40      	cmp	r3, #64	; 0x40
 80076c8:	d005      	beq.n	80076d6 <USBD_StdDevReq+0x26>
 80076ca:	2b40      	cmp	r3, #64	; 0x40
 80076cc:	d853      	bhi.n	8007776 <USBD_StdDevReq+0xc6>
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00b      	beq.n	80076ea <USBD_StdDevReq+0x3a>
 80076d2:	2b20      	cmp	r3, #32
 80076d4:	d14f      	bne.n	8007776 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	6839      	ldr	r1, [r7, #0]
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	4798      	blx	r3
 80076e4:	4603      	mov	r3, r0
 80076e6:	73fb      	strb	r3, [r7, #15]
      break;
 80076e8:	e04a      	b.n	8007780 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	785b      	ldrb	r3, [r3, #1]
 80076ee:	2b09      	cmp	r3, #9
 80076f0:	d83b      	bhi.n	800776a <USBD_StdDevReq+0xba>
 80076f2:	a201      	add	r2, pc, #4	; (adr r2, 80076f8 <USBD_StdDevReq+0x48>)
 80076f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076f8:	0800774d 	.word	0x0800774d
 80076fc:	08007761 	.word	0x08007761
 8007700:	0800776b 	.word	0x0800776b
 8007704:	08007757 	.word	0x08007757
 8007708:	0800776b 	.word	0x0800776b
 800770c:	0800772b 	.word	0x0800772b
 8007710:	08007721 	.word	0x08007721
 8007714:	0800776b 	.word	0x0800776b
 8007718:	08007743 	.word	0x08007743
 800771c:	08007735 	.word	0x08007735
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007720:	6839      	ldr	r1, [r7, #0]
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f000 f9de 	bl	8007ae4 <USBD_GetDescriptor>
          break;
 8007728:	e024      	b.n	8007774 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800772a:	6839      	ldr	r1, [r7, #0]
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	f000 fb43 	bl	8007db8 <USBD_SetAddress>
          break;
 8007732:	e01f      	b.n	8007774 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007734:	6839      	ldr	r1, [r7, #0]
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f000 fb82 	bl	8007e40 <USBD_SetConfig>
 800773c:	4603      	mov	r3, r0
 800773e:	73fb      	strb	r3, [r7, #15]
          break;
 8007740:	e018      	b.n	8007774 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007742:	6839      	ldr	r1, [r7, #0]
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f000 fc21 	bl	8007f8c <USBD_GetConfig>
          break;
 800774a:	e013      	b.n	8007774 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800774c:	6839      	ldr	r1, [r7, #0]
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 fc52 	bl	8007ff8 <USBD_GetStatus>
          break;
 8007754:	e00e      	b.n	8007774 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007756:	6839      	ldr	r1, [r7, #0]
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f000 fc81 	bl	8008060 <USBD_SetFeature>
          break;
 800775e:	e009      	b.n	8007774 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007760:	6839      	ldr	r1, [r7, #0]
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 fc90 	bl	8008088 <USBD_ClrFeature>
          break;
 8007768:	e004      	b.n	8007774 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800776a:	6839      	ldr	r1, [r7, #0]
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f000 fce7 	bl	8008140 <USBD_CtlError>
          break;
 8007772:	bf00      	nop
      }
      break;
 8007774:	e004      	b.n	8007780 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8007776:	6839      	ldr	r1, [r7, #0]
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 fce1 	bl	8008140 <USBD_CtlError>
      break;
 800777e:	bf00      	nop
  }

  return ret;
 8007780:	7bfb      	ldrb	r3, [r7, #15]
}
 8007782:	4618      	mov	r0, r3
 8007784:	3710      	adds	r7, #16
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop

0800778c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007796:	2300      	movs	r3, #0
 8007798:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80077a2:	2b40      	cmp	r3, #64	; 0x40
 80077a4:	d005      	beq.n	80077b2 <USBD_StdItfReq+0x26>
 80077a6:	2b40      	cmp	r3, #64	; 0x40
 80077a8:	d82f      	bhi.n	800780a <USBD_StdItfReq+0x7e>
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d001      	beq.n	80077b2 <USBD_StdItfReq+0x26>
 80077ae:	2b20      	cmp	r3, #32
 80077b0:	d12b      	bne.n	800780a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	3b01      	subs	r3, #1
 80077bc:	2b02      	cmp	r3, #2
 80077be:	d81d      	bhi.n	80077fc <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	889b      	ldrh	r3, [r3, #4]
 80077c4:	b2db      	uxtb	r3, r3
 80077c6:	2b01      	cmp	r3, #1
 80077c8:	d813      	bhi.n	80077f2 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	6839      	ldr	r1, [r7, #0]
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	4798      	blx	r3
 80077d8:	4603      	mov	r3, r0
 80077da:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	88db      	ldrh	r3, [r3, #6]
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d110      	bne.n	8007806 <USBD_StdItfReq+0x7a>
 80077e4:	7bfb      	ldrb	r3, [r7, #15]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d10d      	bne.n	8007806 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f000 fd73 	bl	80082d6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80077f0:	e009      	b.n	8007806 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80077f2:	6839      	ldr	r1, [r7, #0]
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f000 fca3 	bl	8008140 <USBD_CtlError>
          break;
 80077fa:	e004      	b.n	8007806 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80077fc:	6839      	ldr	r1, [r7, #0]
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f000 fc9e 	bl	8008140 <USBD_CtlError>
          break;
 8007804:	e000      	b.n	8007808 <USBD_StdItfReq+0x7c>
          break;
 8007806:	bf00      	nop
      }
      break;
 8007808:	e004      	b.n	8007814 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800780a:	6839      	ldr	r1, [r7, #0]
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f000 fc97 	bl	8008140 <USBD_CtlError>
      break;
 8007812:	bf00      	nop
  }

  return ret;
 8007814:	7bfb      	ldrb	r3, [r7, #15]
}
 8007816:	4618      	mov	r0, r3
 8007818:	3710      	adds	r7, #16
 800781a:	46bd      	mov	sp, r7
 800781c:	bd80      	pop	{r7, pc}

0800781e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800781e:	b580      	push	{r7, lr}
 8007820:	b084      	sub	sp, #16
 8007822:	af00      	add	r7, sp, #0
 8007824:	6078      	str	r0, [r7, #4]
 8007826:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007828:	2300      	movs	r3, #0
 800782a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	889b      	ldrh	r3, [r3, #4]
 8007830:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	781b      	ldrb	r3, [r3, #0]
 8007836:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800783a:	2b40      	cmp	r3, #64	; 0x40
 800783c:	d007      	beq.n	800784e <USBD_StdEPReq+0x30>
 800783e:	2b40      	cmp	r3, #64	; 0x40
 8007840:	f200 8145 	bhi.w	8007ace <USBD_StdEPReq+0x2b0>
 8007844:	2b00      	cmp	r3, #0
 8007846:	d00c      	beq.n	8007862 <USBD_StdEPReq+0x44>
 8007848:	2b20      	cmp	r3, #32
 800784a:	f040 8140 	bne.w	8007ace <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	6839      	ldr	r1, [r7, #0]
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	4798      	blx	r3
 800785c:	4603      	mov	r3, r0
 800785e:	73fb      	strb	r3, [r7, #15]
      break;
 8007860:	e13a      	b.n	8007ad8 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	785b      	ldrb	r3, [r3, #1]
 8007866:	2b03      	cmp	r3, #3
 8007868:	d007      	beq.n	800787a <USBD_StdEPReq+0x5c>
 800786a:	2b03      	cmp	r3, #3
 800786c:	f300 8129 	bgt.w	8007ac2 <USBD_StdEPReq+0x2a4>
 8007870:	2b00      	cmp	r3, #0
 8007872:	d07f      	beq.n	8007974 <USBD_StdEPReq+0x156>
 8007874:	2b01      	cmp	r3, #1
 8007876:	d03c      	beq.n	80078f2 <USBD_StdEPReq+0xd4>
 8007878:	e123      	b.n	8007ac2 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007880:	b2db      	uxtb	r3, r3
 8007882:	2b02      	cmp	r3, #2
 8007884:	d002      	beq.n	800788c <USBD_StdEPReq+0x6e>
 8007886:	2b03      	cmp	r3, #3
 8007888:	d016      	beq.n	80078b8 <USBD_StdEPReq+0x9a>
 800788a:	e02c      	b.n	80078e6 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800788c:	7bbb      	ldrb	r3, [r7, #14]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d00d      	beq.n	80078ae <USBD_StdEPReq+0x90>
 8007892:	7bbb      	ldrb	r3, [r7, #14]
 8007894:	2b80      	cmp	r3, #128	; 0x80
 8007896:	d00a      	beq.n	80078ae <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007898:	7bbb      	ldrb	r3, [r7, #14]
 800789a:	4619      	mov	r1, r3
 800789c:	6878      	ldr	r0, [r7, #4]
 800789e:	f001 f939 	bl	8008b14 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80078a2:	2180      	movs	r1, #128	; 0x80
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f001 f935 	bl	8008b14 <USBD_LL_StallEP>
 80078aa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80078ac:	e020      	b.n	80078f0 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 80078ae:	6839      	ldr	r1, [r7, #0]
 80078b0:	6878      	ldr	r0, [r7, #4]
 80078b2:	f000 fc45 	bl	8008140 <USBD_CtlError>
              break;
 80078b6:	e01b      	b.n	80078f0 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	885b      	ldrh	r3, [r3, #2]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d10e      	bne.n	80078de <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80078c0:	7bbb      	ldrb	r3, [r7, #14]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00b      	beq.n	80078de <USBD_StdEPReq+0xc0>
 80078c6:	7bbb      	ldrb	r3, [r7, #14]
 80078c8:	2b80      	cmp	r3, #128	; 0x80
 80078ca:	d008      	beq.n	80078de <USBD_StdEPReq+0xc0>
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	88db      	ldrh	r3, [r3, #6]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d104      	bne.n	80078de <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80078d4:	7bbb      	ldrb	r3, [r7, #14]
 80078d6:	4619      	mov	r1, r3
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f001 f91b 	bl	8008b14 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 fcf9 	bl	80082d6 <USBD_CtlSendStatus>

              break;
 80078e4:	e004      	b.n	80078f0 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80078e6:	6839      	ldr	r1, [r7, #0]
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f000 fc29 	bl	8008140 <USBD_CtlError>
              break;
 80078ee:	bf00      	nop
          }
          break;
 80078f0:	e0ec      	b.n	8007acc <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80078f8:	b2db      	uxtb	r3, r3
 80078fa:	2b02      	cmp	r3, #2
 80078fc:	d002      	beq.n	8007904 <USBD_StdEPReq+0xe6>
 80078fe:	2b03      	cmp	r3, #3
 8007900:	d016      	beq.n	8007930 <USBD_StdEPReq+0x112>
 8007902:	e030      	b.n	8007966 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007904:	7bbb      	ldrb	r3, [r7, #14]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d00d      	beq.n	8007926 <USBD_StdEPReq+0x108>
 800790a:	7bbb      	ldrb	r3, [r7, #14]
 800790c:	2b80      	cmp	r3, #128	; 0x80
 800790e:	d00a      	beq.n	8007926 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007910:	7bbb      	ldrb	r3, [r7, #14]
 8007912:	4619      	mov	r1, r3
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f001 f8fd 	bl	8008b14 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800791a:	2180      	movs	r1, #128	; 0x80
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f001 f8f9 	bl	8008b14 <USBD_LL_StallEP>
 8007922:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007924:	e025      	b.n	8007972 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8007926:	6839      	ldr	r1, [r7, #0]
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 fc09 	bl	8008140 <USBD_CtlError>
              break;
 800792e:	e020      	b.n	8007972 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	885b      	ldrh	r3, [r3, #2]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d11b      	bne.n	8007970 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007938:	7bbb      	ldrb	r3, [r7, #14]
 800793a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800793e:	2b00      	cmp	r3, #0
 8007940:	d004      	beq.n	800794c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007942:	7bbb      	ldrb	r3, [r7, #14]
 8007944:	4619      	mov	r1, r3
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f001 f903 	bl	8008b52 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 fcc2 	bl	80082d6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	6839      	ldr	r1, [r7, #0]
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	4798      	blx	r3
 8007960:	4603      	mov	r3, r0
 8007962:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8007964:	e004      	b.n	8007970 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8007966:	6839      	ldr	r1, [r7, #0]
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 fbe9 	bl	8008140 <USBD_CtlError>
              break;
 800796e:	e000      	b.n	8007972 <USBD_StdEPReq+0x154>
              break;
 8007970:	bf00      	nop
          }
          break;
 8007972:	e0ab      	b.n	8007acc <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800797a:	b2db      	uxtb	r3, r3
 800797c:	2b02      	cmp	r3, #2
 800797e:	d002      	beq.n	8007986 <USBD_StdEPReq+0x168>
 8007980:	2b03      	cmp	r3, #3
 8007982:	d032      	beq.n	80079ea <USBD_StdEPReq+0x1cc>
 8007984:	e097      	b.n	8007ab6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007986:	7bbb      	ldrb	r3, [r7, #14]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d007      	beq.n	800799c <USBD_StdEPReq+0x17e>
 800798c:	7bbb      	ldrb	r3, [r7, #14]
 800798e:	2b80      	cmp	r3, #128	; 0x80
 8007990:	d004      	beq.n	800799c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8007992:	6839      	ldr	r1, [r7, #0]
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f000 fbd3 	bl	8008140 <USBD_CtlError>
                break;
 800799a:	e091      	b.n	8007ac0 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800799c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	da0b      	bge.n	80079bc <USBD_StdEPReq+0x19e>
 80079a4:	7bbb      	ldrb	r3, [r7, #14]
 80079a6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80079aa:	4613      	mov	r3, r2
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	4413      	add	r3, r2
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	3310      	adds	r3, #16
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	4413      	add	r3, r2
 80079b8:	3304      	adds	r3, #4
 80079ba:	e00b      	b.n	80079d4 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80079bc:	7bbb      	ldrb	r3, [r7, #14]
 80079be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80079c2:	4613      	mov	r3, r2
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	4413      	add	r3, r2
 80079c8:	009b      	lsls	r3, r3, #2
 80079ca:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80079ce:	687a      	ldr	r2, [r7, #4]
 80079d0:	4413      	add	r3, r2
 80079d2:	3304      	adds	r3, #4
 80079d4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	2200      	movs	r2, #0
 80079da:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	2202      	movs	r2, #2
 80079e0:	4619      	mov	r1, r3
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 fc1d 	bl	8008222 <USBD_CtlSendData>
              break;
 80079e8:	e06a      	b.n	8007ac0 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80079ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	da11      	bge.n	8007a16 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80079f2:	7bbb      	ldrb	r3, [r7, #14]
 80079f4:	f003 020f 	and.w	r2, r3, #15
 80079f8:	6879      	ldr	r1, [r7, #4]
 80079fa:	4613      	mov	r3, r2
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	4413      	add	r3, r2
 8007a00:	009b      	lsls	r3, r3, #2
 8007a02:	440b      	add	r3, r1
 8007a04:	3324      	adds	r3, #36	; 0x24
 8007a06:	881b      	ldrh	r3, [r3, #0]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d117      	bne.n	8007a3c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8007a0c:	6839      	ldr	r1, [r7, #0]
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 fb96 	bl	8008140 <USBD_CtlError>
                  break;
 8007a14:	e054      	b.n	8007ac0 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007a16:	7bbb      	ldrb	r3, [r7, #14]
 8007a18:	f003 020f 	and.w	r2, r3, #15
 8007a1c:	6879      	ldr	r1, [r7, #4]
 8007a1e:	4613      	mov	r3, r2
 8007a20:	009b      	lsls	r3, r3, #2
 8007a22:	4413      	add	r3, r2
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	440b      	add	r3, r1
 8007a28:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007a2c:	881b      	ldrh	r3, [r3, #0]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d104      	bne.n	8007a3c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8007a32:	6839      	ldr	r1, [r7, #0]
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f000 fb83 	bl	8008140 <USBD_CtlError>
                  break;
 8007a3a:	e041      	b.n	8007ac0 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	da0b      	bge.n	8007a5c <USBD_StdEPReq+0x23e>
 8007a44:	7bbb      	ldrb	r3, [r7, #14]
 8007a46:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007a4a:	4613      	mov	r3, r2
 8007a4c:	009b      	lsls	r3, r3, #2
 8007a4e:	4413      	add	r3, r2
 8007a50:	009b      	lsls	r3, r3, #2
 8007a52:	3310      	adds	r3, #16
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	4413      	add	r3, r2
 8007a58:	3304      	adds	r3, #4
 8007a5a:	e00b      	b.n	8007a74 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007a5c:	7bbb      	ldrb	r3, [r7, #14]
 8007a5e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a62:	4613      	mov	r3, r2
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	4413      	add	r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8007a6e:	687a      	ldr	r2, [r7, #4]
 8007a70:	4413      	add	r3, r2
 8007a72:	3304      	adds	r3, #4
 8007a74:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007a76:	7bbb      	ldrb	r3, [r7, #14]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d002      	beq.n	8007a82 <USBD_StdEPReq+0x264>
 8007a7c:	7bbb      	ldrb	r3, [r7, #14]
 8007a7e:	2b80      	cmp	r3, #128	; 0x80
 8007a80:	d103      	bne.n	8007a8a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	2200      	movs	r2, #0
 8007a86:	601a      	str	r2, [r3, #0]
 8007a88:	e00e      	b.n	8007aa8 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007a8a:	7bbb      	ldrb	r3, [r7, #14]
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f001 f87e 	bl	8008b90 <USBD_LL_IsStallEP>
 8007a94:	4603      	mov	r3, r0
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d003      	beq.n	8007aa2 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8007a9a:	68bb      	ldr	r3, [r7, #8]
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	601a      	str	r2, [r3, #0]
 8007aa0:	e002      	b.n	8007aa8 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	2202      	movs	r2, #2
 8007aac:	4619      	mov	r1, r3
 8007aae:	6878      	ldr	r0, [r7, #4]
 8007ab0:	f000 fbb7 	bl	8008222 <USBD_CtlSendData>
              break;
 8007ab4:	e004      	b.n	8007ac0 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8007ab6:	6839      	ldr	r1, [r7, #0]
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f000 fb41 	bl	8008140 <USBD_CtlError>
              break;
 8007abe:	bf00      	nop
          }
          break;
 8007ac0:	e004      	b.n	8007acc <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8007ac2:	6839      	ldr	r1, [r7, #0]
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f000 fb3b 	bl	8008140 <USBD_CtlError>
          break;
 8007aca:	bf00      	nop
      }
      break;
 8007acc:	e004      	b.n	8007ad8 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8007ace:	6839      	ldr	r1, [r7, #0]
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f000 fb35 	bl	8008140 <USBD_CtlError>
      break;
 8007ad6:	bf00      	nop
  }

  return ret;
 8007ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3710      	adds	r7, #16
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
	...

08007ae4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007aee:	2300      	movs	r3, #0
 8007af0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007af2:	2300      	movs	r3, #0
 8007af4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007af6:	2300      	movs	r3, #0
 8007af8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	885b      	ldrh	r3, [r3, #2]
 8007afe:	0a1b      	lsrs	r3, r3, #8
 8007b00:	b29b      	uxth	r3, r3
 8007b02:	3b01      	subs	r3, #1
 8007b04:	2b06      	cmp	r3, #6
 8007b06:	f200 8128 	bhi.w	8007d5a <USBD_GetDescriptor+0x276>
 8007b0a:	a201      	add	r2, pc, #4	; (adr r2, 8007b10 <USBD_GetDescriptor+0x2c>)
 8007b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b10:	08007b2d 	.word	0x08007b2d
 8007b14:	08007b45 	.word	0x08007b45
 8007b18:	08007b85 	.word	0x08007b85
 8007b1c:	08007d5b 	.word	0x08007d5b
 8007b20:	08007d5b 	.word	0x08007d5b
 8007b24:	08007cfb 	.word	0x08007cfb
 8007b28:	08007d27 	.word	0x08007d27
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	687a      	ldr	r2, [r7, #4]
 8007b36:	7c12      	ldrb	r2, [r2, #16]
 8007b38:	f107 0108 	add.w	r1, r7, #8
 8007b3c:	4610      	mov	r0, r2
 8007b3e:	4798      	blx	r3
 8007b40:	60f8      	str	r0, [r7, #12]
      break;
 8007b42:	e112      	b.n	8007d6a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	7c1b      	ldrb	r3, [r3, #16]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d10d      	bne.n	8007b68 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b54:	f107 0208 	add.w	r2, r7, #8
 8007b58:	4610      	mov	r0, r2
 8007b5a:	4798      	blx	r3
 8007b5c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	3301      	adds	r3, #1
 8007b62:	2202      	movs	r2, #2
 8007b64:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007b66:	e100      	b.n	8007d6a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b70:	f107 0208 	add.w	r2, r7, #8
 8007b74:	4610      	mov	r0, r2
 8007b76:	4798      	blx	r3
 8007b78:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	3301      	adds	r3, #1
 8007b7e:	2202      	movs	r2, #2
 8007b80:	701a      	strb	r2, [r3, #0]
      break;
 8007b82:	e0f2      	b.n	8007d6a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	885b      	ldrh	r3, [r3, #2]
 8007b88:	b2db      	uxtb	r3, r3
 8007b8a:	2b05      	cmp	r3, #5
 8007b8c:	f200 80ac 	bhi.w	8007ce8 <USBD_GetDescriptor+0x204>
 8007b90:	a201      	add	r2, pc, #4	; (adr r2, 8007b98 <USBD_GetDescriptor+0xb4>)
 8007b92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b96:	bf00      	nop
 8007b98:	08007bb1 	.word	0x08007bb1
 8007b9c:	08007be5 	.word	0x08007be5
 8007ba0:	08007c19 	.word	0x08007c19
 8007ba4:	08007c4d 	.word	0x08007c4d
 8007ba8:	08007c81 	.word	0x08007c81
 8007bac:	08007cb5 	.word	0x08007cb5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d00b      	beq.n	8007bd4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	687a      	ldr	r2, [r7, #4]
 8007bc6:	7c12      	ldrb	r2, [r2, #16]
 8007bc8:	f107 0108 	add.w	r1, r7, #8
 8007bcc:	4610      	mov	r0, r2
 8007bce:	4798      	blx	r3
 8007bd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007bd2:	e091      	b.n	8007cf8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007bd4:	6839      	ldr	r1, [r7, #0]
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f000 fab2 	bl	8008140 <USBD_CtlError>
            err++;
 8007bdc:	7afb      	ldrb	r3, [r7, #11]
 8007bde:	3301      	adds	r3, #1
 8007be0:	72fb      	strb	r3, [r7, #11]
          break;
 8007be2:	e089      	b.n	8007cf8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d00b      	beq.n	8007c08 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bf6:	689b      	ldr	r3, [r3, #8]
 8007bf8:	687a      	ldr	r2, [r7, #4]
 8007bfa:	7c12      	ldrb	r2, [r2, #16]
 8007bfc:	f107 0108 	add.w	r1, r7, #8
 8007c00:	4610      	mov	r0, r2
 8007c02:	4798      	blx	r3
 8007c04:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007c06:	e077      	b.n	8007cf8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007c08:	6839      	ldr	r1, [r7, #0]
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 fa98 	bl	8008140 <USBD_CtlError>
            err++;
 8007c10:	7afb      	ldrb	r3, [r7, #11]
 8007c12:	3301      	adds	r3, #1
 8007c14:	72fb      	strb	r3, [r7, #11]
          break;
 8007c16:	e06f      	b.n	8007cf8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c1e:	68db      	ldr	r3, [r3, #12]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d00b      	beq.n	8007c3c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	687a      	ldr	r2, [r7, #4]
 8007c2e:	7c12      	ldrb	r2, [r2, #16]
 8007c30:	f107 0108 	add.w	r1, r7, #8
 8007c34:	4610      	mov	r0, r2
 8007c36:	4798      	blx	r3
 8007c38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007c3a:	e05d      	b.n	8007cf8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007c3c:	6839      	ldr	r1, [r7, #0]
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f000 fa7e 	bl	8008140 <USBD_CtlError>
            err++;
 8007c44:	7afb      	ldrb	r3, [r7, #11]
 8007c46:	3301      	adds	r3, #1
 8007c48:	72fb      	strb	r3, [r7, #11]
          break;
 8007c4a:	e055      	b.n	8007cf8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c52:	691b      	ldr	r3, [r3, #16]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d00b      	beq.n	8007c70 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c5e:	691b      	ldr	r3, [r3, #16]
 8007c60:	687a      	ldr	r2, [r7, #4]
 8007c62:	7c12      	ldrb	r2, [r2, #16]
 8007c64:	f107 0108 	add.w	r1, r7, #8
 8007c68:	4610      	mov	r0, r2
 8007c6a:	4798      	blx	r3
 8007c6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007c6e:	e043      	b.n	8007cf8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007c70:	6839      	ldr	r1, [r7, #0]
 8007c72:	6878      	ldr	r0, [r7, #4]
 8007c74:	f000 fa64 	bl	8008140 <USBD_CtlError>
            err++;
 8007c78:	7afb      	ldrb	r3, [r7, #11]
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	72fb      	strb	r3, [r7, #11]
          break;
 8007c7e:	e03b      	b.n	8007cf8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c86:	695b      	ldr	r3, [r3, #20]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d00b      	beq.n	8007ca4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c92:	695b      	ldr	r3, [r3, #20]
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	7c12      	ldrb	r2, [r2, #16]
 8007c98:	f107 0108 	add.w	r1, r7, #8
 8007c9c:	4610      	mov	r0, r2
 8007c9e:	4798      	blx	r3
 8007ca0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ca2:	e029      	b.n	8007cf8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ca4:	6839      	ldr	r1, [r7, #0]
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f000 fa4a 	bl	8008140 <USBD_CtlError>
            err++;
 8007cac:	7afb      	ldrb	r3, [r7, #11]
 8007cae:	3301      	adds	r3, #1
 8007cb0:	72fb      	strb	r3, [r7, #11]
          break;
 8007cb2:	e021      	b.n	8007cf8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cba:	699b      	ldr	r3, [r3, #24]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d00b      	beq.n	8007cd8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cc6:	699b      	ldr	r3, [r3, #24]
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	7c12      	ldrb	r2, [r2, #16]
 8007ccc:	f107 0108 	add.w	r1, r7, #8
 8007cd0:	4610      	mov	r0, r2
 8007cd2:	4798      	blx	r3
 8007cd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007cd6:	e00f      	b.n	8007cf8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007cd8:	6839      	ldr	r1, [r7, #0]
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f000 fa30 	bl	8008140 <USBD_CtlError>
            err++;
 8007ce0:	7afb      	ldrb	r3, [r7, #11]
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	72fb      	strb	r3, [r7, #11]
          break;
 8007ce6:	e007      	b.n	8007cf8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007ce8:	6839      	ldr	r1, [r7, #0]
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 fa28 	bl	8008140 <USBD_CtlError>
          err++;
 8007cf0:	7afb      	ldrb	r3, [r7, #11]
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8007cf6:	bf00      	nop
      }
      break;
 8007cf8:	e037      	b.n	8007d6a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	7c1b      	ldrb	r3, [r3, #16]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d109      	bne.n	8007d16 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d0a:	f107 0208 	add.w	r2, r7, #8
 8007d0e:	4610      	mov	r0, r2
 8007d10:	4798      	blx	r3
 8007d12:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007d14:	e029      	b.n	8007d6a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007d16:	6839      	ldr	r1, [r7, #0]
 8007d18:	6878      	ldr	r0, [r7, #4]
 8007d1a:	f000 fa11 	bl	8008140 <USBD_CtlError>
        err++;
 8007d1e:	7afb      	ldrb	r3, [r7, #11]
 8007d20:	3301      	adds	r3, #1
 8007d22:	72fb      	strb	r3, [r7, #11]
      break;
 8007d24:	e021      	b.n	8007d6a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	7c1b      	ldrb	r3, [r3, #16]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d10d      	bne.n	8007d4a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d36:	f107 0208 	add.w	r2, r7, #8
 8007d3a:	4610      	mov	r0, r2
 8007d3c:	4798      	blx	r3
 8007d3e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	3301      	adds	r3, #1
 8007d44:	2207      	movs	r2, #7
 8007d46:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007d48:	e00f      	b.n	8007d6a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007d4a:	6839      	ldr	r1, [r7, #0]
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f000 f9f7 	bl	8008140 <USBD_CtlError>
        err++;
 8007d52:	7afb      	ldrb	r3, [r7, #11]
 8007d54:	3301      	adds	r3, #1
 8007d56:	72fb      	strb	r3, [r7, #11]
      break;
 8007d58:	e007      	b.n	8007d6a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007d5a:	6839      	ldr	r1, [r7, #0]
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f000 f9ef 	bl	8008140 <USBD_CtlError>
      err++;
 8007d62:	7afb      	ldrb	r3, [r7, #11]
 8007d64:	3301      	adds	r3, #1
 8007d66:	72fb      	strb	r3, [r7, #11]
      break;
 8007d68:	bf00      	nop
  }

  if (err != 0U)
 8007d6a:	7afb      	ldrb	r3, [r7, #11]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d11e      	bne.n	8007dae <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	88db      	ldrh	r3, [r3, #6]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d016      	beq.n	8007da6 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007d78:	893b      	ldrh	r3, [r7, #8]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d00e      	beq.n	8007d9c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	88da      	ldrh	r2, [r3, #6]
 8007d82:	893b      	ldrh	r3, [r7, #8]
 8007d84:	4293      	cmp	r3, r2
 8007d86:	bf28      	it	cs
 8007d88:	4613      	movcs	r3, r2
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007d8e:	893b      	ldrh	r3, [r7, #8]
 8007d90:	461a      	mov	r2, r3
 8007d92:	68f9      	ldr	r1, [r7, #12]
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	f000 fa44 	bl	8008222 <USBD_CtlSendData>
 8007d9a:	e009      	b.n	8007db0 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007d9c:	6839      	ldr	r1, [r7, #0]
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f000 f9ce 	bl	8008140 <USBD_CtlError>
 8007da4:	e004      	b.n	8007db0 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 fa95 	bl	80082d6 <USBD_CtlSendStatus>
 8007dac:	e000      	b.n	8007db0 <USBD_GetDescriptor+0x2cc>
    return;
 8007dae:	bf00      	nop
  }
}
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}
 8007db6:	bf00      	nop

08007db8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b084      	sub	sp, #16
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	889b      	ldrh	r3, [r3, #4]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d131      	bne.n	8007e2e <USBD_SetAddress+0x76>
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	88db      	ldrh	r3, [r3, #6]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d12d      	bne.n	8007e2e <USBD_SetAddress+0x76>
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	885b      	ldrh	r3, [r3, #2]
 8007dd6:	2b7f      	cmp	r3, #127	; 0x7f
 8007dd8:	d829      	bhi.n	8007e2e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	885b      	ldrh	r3, [r3, #2]
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007de4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	2b03      	cmp	r3, #3
 8007df0:	d104      	bne.n	8007dfc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007df2:	6839      	ldr	r1, [r7, #0]
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 f9a3 	bl	8008140 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007dfa:	e01d      	b.n	8007e38 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	7bfa      	ldrb	r2, [r7, #15]
 8007e00:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007e04:	7bfb      	ldrb	r3, [r7, #15]
 8007e06:	4619      	mov	r1, r3
 8007e08:	6878      	ldr	r0, [r7, #4]
 8007e0a:	f000 feed 	bl	8008be8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f000 fa61 	bl	80082d6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007e14:	7bfb      	ldrb	r3, [r7, #15]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d004      	beq.n	8007e24 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2202      	movs	r2, #2
 8007e1e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e22:	e009      	b.n	8007e38 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e2c:	e004      	b.n	8007e38 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007e2e:	6839      	ldr	r1, [r7, #0]
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f000 f985 	bl	8008140 <USBD_CtlError>
  }
}
 8007e36:	bf00      	nop
 8007e38:	bf00      	nop
 8007e3a:	3710      	adds	r7, #16
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bd80      	pop	{r7, pc}

08007e40 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	885b      	ldrh	r3, [r3, #2]
 8007e52:	b2da      	uxtb	r2, r3
 8007e54:	4b4c      	ldr	r3, [pc, #304]	; (8007f88 <USBD_SetConfig+0x148>)
 8007e56:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007e58:	4b4b      	ldr	r3, [pc, #300]	; (8007f88 <USBD_SetConfig+0x148>)
 8007e5a:	781b      	ldrb	r3, [r3, #0]
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d905      	bls.n	8007e6c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007e60:	6839      	ldr	r1, [r7, #0]
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f000 f96c 	bl	8008140 <USBD_CtlError>
    return USBD_FAIL;
 8007e68:	2303      	movs	r3, #3
 8007e6a:	e088      	b.n	8007f7e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e72:	b2db      	uxtb	r3, r3
 8007e74:	2b02      	cmp	r3, #2
 8007e76:	d002      	beq.n	8007e7e <USBD_SetConfig+0x3e>
 8007e78:	2b03      	cmp	r3, #3
 8007e7a:	d025      	beq.n	8007ec8 <USBD_SetConfig+0x88>
 8007e7c:	e071      	b.n	8007f62 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007e7e:	4b42      	ldr	r3, [pc, #264]	; (8007f88 <USBD_SetConfig+0x148>)
 8007e80:	781b      	ldrb	r3, [r3, #0]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d01c      	beq.n	8007ec0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8007e86:	4b40      	ldr	r3, [pc, #256]	; (8007f88 <USBD_SetConfig+0x148>)
 8007e88:	781b      	ldrb	r3, [r3, #0]
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007e90:	4b3d      	ldr	r3, [pc, #244]	; (8007f88 <USBD_SetConfig+0x148>)
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	4619      	mov	r1, r3
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f7ff f948 	bl	800712c <USBD_SetClassConfig>
 8007e9c:	4603      	mov	r3, r0
 8007e9e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007ea0:	7bfb      	ldrb	r3, [r7, #15]
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d004      	beq.n	8007eb0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8007ea6:	6839      	ldr	r1, [r7, #0]
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 f949 	bl	8008140 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007eae:	e065      	b.n	8007f7c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f000 fa10 	bl	80082d6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2203      	movs	r2, #3
 8007eba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007ebe:	e05d      	b.n	8007f7c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 fa08 	bl	80082d6 <USBD_CtlSendStatus>
      break;
 8007ec6:	e059      	b.n	8007f7c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007ec8:	4b2f      	ldr	r3, [pc, #188]	; (8007f88 <USBD_SetConfig+0x148>)
 8007eca:	781b      	ldrb	r3, [r3, #0]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d112      	bne.n	8007ef6 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2202      	movs	r2, #2
 8007ed4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8007ed8:	4b2b      	ldr	r3, [pc, #172]	; (8007f88 <USBD_SetConfig+0x148>)
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	461a      	mov	r2, r3
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007ee2:	4b29      	ldr	r3, [pc, #164]	; (8007f88 <USBD_SetConfig+0x148>)
 8007ee4:	781b      	ldrb	r3, [r3, #0]
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f7ff f93b 	bl	8007164 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f000 f9f1 	bl	80082d6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007ef4:	e042      	b.n	8007f7c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8007ef6:	4b24      	ldr	r3, [pc, #144]	; (8007f88 <USBD_SetConfig+0x148>)
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	461a      	mov	r2, r3
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d02a      	beq.n	8007f5a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f7ff f929 	bl	8007164 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007f12:	4b1d      	ldr	r3, [pc, #116]	; (8007f88 <USBD_SetConfig+0x148>)
 8007f14:	781b      	ldrb	r3, [r3, #0]
 8007f16:	461a      	mov	r2, r3
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007f1c:	4b1a      	ldr	r3, [pc, #104]	; (8007f88 <USBD_SetConfig+0x148>)
 8007f1e:	781b      	ldrb	r3, [r3, #0]
 8007f20:	4619      	mov	r1, r3
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f7ff f902 	bl	800712c <USBD_SetClassConfig>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007f2c:	7bfb      	ldrb	r3, [r7, #15]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d00f      	beq.n	8007f52 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8007f32:	6839      	ldr	r1, [r7, #0]
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f000 f903 	bl	8008140 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	685b      	ldr	r3, [r3, #4]
 8007f3e:	b2db      	uxtb	r3, r3
 8007f40:	4619      	mov	r1, r3
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f7ff f90e 	bl	8007164 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2202      	movs	r2, #2
 8007f4c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007f50:	e014      	b.n	8007f7c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 f9bf 	bl	80082d6 <USBD_CtlSendStatus>
      break;
 8007f58:	e010      	b.n	8007f7c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 f9bb 	bl	80082d6 <USBD_CtlSendStatus>
      break;
 8007f60:	e00c      	b.n	8007f7c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007f62:	6839      	ldr	r1, [r7, #0]
 8007f64:	6878      	ldr	r0, [r7, #4]
 8007f66:	f000 f8eb 	bl	8008140 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007f6a:	4b07      	ldr	r3, [pc, #28]	; (8007f88 <USBD_SetConfig+0x148>)
 8007f6c:	781b      	ldrb	r3, [r3, #0]
 8007f6e:	4619      	mov	r1, r3
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f7ff f8f7 	bl	8007164 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007f76:	2303      	movs	r3, #3
 8007f78:	73fb      	strb	r3, [r7, #15]
      break;
 8007f7a:	bf00      	nop
  }

  return ret;
 8007f7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3710      	adds	r7, #16
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}
 8007f86:	bf00      	nop
 8007f88:	200005a4 	.word	0x200005a4

08007f8c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b082      	sub	sp, #8
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
 8007f94:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	88db      	ldrh	r3, [r3, #6]
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	d004      	beq.n	8007fa8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007f9e:	6839      	ldr	r1, [r7, #0]
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f000 f8cd 	bl	8008140 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007fa6:	e023      	b.n	8007ff0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	2b02      	cmp	r3, #2
 8007fb2:	dc02      	bgt.n	8007fba <USBD_GetConfig+0x2e>
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	dc03      	bgt.n	8007fc0 <USBD_GetConfig+0x34>
 8007fb8:	e015      	b.n	8007fe6 <USBD_GetConfig+0x5a>
 8007fba:	2b03      	cmp	r3, #3
 8007fbc:	d00b      	beq.n	8007fd6 <USBD_GetConfig+0x4a>
 8007fbe:	e012      	b.n	8007fe6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	3308      	adds	r3, #8
 8007fca:	2201      	movs	r2, #1
 8007fcc:	4619      	mov	r1, r3
 8007fce:	6878      	ldr	r0, [r7, #4]
 8007fd0:	f000 f927 	bl	8008222 <USBD_CtlSendData>
        break;
 8007fd4:	e00c      	b.n	8007ff0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	3304      	adds	r3, #4
 8007fda:	2201      	movs	r2, #1
 8007fdc:	4619      	mov	r1, r3
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f000 f91f 	bl	8008222 <USBD_CtlSendData>
        break;
 8007fe4:	e004      	b.n	8007ff0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007fe6:	6839      	ldr	r1, [r7, #0]
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f000 f8a9 	bl	8008140 <USBD_CtlError>
        break;
 8007fee:	bf00      	nop
}
 8007ff0:	bf00      	nop
 8007ff2:	3708      	adds	r7, #8
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}

08007ff8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008008:	b2db      	uxtb	r3, r3
 800800a:	3b01      	subs	r3, #1
 800800c:	2b02      	cmp	r3, #2
 800800e:	d81e      	bhi.n	800804e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	88db      	ldrh	r3, [r3, #6]
 8008014:	2b02      	cmp	r3, #2
 8008016:	d004      	beq.n	8008022 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008018:	6839      	ldr	r1, [r7, #0]
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f000 f890 	bl	8008140 <USBD_CtlError>
        break;
 8008020:	e01a      	b.n	8008058 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2201      	movs	r2, #1
 8008026:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800802e:	2b00      	cmp	r3, #0
 8008030:	d005      	beq.n	800803e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	68db      	ldr	r3, [r3, #12]
 8008036:	f043 0202 	orr.w	r2, r3, #2
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	330c      	adds	r3, #12
 8008042:	2202      	movs	r2, #2
 8008044:	4619      	mov	r1, r3
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f000 f8eb 	bl	8008222 <USBD_CtlSendData>
      break;
 800804c:	e004      	b.n	8008058 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800804e:	6839      	ldr	r1, [r7, #0]
 8008050:	6878      	ldr	r0, [r7, #4]
 8008052:	f000 f875 	bl	8008140 <USBD_CtlError>
      break;
 8008056:	bf00      	nop
  }
}
 8008058:	bf00      	nop
 800805a:	3708      	adds	r7, #8
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}

08008060 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b082      	sub	sp, #8
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	885b      	ldrh	r3, [r3, #2]
 800806e:	2b01      	cmp	r3, #1
 8008070:	d106      	bne.n	8008080 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2201      	movs	r2, #1
 8008076:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f000 f92b 	bl	80082d6 <USBD_CtlSendStatus>
  }
}
 8008080:	bf00      	nop
 8008082:	3708      	adds	r7, #8
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}

08008088 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b082      	sub	sp, #8
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008098:	b2db      	uxtb	r3, r3
 800809a:	3b01      	subs	r3, #1
 800809c:	2b02      	cmp	r3, #2
 800809e:	d80b      	bhi.n	80080b8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	885b      	ldrh	r3, [r3, #2]
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d10c      	bne.n	80080c2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f000 f910 	bl	80082d6 <USBD_CtlSendStatus>
      }
      break;
 80080b6:	e004      	b.n	80080c2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80080b8:	6839      	ldr	r1, [r7, #0]
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f000 f840 	bl	8008140 <USBD_CtlError>
      break;
 80080c0:	e000      	b.n	80080c4 <USBD_ClrFeature+0x3c>
      break;
 80080c2:	bf00      	nop
  }
}
 80080c4:	bf00      	nop
 80080c6:	3708      	adds	r7, #8
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	781a      	ldrb	r2, [r3, #0]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	3301      	adds	r3, #1
 80080e6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	781a      	ldrb	r2, [r3, #0]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	3301      	adds	r3, #1
 80080f4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f7ff fabb 	bl	8007672 <SWAPBYTE>
 80080fc:	4603      	mov	r3, r0
 80080fe:	461a      	mov	r2, r3
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	3301      	adds	r3, #1
 8008108:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	3301      	adds	r3, #1
 800810e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008110:	68f8      	ldr	r0, [r7, #12]
 8008112:	f7ff faae 	bl	8007672 <SWAPBYTE>
 8008116:	4603      	mov	r3, r0
 8008118:	461a      	mov	r2, r3
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	3301      	adds	r3, #1
 8008122:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	3301      	adds	r3, #1
 8008128:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f7ff faa1 	bl	8007672 <SWAPBYTE>
 8008130:	4603      	mov	r3, r0
 8008132:	461a      	mov	r2, r3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	80da      	strh	r2, [r3, #6]
}
 8008138:	bf00      	nop
 800813a:	3710      	adds	r7, #16
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}

08008140 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b082      	sub	sp, #8
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800814a:	2180      	movs	r1, #128	; 0x80
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f000 fce1 	bl	8008b14 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008152:	2100      	movs	r1, #0
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f000 fcdd 	bl	8008b14 <USBD_LL_StallEP>
}
 800815a:	bf00      	nop
 800815c:	3708      	adds	r7, #8
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}

08008162 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008162:	b580      	push	{r7, lr}
 8008164:	b086      	sub	sp, #24
 8008166:	af00      	add	r7, sp, #0
 8008168:	60f8      	str	r0, [r7, #12]
 800816a:	60b9      	str	r1, [r7, #8]
 800816c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800816e:	2300      	movs	r3, #0
 8008170:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d036      	beq.n	80081e6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800817c:	6938      	ldr	r0, [r7, #16]
 800817e:	f000 f836 	bl	80081ee <USBD_GetLen>
 8008182:	4603      	mov	r3, r0
 8008184:	3301      	adds	r3, #1
 8008186:	b29b      	uxth	r3, r3
 8008188:	005b      	lsls	r3, r3, #1
 800818a:	b29a      	uxth	r2, r3
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008190:	7dfb      	ldrb	r3, [r7, #23]
 8008192:	68ba      	ldr	r2, [r7, #8]
 8008194:	4413      	add	r3, r2
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	7812      	ldrb	r2, [r2, #0]
 800819a:	701a      	strb	r2, [r3, #0]
  idx++;
 800819c:	7dfb      	ldrb	r3, [r7, #23]
 800819e:	3301      	adds	r3, #1
 80081a0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80081a2:	7dfb      	ldrb	r3, [r7, #23]
 80081a4:	68ba      	ldr	r2, [r7, #8]
 80081a6:	4413      	add	r3, r2
 80081a8:	2203      	movs	r2, #3
 80081aa:	701a      	strb	r2, [r3, #0]
  idx++;
 80081ac:	7dfb      	ldrb	r3, [r7, #23]
 80081ae:	3301      	adds	r3, #1
 80081b0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80081b2:	e013      	b.n	80081dc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80081b4:	7dfb      	ldrb	r3, [r7, #23]
 80081b6:	68ba      	ldr	r2, [r7, #8]
 80081b8:	4413      	add	r3, r2
 80081ba:	693a      	ldr	r2, [r7, #16]
 80081bc:	7812      	ldrb	r2, [r2, #0]
 80081be:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80081c0:	693b      	ldr	r3, [r7, #16]
 80081c2:	3301      	adds	r3, #1
 80081c4:	613b      	str	r3, [r7, #16]
    idx++;
 80081c6:	7dfb      	ldrb	r3, [r7, #23]
 80081c8:	3301      	adds	r3, #1
 80081ca:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80081cc:	7dfb      	ldrb	r3, [r7, #23]
 80081ce:	68ba      	ldr	r2, [r7, #8]
 80081d0:	4413      	add	r3, r2
 80081d2:	2200      	movs	r2, #0
 80081d4:	701a      	strb	r2, [r3, #0]
    idx++;
 80081d6:	7dfb      	ldrb	r3, [r7, #23]
 80081d8:	3301      	adds	r3, #1
 80081da:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	781b      	ldrb	r3, [r3, #0]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d1e7      	bne.n	80081b4 <USBD_GetString+0x52>
 80081e4:	e000      	b.n	80081e8 <USBD_GetString+0x86>
    return;
 80081e6:	bf00      	nop
  }
}
 80081e8:	3718      	adds	r7, #24
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}

080081ee <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80081ee:	b480      	push	{r7}
 80081f0:	b085      	sub	sp, #20
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80081f6:	2300      	movs	r3, #0
 80081f8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80081fe:	e005      	b.n	800820c <USBD_GetLen+0x1e>
  {
    len++;
 8008200:	7bfb      	ldrb	r3, [r7, #15]
 8008202:	3301      	adds	r3, #1
 8008204:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008206:	68bb      	ldr	r3, [r7, #8]
 8008208:	3301      	adds	r3, #1
 800820a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	781b      	ldrb	r3, [r3, #0]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d1f5      	bne.n	8008200 <USBD_GetLen+0x12>
  }

  return len;
 8008214:	7bfb      	ldrb	r3, [r7, #15]
}
 8008216:	4618      	mov	r0, r3
 8008218:	3714      	adds	r7, #20
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr

08008222 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008222:	b580      	push	{r7, lr}
 8008224:	b084      	sub	sp, #16
 8008226:	af00      	add	r7, sp, #0
 8008228:	60f8      	str	r0, [r7, #12]
 800822a:	60b9      	str	r1, [r7, #8]
 800822c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2202      	movs	r2, #2
 8008232:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	687a      	ldr	r2, [r7, #4]
 800823a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	687a      	ldr	r2, [r7, #4]
 8008240:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	68ba      	ldr	r2, [r7, #8]
 8008246:	2100      	movs	r1, #0
 8008248:	68f8      	ldr	r0, [r7, #12]
 800824a:	f000 fcec 	bl	8008c26 <USBD_LL_Transmit>

  return USBD_OK;
 800824e:	2300      	movs	r3, #0
}
 8008250:	4618      	mov	r0, r3
 8008252:	3710      	adds	r7, #16
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}

08008258 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b084      	sub	sp, #16
 800825c:	af00      	add	r7, sp, #0
 800825e:	60f8      	str	r0, [r7, #12]
 8008260:	60b9      	str	r1, [r7, #8]
 8008262:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	68ba      	ldr	r2, [r7, #8]
 8008268:	2100      	movs	r1, #0
 800826a:	68f8      	ldr	r0, [r7, #12]
 800826c:	f000 fcdb 	bl	8008c26 <USBD_LL_Transmit>

  return USBD_OK;
 8008270:	2300      	movs	r3, #0
}
 8008272:	4618      	mov	r0, r3
 8008274:	3710      	adds	r7, #16
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}

0800827a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800827a:	b580      	push	{r7, lr}
 800827c:	b084      	sub	sp, #16
 800827e:	af00      	add	r7, sp, #0
 8008280:	60f8      	str	r0, [r7, #12]
 8008282:	60b9      	str	r1, [r7, #8]
 8008284:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	2203      	movs	r2, #3
 800828a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	68ba      	ldr	r2, [r7, #8]
 80082a2:	2100      	movs	r1, #0
 80082a4:	68f8      	ldr	r0, [r7, #12]
 80082a6:	f000 fcdf 	bl	8008c68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80082aa:	2300      	movs	r3, #0
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3710      	adds	r7, #16
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}

080082b4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	60f8      	str	r0, [r7, #12]
 80082bc:	60b9      	str	r1, [r7, #8]
 80082be:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	68ba      	ldr	r2, [r7, #8]
 80082c4:	2100      	movs	r1, #0
 80082c6:	68f8      	ldr	r0, [r7, #12]
 80082c8:	f000 fcce 	bl	8008c68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80082cc:	2300      	movs	r3, #0
}
 80082ce:	4618      	mov	r0, r3
 80082d0:	3710      	adds	r7, #16
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}

080082d6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80082d6:	b580      	push	{r7, lr}
 80082d8:	b082      	sub	sp, #8
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2204      	movs	r2, #4
 80082e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80082e6:	2300      	movs	r3, #0
 80082e8:	2200      	movs	r2, #0
 80082ea:	2100      	movs	r1, #0
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f000 fc9a 	bl	8008c26 <USBD_LL_Transmit>

  return USBD_OK;
 80082f2:	2300      	movs	r3, #0
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3708      	adds	r7, #8
 80082f8:	46bd      	mov	sp, r7
 80082fa:	bd80      	pop	{r7, pc}

080082fc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b082      	sub	sp, #8
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2205      	movs	r2, #5
 8008308:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800830c:	2300      	movs	r3, #0
 800830e:	2200      	movs	r2, #0
 8008310:	2100      	movs	r1, #0
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f000 fca8 	bl	8008c68 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008318:	2300      	movs	r3, #0
}
 800831a:	4618      	mov	r0, r3
 800831c:	3708      	adds	r7, #8
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}
	...

08008324 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008328:	2200      	movs	r2, #0
 800832a:	4912      	ldr	r1, [pc, #72]	; (8008374 <MX_USB_DEVICE_Init+0x50>)
 800832c:	4812      	ldr	r0, [pc, #72]	; (8008378 <MX_USB_DEVICE_Init+0x54>)
 800832e:	f7fe fe8f 	bl	8007050 <USBD_Init>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d001      	beq.n	800833c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008338:	f7f9 fb0e 	bl	8001958 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800833c:	490f      	ldr	r1, [pc, #60]	; (800837c <MX_USB_DEVICE_Init+0x58>)
 800833e:	480e      	ldr	r0, [pc, #56]	; (8008378 <MX_USB_DEVICE_Init+0x54>)
 8008340:	f7fe feb6 	bl	80070b0 <USBD_RegisterClass>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	d001      	beq.n	800834e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800834a:	f7f9 fb05 	bl	8001958 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800834e:	490c      	ldr	r1, [pc, #48]	; (8008380 <MX_USB_DEVICE_Init+0x5c>)
 8008350:	4809      	ldr	r0, [pc, #36]	; (8008378 <MX_USB_DEVICE_Init+0x54>)
 8008352:	f7fe fdd7 	bl	8006f04 <USBD_CDC_RegisterInterface>
 8008356:	4603      	mov	r3, r0
 8008358:	2b00      	cmp	r3, #0
 800835a:	d001      	beq.n	8008360 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800835c:	f7f9 fafc 	bl	8001958 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008360:	4805      	ldr	r0, [pc, #20]	; (8008378 <MX_USB_DEVICE_Init+0x54>)
 8008362:	f7fe fecc 	bl	80070fe <USBD_Start>
 8008366:	4603      	mov	r3, r0
 8008368:	2b00      	cmp	r3, #0
 800836a:	d001      	beq.n	8008370 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800836c:	f7f9 faf4 	bl	8001958 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008370:	bf00      	nop
 8008372:	bd80      	pop	{r7, pc}
 8008374:	2000036c 	.word	0x2000036c
 8008378:	200005a8 	.word	0x200005a8
 800837c:	20000254 	.word	0x20000254
 8008380:	20000358 	.word	0x20000358

08008384 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008388:	2200      	movs	r2, #0
 800838a:	4905      	ldr	r1, [pc, #20]	; (80083a0 <CDC_Init_FS+0x1c>)
 800838c:	4805      	ldr	r0, [pc, #20]	; (80083a4 <CDC_Init_FS+0x20>)
 800838e:	f7fe fdce 	bl	8006f2e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008392:	4905      	ldr	r1, [pc, #20]	; (80083a8 <CDC_Init_FS+0x24>)
 8008394:	4803      	ldr	r0, [pc, #12]	; (80083a4 <CDC_Init_FS+0x20>)
 8008396:	f7fe fde8 	bl	8006f6a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800839a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800839c:	4618      	mov	r0, r3
 800839e:	bd80      	pop	{r7, pc}
 80083a0:	20001078 	.word	0x20001078
 80083a4:	200005a8 	.word	0x200005a8
 80083a8:	20000878 	.word	0x20000878

080083ac <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80083ac:	b480      	push	{r7}
 80083ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80083b0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr

080083bc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80083bc:	b480      	push	{r7}
 80083be:	b083      	sub	sp, #12
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	4603      	mov	r3, r0
 80083c4:	6039      	str	r1, [r7, #0]
 80083c6:	71fb      	strb	r3, [r7, #7]
 80083c8:	4613      	mov	r3, r2
 80083ca:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80083cc:	79fb      	ldrb	r3, [r7, #7]
 80083ce:	2b23      	cmp	r3, #35	; 0x23
 80083d0:	d84a      	bhi.n	8008468 <CDC_Control_FS+0xac>
 80083d2:	a201      	add	r2, pc, #4	; (adr r2, 80083d8 <CDC_Control_FS+0x1c>)
 80083d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083d8:	08008469 	.word	0x08008469
 80083dc:	08008469 	.word	0x08008469
 80083e0:	08008469 	.word	0x08008469
 80083e4:	08008469 	.word	0x08008469
 80083e8:	08008469 	.word	0x08008469
 80083ec:	08008469 	.word	0x08008469
 80083f0:	08008469 	.word	0x08008469
 80083f4:	08008469 	.word	0x08008469
 80083f8:	08008469 	.word	0x08008469
 80083fc:	08008469 	.word	0x08008469
 8008400:	08008469 	.word	0x08008469
 8008404:	08008469 	.word	0x08008469
 8008408:	08008469 	.word	0x08008469
 800840c:	08008469 	.word	0x08008469
 8008410:	08008469 	.word	0x08008469
 8008414:	08008469 	.word	0x08008469
 8008418:	08008469 	.word	0x08008469
 800841c:	08008469 	.word	0x08008469
 8008420:	08008469 	.word	0x08008469
 8008424:	08008469 	.word	0x08008469
 8008428:	08008469 	.word	0x08008469
 800842c:	08008469 	.word	0x08008469
 8008430:	08008469 	.word	0x08008469
 8008434:	08008469 	.word	0x08008469
 8008438:	08008469 	.word	0x08008469
 800843c:	08008469 	.word	0x08008469
 8008440:	08008469 	.word	0x08008469
 8008444:	08008469 	.word	0x08008469
 8008448:	08008469 	.word	0x08008469
 800844c:	08008469 	.word	0x08008469
 8008450:	08008469 	.word	0x08008469
 8008454:	08008469 	.word	0x08008469
 8008458:	08008469 	.word	0x08008469
 800845c:	08008469 	.word	0x08008469
 8008460:	08008469 	.word	0x08008469
 8008464:	08008469 	.word	0x08008469
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008468:	bf00      	nop
  }

  return (USBD_OK);
 800846a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800846c:	4618      	mov	r0, r3
 800846e:	370c      	adds	r7, #12
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr

08008478 <CDC_Receive_FS>:
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
//static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b082      	sub	sp, #8
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008482:	6879      	ldr	r1, [r7, #4]
 8008484:	4805      	ldr	r0, [pc, #20]	; (800849c <CDC_Receive_FS+0x24>)
 8008486:	f7fe fd70 	bl	8006f6a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800848a:	4804      	ldr	r0, [pc, #16]	; (800849c <CDC_Receive_FS+0x24>)
 800848c:	f7fe fdb6 	bl	8006ffc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008490:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008492:	4618      	mov	r0, r3
 8008494:	3708      	adds	r7, #8
 8008496:	46bd      	mov	sp, r7
 8008498:	bd80      	pop	{r7, pc}
 800849a:	bf00      	nop
 800849c:	200005a8 	.word	0x200005a8

080084a0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b084      	sub	sp, #16
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
 80084a8:	460b      	mov	r3, r1
 80084aa:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80084ac:	2300      	movs	r3, #0
 80084ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80084b0:	4b0d      	ldr	r3, [pc, #52]	; (80084e8 <CDC_Transmit_FS+0x48>)
 80084b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80084b6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80084b8:	68bb      	ldr	r3, [r7, #8]
 80084ba:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d001      	beq.n	80084c6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80084c2:	2301      	movs	r3, #1
 80084c4:	e00b      	b.n	80084de <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80084c6:	887b      	ldrh	r3, [r7, #2]
 80084c8:	461a      	mov	r2, r3
 80084ca:	6879      	ldr	r1, [r7, #4]
 80084cc:	4806      	ldr	r0, [pc, #24]	; (80084e8 <CDC_Transmit_FS+0x48>)
 80084ce:	f7fe fd2e 	bl	8006f2e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80084d2:	4805      	ldr	r0, [pc, #20]	; (80084e8 <CDC_Transmit_FS+0x48>)
 80084d4:	f7fe fd62 	bl	8006f9c <USBD_CDC_TransmitPacket>
 80084d8:	4603      	mov	r3, r0
 80084da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80084dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80084de:	4618      	mov	r0, r3
 80084e0:	3710      	adds	r7, #16
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}
 80084e6:	bf00      	nop
 80084e8:	200005a8 	.word	0x200005a8

080084ec <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b087      	sub	sp, #28
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	60f8      	str	r0, [r7, #12]
 80084f4:	60b9      	str	r1, [r7, #8]
 80084f6:	4613      	mov	r3, r2
 80084f8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80084fa:	2300      	movs	r3, #0
 80084fc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80084fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008502:	4618      	mov	r0, r3
 8008504:	371c      	adds	r7, #28
 8008506:	46bd      	mov	sp, r7
 8008508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850c:	4770      	bx	lr
	...

08008510 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008510:	b480      	push	{r7}
 8008512:	b083      	sub	sp, #12
 8008514:	af00      	add	r7, sp, #0
 8008516:	4603      	mov	r3, r0
 8008518:	6039      	str	r1, [r7, #0]
 800851a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	2212      	movs	r2, #18
 8008520:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008522:	4b03      	ldr	r3, [pc, #12]	; (8008530 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008524:	4618      	mov	r0, r3
 8008526:	370c      	adds	r7, #12
 8008528:	46bd      	mov	sp, r7
 800852a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852e:	4770      	bx	lr
 8008530:	20000388 	.word	0x20000388

08008534 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008534:	b480      	push	{r7}
 8008536:	b083      	sub	sp, #12
 8008538:	af00      	add	r7, sp, #0
 800853a:	4603      	mov	r3, r0
 800853c:	6039      	str	r1, [r7, #0]
 800853e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	2204      	movs	r2, #4
 8008544:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008546:	4b03      	ldr	r3, [pc, #12]	; (8008554 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008548:	4618      	mov	r0, r3
 800854a:	370c      	adds	r7, #12
 800854c:	46bd      	mov	sp, r7
 800854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008552:	4770      	bx	lr
 8008554:	2000039c 	.word	0x2000039c

08008558 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b082      	sub	sp, #8
 800855c:	af00      	add	r7, sp, #0
 800855e:	4603      	mov	r3, r0
 8008560:	6039      	str	r1, [r7, #0]
 8008562:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008564:	79fb      	ldrb	r3, [r7, #7]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d105      	bne.n	8008576 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800856a:	683a      	ldr	r2, [r7, #0]
 800856c:	4907      	ldr	r1, [pc, #28]	; (800858c <USBD_FS_ProductStrDescriptor+0x34>)
 800856e:	4808      	ldr	r0, [pc, #32]	; (8008590 <USBD_FS_ProductStrDescriptor+0x38>)
 8008570:	f7ff fdf7 	bl	8008162 <USBD_GetString>
 8008574:	e004      	b.n	8008580 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008576:	683a      	ldr	r2, [r7, #0]
 8008578:	4904      	ldr	r1, [pc, #16]	; (800858c <USBD_FS_ProductStrDescriptor+0x34>)
 800857a:	4805      	ldr	r0, [pc, #20]	; (8008590 <USBD_FS_ProductStrDescriptor+0x38>)
 800857c:	f7ff fdf1 	bl	8008162 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008580:	4b02      	ldr	r3, [pc, #8]	; (800858c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008582:	4618      	mov	r0, r3
 8008584:	3708      	adds	r7, #8
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}
 800858a:	bf00      	nop
 800858c:	20001878 	.word	0x20001878
 8008590:	0800983c 	.word	0x0800983c

08008594 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b082      	sub	sp, #8
 8008598:	af00      	add	r7, sp, #0
 800859a:	4603      	mov	r3, r0
 800859c:	6039      	str	r1, [r7, #0]
 800859e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80085a0:	683a      	ldr	r2, [r7, #0]
 80085a2:	4904      	ldr	r1, [pc, #16]	; (80085b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80085a4:	4804      	ldr	r0, [pc, #16]	; (80085b8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80085a6:	f7ff fddc 	bl	8008162 <USBD_GetString>
  return USBD_StrDesc;
 80085aa:	4b02      	ldr	r3, [pc, #8]	; (80085b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3708      	adds	r7, #8
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}
 80085b4:	20001878 	.word	0x20001878
 80085b8:	08009854 	.word	0x08009854

080085bc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b082      	sub	sp, #8
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	4603      	mov	r3, r0
 80085c4:	6039      	str	r1, [r7, #0]
 80085c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	221a      	movs	r2, #26
 80085cc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80085ce:	f000 f843 	bl	8008658 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80085d2:	4b02      	ldr	r3, [pc, #8]	; (80085dc <USBD_FS_SerialStrDescriptor+0x20>)
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3708      	adds	r7, #8
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}
 80085dc:	200003a0 	.word	0x200003a0

080085e0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b082      	sub	sp, #8
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	4603      	mov	r3, r0
 80085e8:	6039      	str	r1, [r7, #0]
 80085ea:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80085ec:	79fb      	ldrb	r3, [r7, #7]
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d105      	bne.n	80085fe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80085f2:	683a      	ldr	r2, [r7, #0]
 80085f4:	4907      	ldr	r1, [pc, #28]	; (8008614 <USBD_FS_ConfigStrDescriptor+0x34>)
 80085f6:	4808      	ldr	r0, [pc, #32]	; (8008618 <USBD_FS_ConfigStrDescriptor+0x38>)
 80085f8:	f7ff fdb3 	bl	8008162 <USBD_GetString>
 80085fc:	e004      	b.n	8008608 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80085fe:	683a      	ldr	r2, [r7, #0]
 8008600:	4904      	ldr	r1, [pc, #16]	; (8008614 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008602:	4805      	ldr	r0, [pc, #20]	; (8008618 <USBD_FS_ConfigStrDescriptor+0x38>)
 8008604:	f7ff fdad 	bl	8008162 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008608:	4b02      	ldr	r3, [pc, #8]	; (8008614 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800860a:	4618      	mov	r0, r3
 800860c:	3708      	adds	r7, #8
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}
 8008612:	bf00      	nop
 8008614:	20001878 	.word	0x20001878
 8008618:	08009868 	.word	0x08009868

0800861c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b082      	sub	sp, #8
 8008620:	af00      	add	r7, sp, #0
 8008622:	4603      	mov	r3, r0
 8008624:	6039      	str	r1, [r7, #0]
 8008626:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008628:	79fb      	ldrb	r3, [r7, #7]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d105      	bne.n	800863a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800862e:	683a      	ldr	r2, [r7, #0]
 8008630:	4907      	ldr	r1, [pc, #28]	; (8008650 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008632:	4808      	ldr	r0, [pc, #32]	; (8008654 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008634:	f7ff fd95 	bl	8008162 <USBD_GetString>
 8008638:	e004      	b.n	8008644 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800863a:	683a      	ldr	r2, [r7, #0]
 800863c:	4904      	ldr	r1, [pc, #16]	; (8008650 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800863e:	4805      	ldr	r0, [pc, #20]	; (8008654 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008640:	f7ff fd8f 	bl	8008162 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008644:	4b02      	ldr	r3, [pc, #8]	; (8008650 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008646:	4618      	mov	r0, r3
 8008648:	3708      	adds	r7, #8
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}
 800864e:	bf00      	nop
 8008650:	20001878 	.word	0x20001878
 8008654:	08009874 	.word	0x08009874

08008658 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b084      	sub	sp, #16
 800865c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800865e:	4b0f      	ldr	r3, [pc, #60]	; (800869c <Get_SerialNum+0x44>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008664:	4b0e      	ldr	r3, [pc, #56]	; (80086a0 <Get_SerialNum+0x48>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800866a:	4b0e      	ldr	r3, [pc, #56]	; (80086a4 <Get_SerialNum+0x4c>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008670:	68fa      	ldr	r2, [r7, #12]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4413      	add	r3, r2
 8008676:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d009      	beq.n	8008692 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800867e:	2208      	movs	r2, #8
 8008680:	4909      	ldr	r1, [pc, #36]	; (80086a8 <Get_SerialNum+0x50>)
 8008682:	68f8      	ldr	r0, [r7, #12]
 8008684:	f000 f814 	bl	80086b0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008688:	2204      	movs	r2, #4
 800868a:	4908      	ldr	r1, [pc, #32]	; (80086ac <Get_SerialNum+0x54>)
 800868c:	68b8      	ldr	r0, [r7, #8]
 800868e:	f000 f80f 	bl	80086b0 <IntToUnicode>
  }
}
 8008692:	bf00      	nop
 8008694:	3710      	adds	r7, #16
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	bf00      	nop
 800869c:	1fff7a10 	.word	0x1fff7a10
 80086a0:	1fff7a14 	.word	0x1fff7a14
 80086a4:	1fff7a18 	.word	0x1fff7a18
 80086a8:	200003a2 	.word	0x200003a2
 80086ac:	200003b2 	.word	0x200003b2

080086b0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b087      	sub	sp, #28
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	60f8      	str	r0, [r7, #12]
 80086b8:	60b9      	str	r1, [r7, #8]
 80086ba:	4613      	mov	r3, r2
 80086bc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80086be:	2300      	movs	r3, #0
 80086c0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80086c2:	2300      	movs	r3, #0
 80086c4:	75fb      	strb	r3, [r7, #23]
 80086c6:	e027      	b.n	8008718 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	0f1b      	lsrs	r3, r3, #28
 80086cc:	2b09      	cmp	r3, #9
 80086ce:	d80b      	bhi.n	80086e8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	0f1b      	lsrs	r3, r3, #28
 80086d4:	b2da      	uxtb	r2, r3
 80086d6:	7dfb      	ldrb	r3, [r7, #23]
 80086d8:	005b      	lsls	r3, r3, #1
 80086da:	4619      	mov	r1, r3
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	440b      	add	r3, r1
 80086e0:	3230      	adds	r2, #48	; 0x30
 80086e2:	b2d2      	uxtb	r2, r2
 80086e4:	701a      	strb	r2, [r3, #0]
 80086e6:	e00a      	b.n	80086fe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	0f1b      	lsrs	r3, r3, #28
 80086ec:	b2da      	uxtb	r2, r3
 80086ee:	7dfb      	ldrb	r3, [r7, #23]
 80086f0:	005b      	lsls	r3, r3, #1
 80086f2:	4619      	mov	r1, r3
 80086f4:	68bb      	ldr	r3, [r7, #8]
 80086f6:	440b      	add	r3, r1
 80086f8:	3237      	adds	r2, #55	; 0x37
 80086fa:	b2d2      	uxtb	r2, r2
 80086fc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	011b      	lsls	r3, r3, #4
 8008702:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008704:	7dfb      	ldrb	r3, [r7, #23]
 8008706:	005b      	lsls	r3, r3, #1
 8008708:	3301      	adds	r3, #1
 800870a:	68ba      	ldr	r2, [r7, #8]
 800870c:	4413      	add	r3, r2
 800870e:	2200      	movs	r2, #0
 8008710:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008712:	7dfb      	ldrb	r3, [r7, #23]
 8008714:	3301      	adds	r3, #1
 8008716:	75fb      	strb	r3, [r7, #23]
 8008718:	7dfa      	ldrb	r2, [r7, #23]
 800871a:	79fb      	ldrb	r3, [r7, #7]
 800871c:	429a      	cmp	r2, r3
 800871e:	d3d3      	bcc.n	80086c8 <IntToUnicode+0x18>
  }
}
 8008720:	bf00      	nop
 8008722:	bf00      	nop
 8008724:	371c      	adds	r7, #28
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr
	...

08008730 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b08a      	sub	sp, #40	; 0x28
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008738:	f107 0314 	add.w	r3, r7, #20
 800873c:	2200      	movs	r2, #0
 800873e:	601a      	str	r2, [r3, #0]
 8008740:	605a      	str	r2, [r3, #4]
 8008742:	609a      	str	r2, [r3, #8]
 8008744:	60da      	str	r2, [r3, #12]
 8008746:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008750:	d13a      	bne.n	80087c8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008752:	2300      	movs	r3, #0
 8008754:	613b      	str	r3, [r7, #16]
 8008756:	4b1e      	ldr	r3, [pc, #120]	; (80087d0 <HAL_PCD_MspInit+0xa0>)
 8008758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800875a:	4a1d      	ldr	r2, [pc, #116]	; (80087d0 <HAL_PCD_MspInit+0xa0>)
 800875c:	f043 0301 	orr.w	r3, r3, #1
 8008760:	6313      	str	r3, [r2, #48]	; 0x30
 8008762:	4b1b      	ldr	r3, [pc, #108]	; (80087d0 <HAL_PCD_MspInit+0xa0>)
 8008764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008766:	f003 0301 	and.w	r3, r3, #1
 800876a:	613b      	str	r3, [r7, #16]
 800876c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800876e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8008772:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008774:	2302      	movs	r3, #2
 8008776:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008778:	2300      	movs	r3, #0
 800877a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800877c:	2303      	movs	r3, #3
 800877e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008780:	230a      	movs	r3, #10
 8008782:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008784:	f107 0314 	add.w	r3, r7, #20
 8008788:	4619      	mov	r1, r3
 800878a:	4812      	ldr	r0, [pc, #72]	; (80087d4 <HAL_PCD_MspInit+0xa4>)
 800878c:	f7fa f97e 	bl	8002a8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008790:	4b0f      	ldr	r3, [pc, #60]	; (80087d0 <HAL_PCD_MspInit+0xa0>)
 8008792:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008794:	4a0e      	ldr	r2, [pc, #56]	; (80087d0 <HAL_PCD_MspInit+0xa0>)
 8008796:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800879a:	6353      	str	r3, [r2, #52]	; 0x34
 800879c:	2300      	movs	r3, #0
 800879e:	60fb      	str	r3, [r7, #12]
 80087a0:	4b0b      	ldr	r3, [pc, #44]	; (80087d0 <HAL_PCD_MspInit+0xa0>)
 80087a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087a4:	4a0a      	ldr	r2, [pc, #40]	; (80087d0 <HAL_PCD_MspInit+0xa0>)
 80087a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80087aa:	6453      	str	r3, [r2, #68]	; 0x44
 80087ac:	4b08      	ldr	r3, [pc, #32]	; (80087d0 <HAL_PCD_MspInit+0xa0>)
 80087ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80087b4:	60fb      	str	r3, [r7, #12]
 80087b6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80087b8:	2200      	movs	r2, #0
 80087ba:	2100      	movs	r1, #0
 80087bc:	2043      	movs	r0, #67	; 0x43
 80087be:	f7fa f92a 	bl	8002a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80087c2:	2043      	movs	r0, #67	; 0x43
 80087c4:	f7fa f943 	bl	8002a4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80087c8:	bf00      	nop
 80087ca:	3728      	adds	r7, #40	; 0x28
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}
 80087d0:	40023800 	.word	0x40023800
 80087d4:	40020000 	.word	0x40020000

080087d8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b082      	sub	sp, #8
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80087ec:	4619      	mov	r1, r3
 80087ee:	4610      	mov	r0, r2
 80087f0:	f7fe fcd0 	bl	8007194 <USBD_LL_SetupStage>
}
 80087f4:	bf00      	nop
 80087f6:	3708      	adds	r7, #8
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b082      	sub	sp, #8
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
 8008804:	460b      	mov	r3, r1
 8008806:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800880e:	78fa      	ldrb	r2, [r7, #3]
 8008810:	6879      	ldr	r1, [r7, #4]
 8008812:	4613      	mov	r3, r2
 8008814:	00db      	lsls	r3, r3, #3
 8008816:	1a9b      	subs	r3, r3, r2
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	440b      	add	r3, r1
 800881c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008820:	681a      	ldr	r2, [r3, #0]
 8008822:	78fb      	ldrb	r3, [r7, #3]
 8008824:	4619      	mov	r1, r3
 8008826:	f7fe fd0a 	bl	800723e <USBD_LL_DataOutStage>
}
 800882a:	bf00      	nop
 800882c:	3708      	adds	r7, #8
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}

08008832 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008832:	b580      	push	{r7, lr}
 8008834:	b082      	sub	sp, #8
 8008836:	af00      	add	r7, sp, #0
 8008838:	6078      	str	r0, [r7, #4]
 800883a:	460b      	mov	r3, r1
 800883c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8008844:	78fa      	ldrb	r2, [r7, #3]
 8008846:	6879      	ldr	r1, [r7, #4]
 8008848:	4613      	mov	r3, r2
 800884a:	00db      	lsls	r3, r3, #3
 800884c:	1a9b      	subs	r3, r3, r2
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	440b      	add	r3, r1
 8008852:	3348      	adds	r3, #72	; 0x48
 8008854:	681a      	ldr	r2, [r3, #0]
 8008856:	78fb      	ldrb	r3, [r7, #3]
 8008858:	4619      	mov	r1, r3
 800885a:	f7fe fd53 	bl	8007304 <USBD_LL_DataInStage>
}
 800885e:	bf00      	nop
 8008860:	3708      	adds	r7, #8
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}

08008866 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008866:	b580      	push	{r7, lr}
 8008868:	b082      	sub	sp, #8
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008874:	4618      	mov	r0, r3
 8008876:	f7fe fe67 	bl	8007548 <USBD_LL_SOF>
}
 800887a:	bf00      	nop
 800887c:	3708      	adds	r7, #8
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}

08008882 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008882:	b580      	push	{r7, lr}
 8008884:	b084      	sub	sp, #16
 8008886:	af00      	add	r7, sp, #0
 8008888:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800888a:	2301      	movs	r3, #1
 800888c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	68db      	ldr	r3, [r3, #12]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d102      	bne.n	800889c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008896:	2300      	movs	r3, #0
 8008898:	73fb      	strb	r3, [r7, #15]
 800889a:	e008      	b.n	80088ae <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	68db      	ldr	r3, [r3, #12]
 80088a0:	2b02      	cmp	r3, #2
 80088a2:	d102      	bne.n	80088aa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80088a4:	2301      	movs	r3, #1
 80088a6:	73fb      	strb	r3, [r7, #15]
 80088a8:	e001      	b.n	80088ae <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80088aa:	f7f9 f855 	bl	8001958 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80088b4:	7bfa      	ldrb	r2, [r7, #15]
 80088b6:	4611      	mov	r1, r2
 80088b8:	4618      	mov	r0, r3
 80088ba:	f7fe fe07 	bl	80074cc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80088c4:	4618      	mov	r0, r3
 80088c6:	f7fe fdb3 	bl	8007430 <USBD_LL_Reset>
}
 80088ca:	bf00      	nop
 80088cc:	3710      	adds	r7, #16
 80088ce:	46bd      	mov	sp, r7
 80088d0:	bd80      	pop	{r7, pc}
	...

080088d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b082      	sub	sp, #8
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80088e2:	4618      	mov	r0, r3
 80088e4:	f7fe fe02 	bl	80074ec <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	6812      	ldr	r2, [r2, #0]
 80088f6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80088fa:	f043 0301 	orr.w	r3, r3, #1
 80088fe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6a1b      	ldr	r3, [r3, #32]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d005      	beq.n	8008914 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008908:	4b04      	ldr	r3, [pc, #16]	; (800891c <HAL_PCD_SuspendCallback+0x48>)
 800890a:	691b      	ldr	r3, [r3, #16]
 800890c:	4a03      	ldr	r2, [pc, #12]	; (800891c <HAL_PCD_SuspendCallback+0x48>)
 800890e:	f043 0306 	orr.w	r3, r3, #6
 8008912:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008914:	bf00      	nop
 8008916:	3708      	adds	r7, #8
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}
 800891c:	e000ed00 	.word	0xe000ed00

08008920 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b082      	sub	sp, #8
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800892e:	4618      	mov	r0, r3
 8008930:	f7fe fdf2 	bl	8007518 <USBD_LL_Resume>
}
 8008934:	bf00      	nop
 8008936:	3708      	adds	r7, #8
 8008938:	46bd      	mov	sp, r7
 800893a:	bd80      	pop	{r7, pc}

0800893c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b082      	sub	sp, #8
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	460b      	mov	r3, r1
 8008946:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800894e:	78fa      	ldrb	r2, [r7, #3]
 8008950:	4611      	mov	r1, r2
 8008952:	4618      	mov	r0, r3
 8008954:	f7fe fe40 	bl	80075d8 <USBD_LL_IsoOUTIncomplete>
}
 8008958:	bf00      	nop
 800895a:	3708      	adds	r7, #8
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}

08008960 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008960:	b580      	push	{r7, lr}
 8008962:	b082      	sub	sp, #8
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
 8008968:	460b      	mov	r3, r1
 800896a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008972:	78fa      	ldrb	r2, [r7, #3]
 8008974:	4611      	mov	r1, r2
 8008976:	4618      	mov	r0, r3
 8008978:	f7fe fe08 	bl	800758c <USBD_LL_IsoINIncomplete>
}
 800897c:	bf00      	nop
 800897e:	3708      	adds	r7, #8
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b082      	sub	sp, #8
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008992:	4618      	mov	r0, r3
 8008994:	f7fe fe46 	bl	8007624 <USBD_LL_DevConnected>
}
 8008998:	bf00      	nop
 800899a:	3708      	adds	r7, #8
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}

080089a0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b082      	sub	sp, #8
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80089ae:	4618      	mov	r0, r3
 80089b0:	f7fe fe43 	bl	800763a <USBD_LL_DevDisconnected>
}
 80089b4:	bf00      	nop
 80089b6:	3708      	adds	r7, #8
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b082      	sub	sp, #8
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	781b      	ldrb	r3, [r3, #0]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d13c      	bne.n	8008a46 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80089cc:	4a20      	ldr	r2, [pc, #128]	; (8008a50 <USBD_LL_Init+0x94>)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	4a1e      	ldr	r2, [pc, #120]	; (8008a50 <USBD_LL_Init+0x94>)
 80089d8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80089dc:	4b1c      	ldr	r3, [pc, #112]	; (8008a50 <USBD_LL_Init+0x94>)
 80089de:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80089e2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80089e4:	4b1a      	ldr	r3, [pc, #104]	; (8008a50 <USBD_LL_Init+0x94>)
 80089e6:	2204      	movs	r2, #4
 80089e8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80089ea:	4b19      	ldr	r3, [pc, #100]	; (8008a50 <USBD_LL_Init+0x94>)
 80089ec:	2202      	movs	r2, #2
 80089ee:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80089f0:	4b17      	ldr	r3, [pc, #92]	; (8008a50 <USBD_LL_Init+0x94>)
 80089f2:	2200      	movs	r2, #0
 80089f4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80089f6:	4b16      	ldr	r3, [pc, #88]	; (8008a50 <USBD_LL_Init+0x94>)
 80089f8:	2202      	movs	r2, #2
 80089fa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80089fc:	4b14      	ldr	r3, [pc, #80]	; (8008a50 <USBD_LL_Init+0x94>)
 80089fe:	2200      	movs	r2, #0
 8008a00:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008a02:	4b13      	ldr	r3, [pc, #76]	; (8008a50 <USBD_LL_Init+0x94>)
 8008a04:	2200      	movs	r2, #0
 8008a06:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008a08:	4b11      	ldr	r3, [pc, #68]	; (8008a50 <USBD_LL_Init+0x94>)
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008a0e:	4b10      	ldr	r3, [pc, #64]	; (8008a50 <USBD_LL_Init+0x94>)
 8008a10:	2200      	movs	r2, #0
 8008a12:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008a14:	4b0e      	ldr	r3, [pc, #56]	; (8008a50 <USBD_LL_Init+0x94>)
 8008a16:	2200      	movs	r2, #0
 8008a18:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008a1a:	480d      	ldr	r0, [pc, #52]	; (8008a50 <USBD_LL_Init+0x94>)
 8008a1c:	f7fa f9eb 	bl	8002df6 <HAL_PCD_Init>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d001      	beq.n	8008a2a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008a26:	f7f8 ff97 	bl	8001958 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008a2a:	2180      	movs	r1, #128	; 0x80
 8008a2c:	4808      	ldr	r0, [pc, #32]	; (8008a50 <USBD_LL_Init+0x94>)
 8008a2e:	f7fb fb48 	bl	80040c2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008a32:	2240      	movs	r2, #64	; 0x40
 8008a34:	2100      	movs	r1, #0
 8008a36:	4806      	ldr	r0, [pc, #24]	; (8008a50 <USBD_LL_Init+0x94>)
 8008a38:	f7fb fafc 	bl	8004034 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008a3c:	2280      	movs	r2, #128	; 0x80
 8008a3e:	2101      	movs	r1, #1
 8008a40:	4803      	ldr	r0, [pc, #12]	; (8008a50 <USBD_LL_Init+0x94>)
 8008a42:	f7fb faf7 	bl	8004034 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008a46:	2300      	movs	r3, #0
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3708      	adds	r7, #8
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}
 8008a50:	20001a78 	.word	0x20001a78

08008a54 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b084      	sub	sp, #16
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008a60:	2300      	movs	r3, #0
 8008a62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	f7fa fae0 	bl	8003030 <HAL_PCD_Start>
 8008a70:	4603      	mov	r3, r0
 8008a72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008a74:	7bfb      	ldrb	r3, [r7, #15]
 8008a76:	4618      	mov	r0, r3
 8008a78:	f000 f942 	bl	8008d00 <USBD_Get_USB_Status>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a80:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3710      	adds	r7, #16
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}

08008a8a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008a8a:	b580      	push	{r7, lr}
 8008a8c:	b084      	sub	sp, #16
 8008a8e:	af00      	add	r7, sp, #0
 8008a90:	6078      	str	r0, [r7, #4]
 8008a92:	4608      	mov	r0, r1
 8008a94:	4611      	mov	r1, r2
 8008a96:	461a      	mov	r2, r3
 8008a98:	4603      	mov	r3, r0
 8008a9a:	70fb      	strb	r3, [r7, #3]
 8008a9c:	460b      	mov	r3, r1
 8008a9e:	70bb      	strb	r3, [r7, #2]
 8008aa0:	4613      	mov	r3, r2
 8008aa2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008ab2:	78bb      	ldrb	r3, [r7, #2]
 8008ab4:	883a      	ldrh	r2, [r7, #0]
 8008ab6:	78f9      	ldrb	r1, [r7, #3]
 8008ab8:	f7fa fec4 	bl	8003844 <HAL_PCD_EP_Open>
 8008abc:	4603      	mov	r3, r0
 8008abe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008ac0:	7bfb      	ldrb	r3, [r7, #15]
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f000 f91c 	bl	8008d00 <USBD_Get_USB_Status>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008acc:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ace:	4618      	mov	r0, r3
 8008ad0:	3710      	adds	r7, #16
 8008ad2:	46bd      	mov	sp, r7
 8008ad4:	bd80      	pop	{r7, pc}

08008ad6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008ad6:	b580      	push	{r7, lr}
 8008ad8:	b084      	sub	sp, #16
 8008ada:	af00      	add	r7, sp, #0
 8008adc:	6078      	str	r0, [r7, #4]
 8008ade:	460b      	mov	r3, r1
 8008ae0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008af0:	78fa      	ldrb	r2, [r7, #3]
 8008af2:	4611      	mov	r1, r2
 8008af4:	4618      	mov	r0, r3
 8008af6:	f7fa ff0d 	bl	8003914 <HAL_PCD_EP_Close>
 8008afa:	4603      	mov	r3, r0
 8008afc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008afe:	7bfb      	ldrb	r3, [r7, #15]
 8008b00:	4618      	mov	r0, r3
 8008b02:	f000 f8fd 	bl	8008d00 <USBD_Get_USB_Status>
 8008b06:	4603      	mov	r3, r0
 8008b08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3710      	adds	r7, #16
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b14:	b580      	push	{r7, lr}
 8008b16:	b084      	sub	sp, #16
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
 8008b1c:	460b      	mov	r3, r1
 8008b1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b20:	2300      	movs	r3, #0
 8008b22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b24:	2300      	movs	r3, #0
 8008b26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008b2e:	78fa      	ldrb	r2, [r7, #3]
 8008b30:	4611      	mov	r1, r2
 8008b32:	4618      	mov	r0, r3
 8008b34:	f7fa ffe5 	bl	8003b02 <HAL_PCD_EP_SetStall>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b3c:	7bfb      	ldrb	r3, [r7, #15]
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f000 f8de 	bl	8008d00 <USBD_Get_USB_Status>
 8008b44:	4603      	mov	r3, r0
 8008b46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b48:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3710      	adds	r7, #16
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}

08008b52 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b52:	b580      	push	{r7, lr}
 8008b54:	b084      	sub	sp, #16
 8008b56:	af00      	add	r7, sp, #0
 8008b58:	6078      	str	r0, [r7, #4]
 8008b5a:	460b      	mov	r3, r1
 8008b5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008b62:	2300      	movs	r3, #0
 8008b64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008b6c:	78fa      	ldrb	r2, [r7, #3]
 8008b6e:	4611      	mov	r1, r2
 8008b70:	4618      	mov	r0, r3
 8008b72:	f7fb f82a 	bl	8003bca <HAL_PCD_EP_ClrStall>
 8008b76:	4603      	mov	r3, r0
 8008b78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008b7a:	7bfb      	ldrb	r3, [r7, #15]
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	f000 f8bf 	bl	8008d00 <USBD_Get_USB_Status>
 8008b82:	4603      	mov	r3, r0
 8008b84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b86:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3710      	adds	r7, #16
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b085      	sub	sp, #20
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
 8008b98:	460b      	mov	r3, r1
 8008b9a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008ba2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008ba4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	da0b      	bge.n	8008bc4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008bac:	78fb      	ldrb	r3, [r7, #3]
 8008bae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008bb2:	68f9      	ldr	r1, [r7, #12]
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	00db      	lsls	r3, r3, #3
 8008bb8:	1a9b      	subs	r3, r3, r2
 8008bba:	009b      	lsls	r3, r3, #2
 8008bbc:	440b      	add	r3, r1
 8008bbe:	333e      	adds	r3, #62	; 0x3e
 8008bc0:	781b      	ldrb	r3, [r3, #0]
 8008bc2:	e00b      	b.n	8008bdc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008bc4:	78fb      	ldrb	r3, [r7, #3]
 8008bc6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008bca:	68f9      	ldr	r1, [r7, #12]
 8008bcc:	4613      	mov	r3, r2
 8008bce:	00db      	lsls	r3, r3, #3
 8008bd0:	1a9b      	subs	r3, r3, r2
 8008bd2:	009b      	lsls	r3, r3, #2
 8008bd4:	440b      	add	r3, r1
 8008bd6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008bda:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008bdc:	4618      	mov	r0, r3
 8008bde:	3714      	adds	r7, #20
 8008be0:	46bd      	mov	sp, r7
 8008be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be6:	4770      	bx	lr

08008be8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b084      	sub	sp, #16
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	460b      	mov	r3, r1
 8008bf2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008c02:	78fa      	ldrb	r2, [r7, #3]
 8008c04:	4611      	mov	r1, r2
 8008c06:	4618      	mov	r0, r3
 8008c08:	f7fa fdf7 	bl	80037fa <HAL_PCD_SetAddress>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c10:	7bfb      	ldrb	r3, [r7, #15]
 8008c12:	4618      	mov	r0, r3
 8008c14:	f000 f874 	bl	8008d00 <USBD_Get_USB_Status>
 8008c18:	4603      	mov	r3, r0
 8008c1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c1e:	4618      	mov	r0, r3
 8008c20:	3710      	adds	r7, #16
 8008c22:	46bd      	mov	sp, r7
 8008c24:	bd80      	pop	{r7, pc}

08008c26 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008c26:	b580      	push	{r7, lr}
 8008c28:	b086      	sub	sp, #24
 8008c2a:	af00      	add	r7, sp, #0
 8008c2c:	60f8      	str	r0, [r7, #12]
 8008c2e:	607a      	str	r2, [r7, #4]
 8008c30:	603b      	str	r3, [r7, #0]
 8008c32:	460b      	mov	r3, r1
 8008c34:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c36:	2300      	movs	r3, #0
 8008c38:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008c44:	7af9      	ldrb	r1, [r7, #11]
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	687a      	ldr	r2, [r7, #4]
 8008c4a:	f7fa ff10 	bl	8003a6e <HAL_PCD_EP_Transmit>
 8008c4e:	4603      	mov	r3, r0
 8008c50:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c52:	7dfb      	ldrb	r3, [r7, #23]
 8008c54:	4618      	mov	r0, r3
 8008c56:	f000 f853 	bl	8008d00 <USBD_Get_USB_Status>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008c5e:	7dbb      	ldrb	r3, [r7, #22]
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	3718      	adds	r7, #24
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}

08008c68 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b086      	sub	sp, #24
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	60f8      	str	r0, [r7, #12]
 8008c70:	607a      	str	r2, [r7, #4]
 8008c72:	603b      	str	r3, [r7, #0]
 8008c74:	460b      	mov	r3, r1
 8008c76:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8008c86:	7af9      	ldrb	r1, [r7, #11]
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	687a      	ldr	r2, [r7, #4]
 8008c8c:	f7fa fe8c 	bl	80039a8 <HAL_PCD_EP_Receive>
 8008c90:	4603      	mov	r3, r0
 8008c92:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008c94:	7dfb      	ldrb	r3, [r7, #23]
 8008c96:	4618      	mov	r0, r3
 8008c98:	f000 f832 	bl	8008d00 <USBD_Get_USB_Status>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008ca0:	7dbb      	ldrb	r3, [r7, #22]
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3718      	adds	r7, #24
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b082      	sub	sp, #8
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
 8008cb2:	460b      	mov	r3, r1
 8008cb4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008cbc:	78fa      	ldrb	r2, [r7, #3]
 8008cbe:	4611      	mov	r1, r2
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f7fa febc 	bl	8003a3e <HAL_PCD_EP_GetRxCount>
 8008cc6:	4603      	mov	r3, r0
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3708      	adds	r7, #8
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b083      	sub	sp, #12
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008cd8:	4b03      	ldr	r3, [pc, #12]	; (8008ce8 <USBD_static_malloc+0x18>)
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	370c      	adds	r7, #12
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce4:	4770      	bx	lr
 8008ce6:	bf00      	nop
 8008ce8:	20001e80 	.word	0x20001e80

08008cec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b083      	sub	sp, #12
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]

}
 8008cf4:	bf00      	nop
 8008cf6:	370c      	adds	r7, #12
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfe:	4770      	bx	lr

08008d00 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008d00:	b480      	push	{r7}
 8008d02:	b085      	sub	sp, #20
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	4603      	mov	r3, r0
 8008d08:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008d0e:	79fb      	ldrb	r3, [r7, #7]
 8008d10:	2b03      	cmp	r3, #3
 8008d12:	d817      	bhi.n	8008d44 <USBD_Get_USB_Status+0x44>
 8008d14:	a201      	add	r2, pc, #4	; (adr r2, 8008d1c <USBD_Get_USB_Status+0x1c>)
 8008d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d1a:	bf00      	nop
 8008d1c:	08008d2d 	.word	0x08008d2d
 8008d20:	08008d33 	.word	0x08008d33
 8008d24:	08008d39 	.word	0x08008d39
 8008d28:	08008d3f 	.word	0x08008d3f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	73fb      	strb	r3, [r7, #15]
    break;
 8008d30:	e00b      	b.n	8008d4a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008d32:	2303      	movs	r3, #3
 8008d34:	73fb      	strb	r3, [r7, #15]
    break;
 8008d36:	e008      	b.n	8008d4a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	73fb      	strb	r3, [r7, #15]
    break;
 8008d3c:	e005      	b.n	8008d4a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008d3e:	2303      	movs	r3, #3
 8008d40:	73fb      	strb	r3, [r7, #15]
    break;
 8008d42:	e002      	b.n	8008d4a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008d44:	2303      	movs	r3, #3
 8008d46:	73fb      	strb	r3, [r7, #15]
    break;
 8008d48:	bf00      	nop
  }
  return usb_status;
 8008d4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3714      	adds	r7, #20
 8008d50:	46bd      	mov	sp, r7
 8008d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d56:	4770      	bx	lr

08008d58 <atoi>:
 8008d58:	220a      	movs	r2, #10
 8008d5a:	2100      	movs	r1, #0
 8008d5c:	f000 b8d4 	b.w	8008f08 <strtol>

08008d60 <__errno>:
 8008d60:	4b01      	ldr	r3, [pc, #4]	; (8008d68 <__errno+0x8>)
 8008d62:	6818      	ldr	r0, [r3, #0]
 8008d64:	4770      	bx	lr
 8008d66:	bf00      	nop
 8008d68:	200003bc 	.word	0x200003bc

08008d6c <__libc_init_array>:
 8008d6c:	b570      	push	{r4, r5, r6, lr}
 8008d6e:	4d0d      	ldr	r5, [pc, #52]	; (8008da4 <__libc_init_array+0x38>)
 8008d70:	4c0d      	ldr	r4, [pc, #52]	; (8008da8 <__libc_init_array+0x3c>)
 8008d72:	1b64      	subs	r4, r4, r5
 8008d74:	10a4      	asrs	r4, r4, #2
 8008d76:	2600      	movs	r6, #0
 8008d78:	42a6      	cmp	r6, r4
 8008d7a:	d109      	bne.n	8008d90 <__libc_init_array+0x24>
 8008d7c:	4d0b      	ldr	r5, [pc, #44]	; (8008dac <__libc_init_array+0x40>)
 8008d7e:	4c0c      	ldr	r4, [pc, #48]	; (8008db0 <__libc_init_array+0x44>)
 8008d80:	f000 fd1a 	bl	80097b8 <_init>
 8008d84:	1b64      	subs	r4, r4, r5
 8008d86:	10a4      	asrs	r4, r4, #2
 8008d88:	2600      	movs	r6, #0
 8008d8a:	42a6      	cmp	r6, r4
 8008d8c:	d105      	bne.n	8008d9a <__libc_init_array+0x2e>
 8008d8e:	bd70      	pop	{r4, r5, r6, pc}
 8008d90:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d94:	4798      	blx	r3
 8008d96:	3601      	adds	r6, #1
 8008d98:	e7ee      	b.n	8008d78 <__libc_init_array+0xc>
 8008d9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008d9e:	4798      	blx	r3
 8008da0:	3601      	adds	r6, #1
 8008da2:	e7f2      	b.n	8008d8a <__libc_init_array+0x1e>
 8008da4:	080099d8 	.word	0x080099d8
 8008da8:	080099d8 	.word	0x080099d8
 8008dac:	080099d8 	.word	0x080099d8
 8008db0:	080099dc 	.word	0x080099dc

08008db4 <memset>:
 8008db4:	4402      	add	r2, r0
 8008db6:	4603      	mov	r3, r0
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d100      	bne.n	8008dbe <memset+0xa>
 8008dbc:	4770      	bx	lr
 8008dbe:	f803 1b01 	strb.w	r1, [r3], #1
 8008dc2:	e7f9      	b.n	8008db8 <memset+0x4>

08008dc4 <siprintf>:
 8008dc4:	b40e      	push	{r1, r2, r3}
 8008dc6:	b500      	push	{lr}
 8008dc8:	b09c      	sub	sp, #112	; 0x70
 8008dca:	ab1d      	add	r3, sp, #116	; 0x74
 8008dcc:	9002      	str	r0, [sp, #8]
 8008dce:	9006      	str	r0, [sp, #24]
 8008dd0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008dd4:	4809      	ldr	r0, [pc, #36]	; (8008dfc <siprintf+0x38>)
 8008dd6:	9107      	str	r1, [sp, #28]
 8008dd8:	9104      	str	r1, [sp, #16]
 8008dda:	4909      	ldr	r1, [pc, #36]	; (8008e00 <siprintf+0x3c>)
 8008ddc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008de0:	9105      	str	r1, [sp, #20]
 8008de2:	6800      	ldr	r0, [r0, #0]
 8008de4:	9301      	str	r3, [sp, #4]
 8008de6:	a902      	add	r1, sp, #8
 8008de8:	f000 f8f4 	bl	8008fd4 <_svfiprintf_r>
 8008dec:	9b02      	ldr	r3, [sp, #8]
 8008dee:	2200      	movs	r2, #0
 8008df0:	701a      	strb	r2, [r3, #0]
 8008df2:	b01c      	add	sp, #112	; 0x70
 8008df4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008df8:	b003      	add	sp, #12
 8008dfa:	4770      	bx	lr
 8008dfc:	200003bc 	.word	0x200003bc
 8008e00:	ffff0208 	.word	0xffff0208

08008e04 <_strtol_l.constprop.0>:
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e0a:	d001      	beq.n	8008e10 <_strtol_l.constprop.0+0xc>
 8008e0c:	2b24      	cmp	r3, #36	; 0x24
 8008e0e:	d906      	bls.n	8008e1e <_strtol_l.constprop.0+0x1a>
 8008e10:	f7ff ffa6 	bl	8008d60 <__errno>
 8008e14:	2316      	movs	r3, #22
 8008e16:	6003      	str	r3, [r0, #0]
 8008e18:	2000      	movs	r0, #0
 8008e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e1e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008f04 <_strtol_l.constprop.0+0x100>
 8008e22:	460d      	mov	r5, r1
 8008e24:	462e      	mov	r6, r5
 8008e26:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e2a:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008e2e:	f017 0708 	ands.w	r7, r7, #8
 8008e32:	d1f7      	bne.n	8008e24 <_strtol_l.constprop.0+0x20>
 8008e34:	2c2d      	cmp	r4, #45	; 0x2d
 8008e36:	d132      	bne.n	8008e9e <_strtol_l.constprop.0+0x9a>
 8008e38:	782c      	ldrb	r4, [r5, #0]
 8008e3a:	2701      	movs	r7, #1
 8008e3c:	1cb5      	adds	r5, r6, #2
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d05b      	beq.n	8008efa <_strtol_l.constprop.0+0xf6>
 8008e42:	2b10      	cmp	r3, #16
 8008e44:	d109      	bne.n	8008e5a <_strtol_l.constprop.0+0x56>
 8008e46:	2c30      	cmp	r4, #48	; 0x30
 8008e48:	d107      	bne.n	8008e5a <_strtol_l.constprop.0+0x56>
 8008e4a:	782c      	ldrb	r4, [r5, #0]
 8008e4c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008e50:	2c58      	cmp	r4, #88	; 0x58
 8008e52:	d14d      	bne.n	8008ef0 <_strtol_l.constprop.0+0xec>
 8008e54:	786c      	ldrb	r4, [r5, #1]
 8008e56:	2310      	movs	r3, #16
 8008e58:	3502      	adds	r5, #2
 8008e5a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008e5e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008e62:	f04f 0c00 	mov.w	ip, #0
 8008e66:	fbb8 f9f3 	udiv	r9, r8, r3
 8008e6a:	4666      	mov	r6, ip
 8008e6c:	fb03 8a19 	mls	sl, r3, r9, r8
 8008e70:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008e74:	f1be 0f09 	cmp.w	lr, #9
 8008e78:	d816      	bhi.n	8008ea8 <_strtol_l.constprop.0+0xa4>
 8008e7a:	4674      	mov	r4, lr
 8008e7c:	42a3      	cmp	r3, r4
 8008e7e:	dd24      	ble.n	8008eca <_strtol_l.constprop.0+0xc6>
 8008e80:	f1bc 0f00 	cmp.w	ip, #0
 8008e84:	db1e      	blt.n	8008ec4 <_strtol_l.constprop.0+0xc0>
 8008e86:	45b1      	cmp	r9, r6
 8008e88:	d31c      	bcc.n	8008ec4 <_strtol_l.constprop.0+0xc0>
 8008e8a:	d101      	bne.n	8008e90 <_strtol_l.constprop.0+0x8c>
 8008e8c:	45a2      	cmp	sl, r4
 8008e8e:	db19      	blt.n	8008ec4 <_strtol_l.constprop.0+0xc0>
 8008e90:	fb06 4603 	mla	r6, r6, r3, r4
 8008e94:	f04f 0c01 	mov.w	ip, #1
 8008e98:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008e9c:	e7e8      	b.n	8008e70 <_strtol_l.constprop.0+0x6c>
 8008e9e:	2c2b      	cmp	r4, #43	; 0x2b
 8008ea0:	bf04      	itt	eq
 8008ea2:	782c      	ldrbeq	r4, [r5, #0]
 8008ea4:	1cb5      	addeq	r5, r6, #2
 8008ea6:	e7ca      	b.n	8008e3e <_strtol_l.constprop.0+0x3a>
 8008ea8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008eac:	f1be 0f19 	cmp.w	lr, #25
 8008eb0:	d801      	bhi.n	8008eb6 <_strtol_l.constprop.0+0xb2>
 8008eb2:	3c37      	subs	r4, #55	; 0x37
 8008eb4:	e7e2      	b.n	8008e7c <_strtol_l.constprop.0+0x78>
 8008eb6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008eba:	f1be 0f19 	cmp.w	lr, #25
 8008ebe:	d804      	bhi.n	8008eca <_strtol_l.constprop.0+0xc6>
 8008ec0:	3c57      	subs	r4, #87	; 0x57
 8008ec2:	e7db      	b.n	8008e7c <_strtol_l.constprop.0+0x78>
 8008ec4:	f04f 3cff 	mov.w	ip, #4294967295
 8008ec8:	e7e6      	b.n	8008e98 <_strtol_l.constprop.0+0x94>
 8008eca:	f1bc 0f00 	cmp.w	ip, #0
 8008ece:	da05      	bge.n	8008edc <_strtol_l.constprop.0+0xd8>
 8008ed0:	2322      	movs	r3, #34	; 0x22
 8008ed2:	6003      	str	r3, [r0, #0]
 8008ed4:	4646      	mov	r6, r8
 8008ed6:	b942      	cbnz	r2, 8008eea <_strtol_l.constprop.0+0xe6>
 8008ed8:	4630      	mov	r0, r6
 8008eda:	e79e      	b.n	8008e1a <_strtol_l.constprop.0+0x16>
 8008edc:	b107      	cbz	r7, 8008ee0 <_strtol_l.constprop.0+0xdc>
 8008ede:	4276      	negs	r6, r6
 8008ee0:	2a00      	cmp	r2, #0
 8008ee2:	d0f9      	beq.n	8008ed8 <_strtol_l.constprop.0+0xd4>
 8008ee4:	f1bc 0f00 	cmp.w	ip, #0
 8008ee8:	d000      	beq.n	8008eec <_strtol_l.constprop.0+0xe8>
 8008eea:	1e69      	subs	r1, r5, #1
 8008eec:	6011      	str	r1, [r2, #0]
 8008eee:	e7f3      	b.n	8008ed8 <_strtol_l.constprop.0+0xd4>
 8008ef0:	2430      	movs	r4, #48	; 0x30
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d1b1      	bne.n	8008e5a <_strtol_l.constprop.0+0x56>
 8008ef6:	2308      	movs	r3, #8
 8008ef8:	e7af      	b.n	8008e5a <_strtol_l.constprop.0+0x56>
 8008efa:	2c30      	cmp	r4, #48	; 0x30
 8008efc:	d0a5      	beq.n	8008e4a <_strtol_l.constprop.0+0x46>
 8008efe:	230a      	movs	r3, #10
 8008f00:	e7ab      	b.n	8008e5a <_strtol_l.constprop.0+0x56>
 8008f02:	bf00      	nop
 8008f04:	0800989d 	.word	0x0800989d

08008f08 <strtol>:
 8008f08:	4613      	mov	r3, r2
 8008f0a:	460a      	mov	r2, r1
 8008f0c:	4601      	mov	r1, r0
 8008f0e:	4802      	ldr	r0, [pc, #8]	; (8008f18 <strtol+0x10>)
 8008f10:	6800      	ldr	r0, [r0, #0]
 8008f12:	f7ff bf77 	b.w	8008e04 <_strtol_l.constprop.0>
 8008f16:	bf00      	nop
 8008f18:	200003bc 	.word	0x200003bc

08008f1c <__ssputs_r>:
 8008f1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f20:	688e      	ldr	r6, [r1, #8]
 8008f22:	429e      	cmp	r6, r3
 8008f24:	4682      	mov	sl, r0
 8008f26:	460c      	mov	r4, r1
 8008f28:	4690      	mov	r8, r2
 8008f2a:	461f      	mov	r7, r3
 8008f2c:	d838      	bhi.n	8008fa0 <__ssputs_r+0x84>
 8008f2e:	898a      	ldrh	r2, [r1, #12]
 8008f30:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008f34:	d032      	beq.n	8008f9c <__ssputs_r+0x80>
 8008f36:	6825      	ldr	r5, [r4, #0]
 8008f38:	6909      	ldr	r1, [r1, #16]
 8008f3a:	eba5 0901 	sub.w	r9, r5, r1
 8008f3e:	6965      	ldr	r5, [r4, #20]
 8008f40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f44:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f48:	3301      	adds	r3, #1
 8008f4a:	444b      	add	r3, r9
 8008f4c:	106d      	asrs	r5, r5, #1
 8008f4e:	429d      	cmp	r5, r3
 8008f50:	bf38      	it	cc
 8008f52:	461d      	movcc	r5, r3
 8008f54:	0553      	lsls	r3, r2, #21
 8008f56:	d531      	bpl.n	8008fbc <__ssputs_r+0xa0>
 8008f58:	4629      	mov	r1, r5
 8008f5a:	f000 fb63 	bl	8009624 <_malloc_r>
 8008f5e:	4606      	mov	r6, r0
 8008f60:	b950      	cbnz	r0, 8008f78 <__ssputs_r+0x5c>
 8008f62:	230c      	movs	r3, #12
 8008f64:	f8ca 3000 	str.w	r3, [sl]
 8008f68:	89a3      	ldrh	r3, [r4, #12]
 8008f6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f6e:	81a3      	strh	r3, [r4, #12]
 8008f70:	f04f 30ff 	mov.w	r0, #4294967295
 8008f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f78:	6921      	ldr	r1, [r4, #16]
 8008f7a:	464a      	mov	r2, r9
 8008f7c:	f000 fabe 	bl	80094fc <memcpy>
 8008f80:	89a3      	ldrh	r3, [r4, #12]
 8008f82:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008f86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f8a:	81a3      	strh	r3, [r4, #12]
 8008f8c:	6126      	str	r6, [r4, #16]
 8008f8e:	6165      	str	r5, [r4, #20]
 8008f90:	444e      	add	r6, r9
 8008f92:	eba5 0509 	sub.w	r5, r5, r9
 8008f96:	6026      	str	r6, [r4, #0]
 8008f98:	60a5      	str	r5, [r4, #8]
 8008f9a:	463e      	mov	r6, r7
 8008f9c:	42be      	cmp	r6, r7
 8008f9e:	d900      	bls.n	8008fa2 <__ssputs_r+0x86>
 8008fa0:	463e      	mov	r6, r7
 8008fa2:	6820      	ldr	r0, [r4, #0]
 8008fa4:	4632      	mov	r2, r6
 8008fa6:	4641      	mov	r1, r8
 8008fa8:	f000 fab6 	bl	8009518 <memmove>
 8008fac:	68a3      	ldr	r3, [r4, #8]
 8008fae:	1b9b      	subs	r3, r3, r6
 8008fb0:	60a3      	str	r3, [r4, #8]
 8008fb2:	6823      	ldr	r3, [r4, #0]
 8008fb4:	4433      	add	r3, r6
 8008fb6:	6023      	str	r3, [r4, #0]
 8008fb8:	2000      	movs	r0, #0
 8008fba:	e7db      	b.n	8008f74 <__ssputs_r+0x58>
 8008fbc:	462a      	mov	r2, r5
 8008fbe:	f000 fba5 	bl	800970c <_realloc_r>
 8008fc2:	4606      	mov	r6, r0
 8008fc4:	2800      	cmp	r0, #0
 8008fc6:	d1e1      	bne.n	8008f8c <__ssputs_r+0x70>
 8008fc8:	6921      	ldr	r1, [r4, #16]
 8008fca:	4650      	mov	r0, sl
 8008fcc:	f000 fabe 	bl	800954c <_free_r>
 8008fd0:	e7c7      	b.n	8008f62 <__ssputs_r+0x46>
	...

08008fd4 <_svfiprintf_r>:
 8008fd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd8:	4698      	mov	r8, r3
 8008fda:	898b      	ldrh	r3, [r1, #12]
 8008fdc:	061b      	lsls	r3, r3, #24
 8008fde:	b09d      	sub	sp, #116	; 0x74
 8008fe0:	4607      	mov	r7, r0
 8008fe2:	460d      	mov	r5, r1
 8008fe4:	4614      	mov	r4, r2
 8008fe6:	d50e      	bpl.n	8009006 <_svfiprintf_r+0x32>
 8008fe8:	690b      	ldr	r3, [r1, #16]
 8008fea:	b963      	cbnz	r3, 8009006 <_svfiprintf_r+0x32>
 8008fec:	2140      	movs	r1, #64	; 0x40
 8008fee:	f000 fb19 	bl	8009624 <_malloc_r>
 8008ff2:	6028      	str	r0, [r5, #0]
 8008ff4:	6128      	str	r0, [r5, #16]
 8008ff6:	b920      	cbnz	r0, 8009002 <_svfiprintf_r+0x2e>
 8008ff8:	230c      	movs	r3, #12
 8008ffa:	603b      	str	r3, [r7, #0]
 8008ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8009000:	e0d1      	b.n	80091a6 <_svfiprintf_r+0x1d2>
 8009002:	2340      	movs	r3, #64	; 0x40
 8009004:	616b      	str	r3, [r5, #20]
 8009006:	2300      	movs	r3, #0
 8009008:	9309      	str	r3, [sp, #36]	; 0x24
 800900a:	2320      	movs	r3, #32
 800900c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009010:	f8cd 800c 	str.w	r8, [sp, #12]
 8009014:	2330      	movs	r3, #48	; 0x30
 8009016:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80091c0 <_svfiprintf_r+0x1ec>
 800901a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800901e:	f04f 0901 	mov.w	r9, #1
 8009022:	4623      	mov	r3, r4
 8009024:	469a      	mov	sl, r3
 8009026:	f813 2b01 	ldrb.w	r2, [r3], #1
 800902a:	b10a      	cbz	r2, 8009030 <_svfiprintf_r+0x5c>
 800902c:	2a25      	cmp	r2, #37	; 0x25
 800902e:	d1f9      	bne.n	8009024 <_svfiprintf_r+0x50>
 8009030:	ebba 0b04 	subs.w	fp, sl, r4
 8009034:	d00b      	beq.n	800904e <_svfiprintf_r+0x7a>
 8009036:	465b      	mov	r3, fp
 8009038:	4622      	mov	r2, r4
 800903a:	4629      	mov	r1, r5
 800903c:	4638      	mov	r0, r7
 800903e:	f7ff ff6d 	bl	8008f1c <__ssputs_r>
 8009042:	3001      	adds	r0, #1
 8009044:	f000 80aa 	beq.w	800919c <_svfiprintf_r+0x1c8>
 8009048:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800904a:	445a      	add	r2, fp
 800904c:	9209      	str	r2, [sp, #36]	; 0x24
 800904e:	f89a 3000 	ldrb.w	r3, [sl]
 8009052:	2b00      	cmp	r3, #0
 8009054:	f000 80a2 	beq.w	800919c <_svfiprintf_r+0x1c8>
 8009058:	2300      	movs	r3, #0
 800905a:	f04f 32ff 	mov.w	r2, #4294967295
 800905e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009062:	f10a 0a01 	add.w	sl, sl, #1
 8009066:	9304      	str	r3, [sp, #16]
 8009068:	9307      	str	r3, [sp, #28]
 800906a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800906e:	931a      	str	r3, [sp, #104]	; 0x68
 8009070:	4654      	mov	r4, sl
 8009072:	2205      	movs	r2, #5
 8009074:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009078:	4851      	ldr	r0, [pc, #324]	; (80091c0 <_svfiprintf_r+0x1ec>)
 800907a:	f7f7 f8a9 	bl	80001d0 <memchr>
 800907e:	9a04      	ldr	r2, [sp, #16]
 8009080:	b9d8      	cbnz	r0, 80090ba <_svfiprintf_r+0xe6>
 8009082:	06d0      	lsls	r0, r2, #27
 8009084:	bf44      	itt	mi
 8009086:	2320      	movmi	r3, #32
 8009088:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800908c:	0711      	lsls	r1, r2, #28
 800908e:	bf44      	itt	mi
 8009090:	232b      	movmi	r3, #43	; 0x2b
 8009092:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009096:	f89a 3000 	ldrb.w	r3, [sl]
 800909a:	2b2a      	cmp	r3, #42	; 0x2a
 800909c:	d015      	beq.n	80090ca <_svfiprintf_r+0xf6>
 800909e:	9a07      	ldr	r2, [sp, #28]
 80090a0:	4654      	mov	r4, sl
 80090a2:	2000      	movs	r0, #0
 80090a4:	f04f 0c0a 	mov.w	ip, #10
 80090a8:	4621      	mov	r1, r4
 80090aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80090ae:	3b30      	subs	r3, #48	; 0x30
 80090b0:	2b09      	cmp	r3, #9
 80090b2:	d94e      	bls.n	8009152 <_svfiprintf_r+0x17e>
 80090b4:	b1b0      	cbz	r0, 80090e4 <_svfiprintf_r+0x110>
 80090b6:	9207      	str	r2, [sp, #28]
 80090b8:	e014      	b.n	80090e4 <_svfiprintf_r+0x110>
 80090ba:	eba0 0308 	sub.w	r3, r0, r8
 80090be:	fa09 f303 	lsl.w	r3, r9, r3
 80090c2:	4313      	orrs	r3, r2
 80090c4:	9304      	str	r3, [sp, #16]
 80090c6:	46a2      	mov	sl, r4
 80090c8:	e7d2      	b.n	8009070 <_svfiprintf_r+0x9c>
 80090ca:	9b03      	ldr	r3, [sp, #12]
 80090cc:	1d19      	adds	r1, r3, #4
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	9103      	str	r1, [sp, #12]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	bfbb      	ittet	lt
 80090d6:	425b      	neglt	r3, r3
 80090d8:	f042 0202 	orrlt.w	r2, r2, #2
 80090dc:	9307      	strge	r3, [sp, #28]
 80090de:	9307      	strlt	r3, [sp, #28]
 80090e0:	bfb8      	it	lt
 80090e2:	9204      	strlt	r2, [sp, #16]
 80090e4:	7823      	ldrb	r3, [r4, #0]
 80090e6:	2b2e      	cmp	r3, #46	; 0x2e
 80090e8:	d10c      	bne.n	8009104 <_svfiprintf_r+0x130>
 80090ea:	7863      	ldrb	r3, [r4, #1]
 80090ec:	2b2a      	cmp	r3, #42	; 0x2a
 80090ee:	d135      	bne.n	800915c <_svfiprintf_r+0x188>
 80090f0:	9b03      	ldr	r3, [sp, #12]
 80090f2:	1d1a      	adds	r2, r3, #4
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	9203      	str	r2, [sp, #12]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	bfb8      	it	lt
 80090fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8009100:	3402      	adds	r4, #2
 8009102:	9305      	str	r3, [sp, #20]
 8009104:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80091d0 <_svfiprintf_r+0x1fc>
 8009108:	7821      	ldrb	r1, [r4, #0]
 800910a:	2203      	movs	r2, #3
 800910c:	4650      	mov	r0, sl
 800910e:	f7f7 f85f 	bl	80001d0 <memchr>
 8009112:	b140      	cbz	r0, 8009126 <_svfiprintf_r+0x152>
 8009114:	2340      	movs	r3, #64	; 0x40
 8009116:	eba0 000a 	sub.w	r0, r0, sl
 800911a:	fa03 f000 	lsl.w	r0, r3, r0
 800911e:	9b04      	ldr	r3, [sp, #16]
 8009120:	4303      	orrs	r3, r0
 8009122:	3401      	adds	r4, #1
 8009124:	9304      	str	r3, [sp, #16]
 8009126:	f814 1b01 	ldrb.w	r1, [r4], #1
 800912a:	4826      	ldr	r0, [pc, #152]	; (80091c4 <_svfiprintf_r+0x1f0>)
 800912c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009130:	2206      	movs	r2, #6
 8009132:	f7f7 f84d 	bl	80001d0 <memchr>
 8009136:	2800      	cmp	r0, #0
 8009138:	d038      	beq.n	80091ac <_svfiprintf_r+0x1d8>
 800913a:	4b23      	ldr	r3, [pc, #140]	; (80091c8 <_svfiprintf_r+0x1f4>)
 800913c:	bb1b      	cbnz	r3, 8009186 <_svfiprintf_r+0x1b2>
 800913e:	9b03      	ldr	r3, [sp, #12]
 8009140:	3307      	adds	r3, #7
 8009142:	f023 0307 	bic.w	r3, r3, #7
 8009146:	3308      	adds	r3, #8
 8009148:	9303      	str	r3, [sp, #12]
 800914a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800914c:	4433      	add	r3, r6
 800914e:	9309      	str	r3, [sp, #36]	; 0x24
 8009150:	e767      	b.n	8009022 <_svfiprintf_r+0x4e>
 8009152:	fb0c 3202 	mla	r2, ip, r2, r3
 8009156:	460c      	mov	r4, r1
 8009158:	2001      	movs	r0, #1
 800915a:	e7a5      	b.n	80090a8 <_svfiprintf_r+0xd4>
 800915c:	2300      	movs	r3, #0
 800915e:	3401      	adds	r4, #1
 8009160:	9305      	str	r3, [sp, #20]
 8009162:	4619      	mov	r1, r3
 8009164:	f04f 0c0a 	mov.w	ip, #10
 8009168:	4620      	mov	r0, r4
 800916a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800916e:	3a30      	subs	r2, #48	; 0x30
 8009170:	2a09      	cmp	r2, #9
 8009172:	d903      	bls.n	800917c <_svfiprintf_r+0x1a8>
 8009174:	2b00      	cmp	r3, #0
 8009176:	d0c5      	beq.n	8009104 <_svfiprintf_r+0x130>
 8009178:	9105      	str	r1, [sp, #20]
 800917a:	e7c3      	b.n	8009104 <_svfiprintf_r+0x130>
 800917c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009180:	4604      	mov	r4, r0
 8009182:	2301      	movs	r3, #1
 8009184:	e7f0      	b.n	8009168 <_svfiprintf_r+0x194>
 8009186:	ab03      	add	r3, sp, #12
 8009188:	9300      	str	r3, [sp, #0]
 800918a:	462a      	mov	r2, r5
 800918c:	4b0f      	ldr	r3, [pc, #60]	; (80091cc <_svfiprintf_r+0x1f8>)
 800918e:	a904      	add	r1, sp, #16
 8009190:	4638      	mov	r0, r7
 8009192:	f3af 8000 	nop.w
 8009196:	1c42      	adds	r2, r0, #1
 8009198:	4606      	mov	r6, r0
 800919a:	d1d6      	bne.n	800914a <_svfiprintf_r+0x176>
 800919c:	89ab      	ldrh	r3, [r5, #12]
 800919e:	065b      	lsls	r3, r3, #25
 80091a0:	f53f af2c 	bmi.w	8008ffc <_svfiprintf_r+0x28>
 80091a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091a6:	b01d      	add	sp, #116	; 0x74
 80091a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ac:	ab03      	add	r3, sp, #12
 80091ae:	9300      	str	r3, [sp, #0]
 80091b0:	462a      	mov	r2, r5
 80091b2:	4b06      	ldr	r3, [pc, #24]	; (80091cc <_svfiprintf_r+0x1f8>)
 80091b4:	a904      	add	r1, sp, #16
 80091b6:	4638      	mov	r0, r7
 80091b8:	f000 f87a 	bl	80092b0 <_printf_i>
 80091bc:	e7eb      	b.n	8009196 <_svfiprintf_r+0x1c2>
 80091be:	bf00      	nop
 80091c0:	0800999d 	.word	0x0800999d
 80091c4:	080099a7 	.word	0x080099a7
 80091c8:	00000000 	.word	0x00000000
 80091cc:	08008f1d 	.word	0x08008f1d
 80091d0:	080099a3 	.word	0x080099a3

080091d4 <_printf_common>:
 80091d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091d8:	4616      	mov	r6, r2
 80091da:	4699      	mov	r9, r3
 80091dc:	688a      	ldr	r2, [r1, #8]
 80091de:	690b      	ldr	r3, [r1, #16]
 80091e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091e4:	4293      	cmp	r3, r2
 80091e6:	bfb8      	it	lt
 80091e8:	4613      	movlt	r3, r2
 80091ea:	6033      	str	r3, [r6, #0]
 80091ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80091f0:	4607      	mov	r7, r0
 80091f2:	460c      	mov	r4, r1
 80091f4:	b10a      	cbz	r2, 80091fa <_printf_common+0x26>
 80091f6:	3301      	adds	r3, #1
 80091f8:	6033      	str	r3, [r6, #0]
 80091fa:	6823      	ldr	r3, [r4, #0]
 80091fc:	0699      	lsls	r1, r3, #26
 80091fe:	bf42      	ittt	mi
 8009200:	6833      	ldrmi	r3, [r6, #0]
 8009202:	3302      	addmi	r3, #2
 8009204:	6033      	strmi	r3, [r6, #0]
 8009206:	6825      	ldr	r5, [r4, #0]
 8009208:	f015 0506 	ands.w	r5, r5, #6
 800920c:	d106      	bne.n	800921c <_printf_common+0x48>
 800920e:	f104 0a19 	add.w	sl, r4, #25
 8009212:	68e3      	ldr	r3, [r4, #12]
 8009214:	6832      	ldr	r2, [r6, #0]
 8009216:	1a9b      	subs	r3, r3, r2
 8009218:	42ab      	cmp	r3, r5
 800921a:	dc26      	bgt.n	800926a <_printf_common+0x96>
 800921c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009220:	1e13      	subs	r3, r2, #0
 8009222:	6822      	ldr	r2, [r4, #0]
 8009224:	bf18      	it	ne
 8009226:	2301      	movne	r3, #1
 8009228:	0692      	lsls	r2, r2, #26
 800922a:	d42b      	bmi.n	8009284 <_printf_common+0xb0>
 800922c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009230:	4649      	mov	r1, r9
 8009232:	4638      	mov	r0, r7
 8009234:	47c0      	blx	r8
 8009236:	3001      	adds	r0, #1
 8009238:	d01e      	beq.n	8009278 <_printf_common+0xa4>
 800923a:	6823      	ldr	r3, [r4, #0]
 800923c:	68e5      	ldr	r5, [r4, #12]
 800923e:	6832      	ldr	r2, [r6, #0]
 8009240:	f003 0306 	and.w	r3, r3, #6
 8009244:	2b04      	cmp	r3, #4
 8009246:	bf08      	it	eq
 8009248:	1aad      	subeq	r5, r5, r2
 800924a:	68a3      	ldr	r3, [r4, #8]
 800924c:	6922      	ldr	r2, [r4, #16]
 800924e:	bf0c      	ite	eq
 8009250:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009254:	2500      	movne	r5, #0
 8009256:	4293      	cmp	r3, r2
 8009258:	bfc4      	itt	gt
 800925a:	1a9b      	subgt	r3, r3, r2
 800925c:	18ed      	addgt	r5, r5, r3
 800925e:	2600      	movs	r6, #0
 8009260:	341a      	adds	r4, #26
 8009262:	42b5      	cmp	r5, r6
 8009264:	d11a      	bne.n	800929c <_printf_common+0xc8>
 8009266:	2000      	movs	r0, #0
 8009268:	e008      	b.n	800927c <_printf_common+0xa8>
 800926a:	2301      	movs	r3, #1
 800926c:	4652      	mov	r2, sl
 800926e:	4649      	mov	r1, r9
 8009270:	4638      	mov	r0, r7
 8009272:	47c0      	blx	r8
 8009274:	3001      	adds	r0, #1
 8009276:	d103      	bne.n	8009280 <_printf_common+0xac>
 8009278:	f04f 30ff 	mov.w	r0, #4294967295
 800927c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009280:	3501      	adds	r5, #1
 8009282:	e7c6      	b.n	8009212 <_printf_common+0x3e>
 8009284:	18e1      	adds	r1, r4, r3
 8009286:	1c5a      	adds	r2, r3, #1
 8009288:	2030      	movs	r0, #48	; 0x30
 800928a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800928e:	4422      	add	r2, r4
 8009290:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009294:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009298:	3302      	adds	r3, #2
 800929a:	e7c7      	b.n	800922c <_printf_common+0x58>
 800929c:	2301      	movs	r3, #1
 800929e:	4622      	mov	r2, r4
 80092a0:	4649      	mov	r1, r9
 80092a2:	4638      	mov	r0, r7
 80092a4:	47c0      	blx	r8
 80092a6:	3001      	adds	r0, #1
 80092a8:	d0e6      	beq.n	8009278 <_printf_common+0xa4>
 80092aa:	3601      	adds	r6, #1
 80092ac:	e7d9      	b.n	8009262 <_printf_common+0x8e>
	...

080092b0 <_printf_i>:
 80092b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092b4:	7e0f      	ldrb	r7, [r1, #24]
 80092b6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80092b8:	2f78      	cmp	r7, #120	; 0x78
 80092ba:	4691      	mov	r9, r2
 80092bc:	4680      	mov	r8, r0
 80092be:	460c      	mov	r4, r1
 80092c0:	469a      	mov	sl, r3
 80092c2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80092c6:	d807      	bhi.n	80092d8 <_printf_i+0x28>
 80092c8:	2f62      	cmp	r7, #98	; 0x62
 80092ca:	d80a      	bhi.n	80092e2 <_printf_i+0x32>
 80092cc:	2f00      	cmp	r7, #0
 80092ce:	f000 80d8 	beq.w	8009482 <_printf_i+0x1d2>
 80092d2:	2f58      	cmp	r7, #88	; 0x58
 80092d4:	f000 80a3 	beq.w	800941e <_printf_i+0x16e>
 80092d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80092dc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80092e0:	e03a      	b.n	8009358 <_printf_i+0xa8>
 80092e2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80092e6:	2b15      	cmp	r3, #21
 80092e8:	d8f6      	bhi.n	80092d8 <_printf_i+0x28>
 80092ea:	a101      	add	r1, pc, #4	; (adr r1, 80092f0 <_printf_i+0x40>)
 80092ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80092f0:	08009349 	.word	0x08009349
 80092f4:	0800935d 	.word	0x0800935d
 80092f8:	080092d9 	.word	0x080092d9
 80092fc:	080092d9 	.word	0x080092d9
 8009300:	080092d9 	.word	0x080092d9
 8009304:	080092d9 	.word	0x080092d9
 8009308:	0800935d 	.word	0x0800935d
 800930c:	080092d9 	.word	0x080092d9
 8009310:	080092d9 	.word	0x080092d9
 8009314:	080092d9 	.word	0x080092d9
 8009318:	080092d9 	.word	0x080092d9
 800931c:	08009469 	.word	0x08009469
 8009320:	0800938d 	.word	0x0800938d
 8009324:	0800944b 	.word	0x0800944b
 8009328:	080092d9 	.word	0x080092d9
 800932c:	080092d9 	.word	0x080092d9
 8009330:	0800948b 	.word	0x0800948b
 8009334:	080092d9 	.word	0x080092d9
 8009338:	0800938d 	.word	0x0800938d
 800933c:	080092d9 	.word	0x080092d9
 8009340:	080092d9 	.word	0x080092d9
 8009344:	08009453 	.word	0x08009453
 8009348:	682b      	ldr	r3, [r5, #0]
 800934a:	1d1a      	adds	r2, r3, #4
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	602a      	str	r2, [r5, #0]
 8009350:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009354:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009358:	2301      	movs	r3, #1
 800935a:	e0a3      	b.n	80094a4 <_printf_i+0x1f4>
 800935c:	6820      	ldr	r0, [r4, #0]
 800935e:	6829      	ldr	r1, [r5, #0]
 8009360:	0606      	lsls	r6, r0, #24
 8009362:	f101 0304 	add.w	r3, r1, #4
 8009366:	d50a      	bpl.n	800937e <_printf_i+0xce>
 8009368:	680e      	ldr	r6, [r1, #0]
 800936a:	602b      	str	r3, [r5, #0]
 800936c:	2e00      	cmp	r6, #0
 800936e:	da03      	bge.n	8009378 <_printf_i+0xc8>
 8009370:	232d      	movs	r3, #45	; 0x2d
 8009372:	4276      	negs	r6, r6
 8009374:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009378:	485e      	ldr	r0, [pc, #376]	; (80094f4 <_printf_i+0x244>)
 800937a:	230a      	movs	r3, #10
 800937c:	e019      	b.n	80093b2 <_printf_i+0x102>
 800937e:	680e      	ldr	r6, [r1, #0]
 8009380:	602b      	str	r3, [r5, #0]
 8009382:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009386:	bf18      	it	ne
 8009388:	b236      	sxthne	r6, r6
 800938a:	e7ef      	b.n	800936c <_printf_i+0xbc>
 800938c:	682b      	ldr	r3, [r5, #0]
 800938e:	6820      	ldr	r0, [r4, #0]
 8009390:	1d19      	adds	r1, r3, #4
 8009392:	6029      	str	r1, [r5, #0]
 8009394:	0601      	lsls	r1, r0, #24
 8009396:	d501      	bpl.n	800939c <_printf_i+0xec>
 8009398:	681e      	ldr	r6, [r3, #0]
 800939a:	e002      	b.n	80093a2 <_printf_i+0xf2>
 800939c:	0646      	lsls	r6, r0, #25
 800939e:	d5fb      	bpl.n	8009398 <_printf_i+0xe8>
 80093a0:	881e      	ldrh	r6, [r3, #0]
 80093a2:	4854      	ldr	r0, [pc, #336]	; (80094f4 <_printf_i+0x244>)
 80093a4:	2f6f      	cmp	r7, #111	; 0x6f
 80093a6:	bf0c      	ite	eq
 80093a8:	2308      	moveq	r3, #8
 80093aa:	230a      	movne	r3, #10
 80093ac:	2100      	movs	r1, #0
 80093ae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80093b2:	6865      	ldr	r5, [r4, #4]
 80093b4:	60a5      	str	r5, [r4, #8]
 80093b6:	2d00      	cmp	r5, #0
 80093b8:	bfa2      	ittt	ge
 80093ba:	6821      	ldrge	r1, [r4, #0]
 80093bc:	f021 0104 	bicge.w	r1, r1, #4
 80093c0:	6021      	strge	r1, [r4, #0]
 80093c2:	b90e      	cbnz	r6, 80093c8 <_printf_i+0x118>
 80093c4:	2d00      	cmp	r5, #0
 80093c6:	d04d      	beq.n	8009464 <_printf_i+0x1b4>
 80093c8:	4615      	mov	r5, r2
 80093ca:	fbb6 f1f3 	udiv	r1, r6, r3
 80093ce:	fb03 6711 	mls	r7, r3, r1, r6
 80093d2:	5dc7      	ldrb	r7, [r0, r7]
 80093d4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80093d8:	4637      	mov	r7, r6
 80093da:	42bb      	cmp	r3, r7
 80093dc:	460e      	mov	r6, r1
 80093de:	d9f4      	bls.n	80093ca <_printf_i+0x11a>
 80093e0:	2b08      	cmp	r3, #8
 80093e2:	d10b      	bne.n	80093fc <_printf_i+0x14c>
 80093e4:	6823      	ldr	r3, [r4, #0]
 80093e6:	07de      	lsls	r6, r3, #31
 80093e8:	d508      	bpl.n	80093fc <_printf_i+0x14c>
 80093ea:	6923      	ldr	r3, [r4, #16]
 80093ec:	6861      	ldr	r1, [r4, #4]
 80093ee:	4299      	cmp	r1, r3
 80093f0:	bfde      	ittt	le
 80093f2:	2330      	movle	r3, #48	; 0x30
 80093f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80093f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80093fc:	1b52      	subs	r2, r2, r5
 80093fe:	6122      	str	r2, [r4, #16]
 8009400:	f8cd a000 	str.w	sl, [sp]
 8009404:	464b      	mov	r3, r9
 8009406:	aa03      	add	r2, sp, #12
 8009408:	4621      	mov	r1, r4
 800940a:	4640      	mov	r0, r8
 800940c:	f7ff fee2 	bl	80091d4 <_printf_common>
 8009410:	3001      	adds	r0, #1
 8009412:	d14c      	bne.n	80094ae <_printf_i+0x1fe>
 8009414:	f04f 30ff 	mov.w	r0, #4294967295
 8009418:	b004      	add	sp, #16
 800941a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800941e:	4835      	ldr	r0, [pc, #212]	; (80094f4 <_printf_i+0x244>)
 8009420:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009424:	6829      	ldr	r1, [r5, #0]
 8009426:	6823      	ldr	r3, [r4, #0]
 8009428:	f851 6b04 	ldr.w	r6, [r1], #4
 800942c:	6029      	str	r1, [r5, #0]
 800942e:	061d      	lsls	r5, r3, #24
 8009430:	d514      	bpl.n	800945c <_printf_i+0x1ac>
 8009432:	07df      	lsls	r7, r3, #31
 8009434:	bf44      	itt	mi
 8009436:	f043 0320 	orrmi.w	r3, r3, #32
 800943a:	6023      	strmi	r3, [r4, #0]
 800943c:	b91e      	cbnz	r6, 8009446 <_printf_i+0x196>
 800943e:	6823      	ldr	r3, [r4, #0]
 8009440:	f023 0320 	bic.w	r3, r3, #32
 8009444:	6023      	str	r3, [r4, #0]
 8009446:	2310      	movs	r3, #16
 8009448:	e7b0      	b.n	80093ac <_printf_i+0xfc>
 800944a:	6823      	ldr	r3, [r4, #0]
 800944c:	f043 0320 	orr.w	r3, r3, #32
 8009450:	6023      	str	r3, [r4, #0]
 8009452:	2378      	movs	r3, #120	; 0x78
 8009454:	4828      	ldr	r0, [pc, #160]	; (80094f8 <_printf_i+0x248>)
 8009456:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800945a:	e7e3      	b.n	8009424 <_printf_i+0x174>
 800945c:	0659      	lsls	r1, r3, #25
 800945e:	bf48      	it	mi
 8009460:	b2b6      	uxthmi	r6, r6
 8009462:	e7e6      	b.n	8009432 <_printf_i+0x182>
 8009464:	4615      	mov	r5, r2
 8009466:	e7bb      	b.n	80093e0 <_printf_i+0x130>
 8009468:	682b      	ldr	r3, [r5, #0]
 800946a:	6826      	ldr	r6, [r4, #0]
 800946c:	6961      	ldr	r1, [r4, #20]
 800946e:	1d18      	adds	r0, r3, #4
 8009470:	6028      	str	r0, [r5, #0]
 8009472:	0635      	lsls	r5, r6, #24
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	d501      	bpl.n	800947c <_printf_i+0x1cc>
 8009478:	6019      	str	r1, [r3, #0]
 800947a:	e002      	b.n	8009482 <_printf_i+0x1d2>
 800947c:	0670      	lsls	r0, r6, #25
 800947e:	d5fb      	bpl.n	8009478 <_printf_i+0x1c8>
 8009480:	8019      	strh	r1, [r3, #0]
 8009482:	2300      	movs	r3, #0
 8009484:	6123      	str	r3, [r4, #16]
 8009486:	4615      	mov	r5, r2
 8009488:	e7ba      	b.n	8009400 <_printf_i+0x150>
 800948a:	682b      	ldr	r3, [r5, #0]
 800948c:	1d1a      	adds	r2, r3, #4
 800948e:	602a      	str	r2, [r5, #0]
 8009490:	681d      	ldr	r5, [r3, #0]
 8009492:	6862      	ldr	r2, [r4, #4]
 8009494:	2100      	movs	r1, #0
 8009496:	4628      	mov	r0, r5
 8009498:	f7f6 fe9a 	bl	80001d0 <memchr>
 800949c:	b108      	cbz	r0, 80094a2 <_printf_i+0x1f2>
 800949e:	1b40      	subs	r0, r0, r5
 80094a0:	6060      	str	r0, [r4, #4]
 80094a2:	6863      	ldr	r3, [r4, #4]
 80094a4:	6123      	str	r3, [r4, #16]
 80094a6:	2300      	movs	r3, #0
 80094a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80094ac:	e7a8      	b.n	8009400 <_printf_i+0x150>
 80094ae:	6923      	ldr	r3, [r4, #16]
 80094b0:	462a      	mov	r2, r5
 80094b2:	4649      	mov	r1, r9
 80094b4:	4640      	mov	r0, r8
 80094b6:	47d0      	blx	sl
 80094b8:	3001      	adds	r0, #1
 80094ba:	d0ab      	beq.n	8009414 <_printf_i+0x164>
 80094bc:	6823      	ldr	r3, [r4, #0]
 80094be:	079b      	lsls	r3, r3, #30
 80094c0:	d413      	bmi.n	80094ea <_printf_i+0x23a>
 80094c2:	68e0      	ldr	r0, [r4, #12]
 80094c4:	9b03      	ldr	r3, [sp, #12]
 80094c6:	4298      	cmp	r0, r3
 80094c8:	bfb8      	it	lt
 80094ca:	4618      	movlt	r0, r3
 80094cc:	e7a4      	b.n	8009418 <_printf_i+0x168>
 80094ce:	2301      	movs	r3, #1
 80094d0:	4632      	mov	r2, r6
 80094d2:	4649      	mov	r1, r9
 80094d4:	4640      	mov	r0, r8
 80094d6:	47d0      	blx	sl
 80094d8:	3001      	adds	r0, #1
 80094da:	d09b      	beq.n	8009414 <_printf_i+0x164>
 80094dc:	3501      	adds	r5, #1
 80094de:	68e3      	ldr	r3, [r4, #12]
 80094e0:	9903      	ldr	r1, [sp, #12]
 80094e2:	1a5b      	subs	r3, r3, r1
 80094e4:	42ab      	cmp	r3, r5
 80094e6:	dcf2      	bgt.n	80094ce <_printf_i+0x21e>
 80094e8:	e7eb      	b.n	80094c2 <_printf_i+0x212>
 80094ea:	2500      	movs	r5, #0
 80094ec:	f104 0619 	add.w	r6, r4, #25
 80094f0:	e7f5      	b.n	80094de <_printf_i+0x22e>
 80094f2:	bf00      	nop
 80094f4:	080099ae 	.word	0x080099ae
 80094f8:	080099bf 	.word	0x080099bf

080094fc <memcpy>:
 80094fc:	440a      	add	r2, r1
 80094fe:	4291      	cmp	r1, r2
 8009500:	f100 33ff 	add.w	r3, r0, #4294967295
 8009504:	d100      	bne.n	8009508 <memcpy+0xc>
 8009506:	4770      	bx	lr
 8009508:	b510      	push	{r4, lr}
 800950a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800950e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009512:	4291      	cmp	r1, r2
 8009514:	d1f9      	bne.n	800950a <memcpy+0xe>
 8009516:	bd10      	pop	{r4, pc}

08009518 <memmove>:
 8009518:	4288      	cmp	r0, r1
 800951a:	b510      	push	{r4, lr}
 800951c:	eb01 0402 	add.w	r4, r1, r2
 8009520:	d902      	bls.n	8009528 <memmove+0x10>
 8009522:	4284      	cmp	r4, r0
 8009524:	4623      	mov	r3, r4
 8009526:	d807      	bhi.n	8009538 <memmove+0x20>
 8009528:	1e43      	subs	r3, r0, #1
 800952a:	42a1      	cmp	r1, r4
 800952c:	d008      	beq.n	8009540 <memmove+0x28>
 800952e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009532:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009536:	e7f8      	b.n	800952a <memmove+0x12>
 8009538:	4402      	add	r2, r0
 800953a:	4601      	mov	r1, r0
 800953c:	428a      	cmp	r2, r1
 800953e:	d100      	bne.n	8009542 <memmove+0x2a>
 8009540:	bd10      	pop	{r4, pc}
 8009542:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009546:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800954a:	e7f7      	b.n	800953c <memmove+0x24>

0800954c <_free_r>:
 800954c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800954e:	2900      	cmp	r1, #0
 8009550:	d044      	beq.n	80095dc <_free_r+0x90>
 8009552:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009556:	9001      	str	r0, [sp, #4]
 8009558:	2b00      	cmp	r3, #0
 800955a:	f1a1 0404 	sub.w	r4, r1, #4
 800955e:	bfb8      	it	lt
 8009560:	18e4      	addlt	r4, r4, r3
 8009562:	f000 f913 	bl	800978c <__malloc_lock>
 8009566:	4a1e      	ldr	r2, [pc, #120]	; (80095e0 <_free_r+0x94>)
 8009568:	9801      	ldr	r0, [sp, #4]
 800956a:	6813      	ldr	r3, [r2, #0]
 800956c:	b933      	cbnz	r3, 800957c <_free_r+0x30>
 800956e:	6063      	str	r3, [r4, #4]
 8009570:	6014      	str	r4, [r2, #0]
 8009572:	b003      	add	sp, #12
 8009574:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009578:	f000 b90e 	b.w	8009798 <__malloc_unlock>
 800957c:	42a3      	cmp	r3, r4
 800957e:	d908      	bls.n	8009592 <_free_r+0x46>
 8009580:	6825      	ldr	r5, [r4, #0]
 8009582:	1961      	adds	r1, r4, r5
 8009584:	428b      	cmp	r3, r1
 8009586:	bf01      	itttt	eq
 8009588:	6819      	ldreq	r1, [r3, #0]
 800958a:	685b      	ldreq	r3, [r3, #4]
 800958c:	1949      	addeq	r1, r1, r5
 800958e:	6021      	streq	r1, [r4, #0]
 8009590:	e7ed      	b.n	800956e <_free_r+0x22>
 8009592:	461a      	mov	r2, r3
 8009594:	685b      	ldr	r3, [r3, #4]
 8009596:	b10b      	cbz	r3, 800959c <_free_r+0x50>
 8009598:	42a3      	cmp	r3, r4
 800959a:	d9fa      	bls.n	8009592 <_free_r+0x46>
 800959c:	6811      	ldr	r1, [r2, #0]
 800959e:	1855      	adds	r5, r2, r1
 80095a0:	42a5      	cmp	r5, r4
 80095a2:	d10b      	bne.n	80095bc <_free_r+0x70>
 80095a4:	6824      	ldr	r4, [r4, #0]
 80095a6:	4421      	add	r1, r4
 80095a8:	1854      	adds	r4, r2, r1
 80095aa:	42a3      	cmp	r3, r4
 80095ac:	6011      	str	r1, [r2, #0]
 80095ae:	d1e0      	bne.n	8009572 <_free_r+0x26>
 80095b0:	681c      	ldr	r4, [r3, #0]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	6053      	str	r3, [r2, #4]
 80095b6:	4421      	add	r1, r4
 80095b8:	6011      	str	r1, [r2, #0]
 80095ba:	e7da      	b.n	8009572 <_free_r+0x26>
 80095bc:	d902      	bls.n	80095c4 <_free_r+0x78>
 80095be:	230c      	movs	r3, #12
 80095c0:	6003      	str	r3, [r0, #0]
 80095c2:	e7d6      	b.n	8009572 <_free_r+0x26>
 80095c4:	6825      	ldr	r5, [r4, #0]
 80095c6:	1961      	adds	r1, r4, r5
 80095c8:	428b      	cmp	r3, r1
 80095ca:	bf04      	itt	eq
 80095cc:	6819      	ldreq	r1, [r3, #0]
 80095ce:	685b      	ldreq	r3, [r3, #4]
 80095d0:	6063      	str	r3, [r4, #4]
 80095d2:	bf04      	itt	eq
 80095d4:	1949      	addeq	r1, r1, r5
 80095d6:	6021      	streq	r1, [r4, #0]
 80095d8:	6054      	str	r4, [r2, #4]
 80095da:	e7ca      	b.n	8009572 <_free_r+0x26>
 80095dc:	b003      	add	sp, #12
 80095de:	bd30      	pop	{r4, r5, pc}
 80095e0:	200020a0 	.word	0x200020a0

080095e4 <sbrk_aligned>:
 80095e4:	b570      	push	{r4, r5, r6, lr}
 80095e6:	4e0e      	ldr	r6, [pc, #56]	; (8009620 <sbrk_aligned+0x3c>)
 80095e8:	460c      	mov	r4, r1
 80095ea:	6831      	ldr	r1, [r6, #0]
 80095ec:	4605      	mov	r5, r0
 80095ee:	b911      	cbnz	r1, 80095f6 <sbrk_aligned+0x12>
 80095f0:	f000 f8bc 	bl	800976c <_sbrk_r>
 80095f4:	6030      	str	r0, [r6, #0]
 80095f6:	4621      	mov	r1, r4
 80095f8:	4628      	mov	r0, r5
 80095fa:	f000 f8b7 	bl	800976c <_sbrk_r>
 80095fe:	1c43      	adds	r3, r0, #1
 8009600:	d00a      	beq.n	8009618 <sbrk_aligned+0x34>
 8009602:	1cc4      	adds	r4, r0, #3
 8009604:	f024 0403 	bic.w	r4, r4, #3
 8009608:	42a0      	cmp	r0, r4
 800960a:	d007      	beq.n	800961c <sbrk_aligned+0x38>
 800960c:	1a21      	subs	r1, r4, r0
 800960e:	4628      	mov	r0, r5
 8009610:	f000 f8ac 	bl	800976c <_sbrk_r>
 8009614:	3001      	adds	r0, #1
 8009616:	d101      	bne.n	800961c <sbrk_aligned+0x38>
 8009618:	f04f 34ff 	mov.w	r4, #4294967295
 800961c:	4620      	mov	r0, r4
 800961e:	bd70      	pop	{r4, r5, r6, pc}
 8009620:	200020a4 	.word	0x200020a4

08009624 <_malloc_r>:
 8009624:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009628:	1ccd      	adds	r5, r1, #3
 800962a:	f025 0503 	bic.w	r5, r5, #3
 800962e:	3508      	adds	r5, #8
 8009630:	2d0c      	cmp	r5, #12
 8009632:	bf38      	it	cc
 8009634:	250c      	movcc	r5, #12
 8009636:	2d00      	cmp	r5, #0
 8009638:	4607      	mov	r7, r0
 800963a:	db01      	blt.n	8009640 <_malloc_r+0x1c>
 800963c:	42a9      	cmp	r1, r5
 800963e:	d905      	bls.n	800964c <_malloc_r+0x28>
 8009640:	230c      	movs	r3, #12
 8009642:	603b      	str	r3, [r7, #0]
 8009644:	2600      	movs	r6, #0
 8009646:	4630      	mov	r0, r6
 8009648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800964c:	4e2e      	ldr	r6, [pc, #184]	; (8009708 <_malloc_r+0xe4>)
 800964e:	f000 f89d 	bl	800978c <__malloc_lock>
 8009652:	6833      	ldr	r3, [r6, #0]
 8009654:	461c      	mov	r4, r3
 8009656:	bb34      	cbnz	r4, 80096a6 <_malloc_r+0x82>
 8009658:	4629      	mov	r1, r5
 800965a:	4638      	mov	r0, r7
 800965c:	f7ff ffc2 	bl	80095e4 <sbrk_aligned>
 8009660:	1c43      	adds	r3, r0, #1
 8009662:	4604      	mov	r4, r0
 8009664:	d14d      	bne.n	8009702 <_malloc_r+0xde>
 8009666:	6834      	ldr	r4, [r6, #0]
 8009668:	4626      	mov	r6, r4
 800966a:	2e00      	cmp	r6, #0
 800966c:	d140      	bne.n	80096f0 <_malloc_r+0xcc>
 800966e:	6823      	ldr	r3, [r4, #0]
 8009670:	4631      	mov	r1, r6
 8009672:	4638      	mov	r0, r7
 8009674:	eb04 0803 	add.w	r8, r4, r3
 8009678:	f000 f878 	bl	800976c <_sbrk_r>
 800967c:	4580      	cmp	r8, r0
 800967e:	d13a      	bne.n	80096f6 <_malloc_r+0xd2>
 8009680:	6821      	ldr	r1, [r4, #0]
 8009682:	3503      	adds	r5, #3
 8009684:	1a6d      	subs	r5, r5, r1
 8009686:	f025 0503 	bic.w	r5, r5, #3
 800968a:	3508      	adds	r5, #8
 800968c:	2d0c      	cmp	r5, #12
 800968e:	bf38      	it	cc
 8009690:	250c      	movcc	r5, #12
 8009692:	4629      	mov	r1, r5
 8009694:	4638      	mov	r0, r7
 8009696:	f7ff ffa5 	bl	80095e4 <sbrk_aligned>
 800969a:	3001      	adds	r0, #1
 800969c:	d02b      	beq.n	80096f6 <_malloc_r+0xd2>
 800969e:	6823      	ldr	r3, [r4, #0]
 80096a0:	442b      	add	r3, r5
 80096a2:	6023      	str	r3, [r4, #0]
 80096a4:	e00e      	b.n	80096c4 <_malloc_r+0xa0>
 80096a6:	6822      	ldr	r2, [r4, #0]
 80096a8:	1b52      	subs	r2, r2, r5
 80096aa:	d41e      	bmi.n	80096ea <_malloc_r+0xc6>
 80096ac:	2a0b      	cmp	r2, #11
 80096ae:	d916      	bls.n	80096de <_malloc_r+0xba>
 80096b0:	1961      	adds	r1, r4, r5
 80096b2:	42a3      	cmp	r3, r4
 80096b4:	6025      	str	r5, [r4, #0]
 80096b6:	bf18      	it	ne
 80096b8:	6059      	strne	r1, [r3, #4]
 80096ba:	6863      	ldr	r3, [r4, #4]
 80096bc:	bf08      	it	eq
 80096be:	6031      	streq	r1, [r6, #0]
 80096c0:	5162      	str	r2, [r4, r5]
 80096c2:	604b      	str	r3, [r1, #4]
 80096c4:	4638      	mov	r0, r7
 80096c6:	f104 060b 	add.w	r6, r4, #11
 80096ca:	f000 f865 	bl	8009798 <__malloc_unlock>
 80096ce:	f026 0607 	bic.w	r6, r6, #7
 80096d2:	1d23      	adds	r3, r4, #4
 80096d4:	1af2      	subs	r2, r6, r3
 80096d6:	d0b6      	beq.n	8009646 <_malloc_r+0x22>
 80096d8:	1b9b      	subs	r3, r3, r6
 80096da:	50a3      	str	r3, [r4, r2]
 80096dc:	e7b3      	b.n	8009646 <_malloc_r+0x22>
 80096de:	6862      	ldr	r2, [r4, #4]
 80096e0:	42a3      	cmp	r3, r4
 80096e2:	bf0c      	ite	eq
 80096e4:	6032      	streq	r2, [r6, #0]
 80096e6:	605a      	strne	r2, [r3, #4]
 80096e8:	e7ec      	b.n	80096c4 <_malloc_r+0xa0>
 80096ea:	4623      	mov	r3, r4
 80096ec:	6864      	ldr	r4, [r4, #4]
 80096ee:	e7b2      	b.n	8009656 <_malloc_r+0x32>
 80096f0:	4634      	mov	r4, r6
 80096f2:	6876      	ldr	r6, [r6, #4]
 80096f4:	e7b9      	b.n	800966a <_malloc_r+0x46>
 80096f6:	230c      	movs	r3, #12
 80096f8:	603b      	str	r3, [r7, #0]
 80096fa:	4638      	mov	r0, r7
 80096fc:	f000 f84c 	bl	8009798 <__malloc_unlock>
 8009700:	e7a1      	b.n	8009646 <_malloc_r+0x22>
 8009702:	6025      	str	r5, [r4, #0]
 8009704:	e7de      	b.n	80096c4 <_malloc_r+0xa0>
 8009706:	bf00      	nop
 8009708:	200020a0 	.word	0x200020a0

0800970c <_realloc_r>:
 800970c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009710:	4680      	mov	r8, r0
 8009712:	4614      	mov	r4, r2
 8009714:	460e      	mov	r6, r1
 8009716:	b921      	cbnz	r1, 8009722 <_realloc_r+0x16>
 8009718:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800971c:	4611      	mov	r1, r2
 800971e:	f7ff bf81 	b.w	8009624 <_malloc_r>
 8009722:	b92a      	cbnz	r2, 8009730 <_realloc_r+0x24>
 8009724:	f7ff ff12 	bl	800954c <_free_r>
 8009728:	4625      	mov	r5, r4
 800972a:	4628      	mov	r0, r5
 800972c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009730:	f000 f838 	bl	80097a4 <_malloc_usable_size_r>
 8009734:	4284      	cmp	r4, r0
 8009736:	4607      	mov	r7, r0
 8009738:	d802      	bhi.n	8009740 <_realloc_r+0x34>
 800973a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800973e:	d812      	bhi.n	8009766 <_realloc_r+0x5a>
 8009740:	4621      	mov	r1, r4
 8009742:	4640      	mov	r0, r8
 8009744:	f7ff ff6e 	bl	8009624 <_malloc_r>
 8009748:	4605      	mov	r5, r0
 800974a:	2800      	cmp	r0, #0
 800974c:	d0ed      	beq.n	800972a <_realloc_r+0x1e>
 800974e:	42bc      	cmp	r4, r7
 8009750:	4622      	mov	r2, r4
 8009752:	4631      	mov	r1, r6
 8009754:	bf28      	it	cs
 8009756:	463a      	movcs	r2, r7
 8009758:	f7ff fed0 	bl	80094fc <memcpy>
 800975c:	4631      	mov	r1, r6
 800975e:	4640      	mov	r0, r8
 8009760:	f7ff fef4 	bl	800954c <_free_r>
 8009764:	e7e1      	b.n	800972a <_realloc_r+0x1e>
 8009766:	4635      	mov	r5, r6
 8009768:	e7df      	b.n	800972a <_realloc_r+0x1e>
	...

0800976c <_sbrk_r>:
 800976c:	b538      	push	{r3, r4, r5, lr}
 800976e:	4d06      	ldr	r5, [pc, #24]	; (8009788 <_sbrk_r+0x1c>)
 8009770:	2300      	movs	r3, #0
 8009772:	4604      	mov	r4, r0
 8009774:	4608      	mov	r0, r1
 8009776:	602b      	str	r3, [r5, #0]
 8009778:	f7f8 fbf6 	bl	8001f68 <_sbrk>
 800977c:	1c43      	adds	r3, r0, #1
 800977e:	d102      	bne.n	8009786 <_sbrk_r+0x1a>
 8009780:	682b      	ldr	r3, [r5, #0]
 8009782:	b103      	cbz	r3, 8009786 <_sbrk_r+0x1a>
 8009784:	6023      	str	r3, [r4, #0]
 8009786:	bd38      	pop	{r3, r4, r5, pc}
 8009788:	200020a8 	.word	0x200020a8

0800978c <__malloc_lock>:
 800978c:	4801      	ldr	r0, [pc, #4]	; (8009794 <__malloc_lock+0x8>)
 800978e:	f000 b811 	b.w	80097b4 <__retarget_lock_acquire_recursive>
 8009792:	bf00      	nop
 8009794:	200020ac 	.word	0x200020ac

08009798 <__malloc_unlock>:
 8009798:	4801      	ldr	r0, [pc, #4]	; (80097a0 <__malloc_unlock+0x8>)
 800979a:	f000 b80c 	b.w	80097b6 <__retarget_lock_release_recursive>
 800979e:	bf00      	nop
 80097a0:	200020ac 	.word	0x200020ac

080097a4 <_malloc_usable_size_r>:
 80097a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80097a8:	1f18      	subs	r0, r3, #4
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	bfbc      	itt	lt
 80097ae:	580b      	ldrlt	r3, [r1, r0]
 80097b0:	18c0      	addlt	r0, r0, r3
 80097b2:	4770      	bx	lr

080097b4 <__retarget_lock_acquire_recursive>:
 80097b4:	4770      	bx	lr

080097b6 <__retarget_lock_release_recursive>:
 80097b6:	4770      	bx	lr

080097b8 <_init>:
 80097b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ba:	bf00      	nop
 80097bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097be:	bc08      	pop	{r3}
 80097c0:	469e      	mov	lr, r3
 80097c2:	4770      	bx	lr

080097c4 <_fini>:
 80097c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097c6:	bf00      	nop
 80097c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097ca:	bc08      	pop	{r3}
 80097cc:	469e      	mov	lr, r3
 80097ce:	4770      	bx	lr
