[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  15240       tick       2481690       1107185       1062138       2481690 
      2  15240       tick       4539607       2169756       2151662       4539607 
      3  15240       tick       4548264       2171542       2151159       4548264 
      4  15240       tick       4547699       2171684       2155577       4547699 
      5  15240       tick       4533381       2166217       2148053       4533381 
      6  15240       tick       4546143       2170937       2152439       4546143 
      7  15240       tick       4551764       2174029       2153221       4551764 
      8  15240       tick       4537952       2168181       2147848       4537952 
      9  15240       tick       4536742       2168455       2147343       4536742 
     10  15240       tick       4539981       2168527       2153199       4539981 
     11  15240       tick       4542672       2172243       2156672       4542672 
     12  15240       tick       4529875       2163906       2146532       4529875 
     13  15240       tick       4540315       2168501       2149564       4540315 
     14  15240       tick       4536693       2167527       2152065       4536693 
     15  15240       tick       4551989       2174531       2152614       4551989 
     16  15240       tick       4451757       2126359       2107258       4451757 
     17  15240       tick       4629860       2209910       2193352       4629860 
     18  15240       tick       4547427       2171553       2152280       4547427 
     19  15240       tick       4544561       2171294       2151292       4544561 
     20  15240       exit       3231579       1543129       1531404       3231579 
