{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616452601926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 22 19:36:41 2021 " "Processing started: Mon Mar 22 19:36:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616452601926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1616452601926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ripplecarry8 -c ripplecarry8 --vector_source=D:/intelFPGA_lite/20.1/ripple_carry_8/WaveformA.vwf --testbench_file=D:/intelFPGA_lite/20.1/ripple_carry_8/simulation/modelsim/WaveformA.vwf.vt " "Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off ripplecarry8 -c ripplecarry8 --vector_source=D:/intelFPGA_lite/20.1/ripple_carry_8/WaveformA.vwf --testbench_file=D:/intelFPGA_lite/20.1/ripple_carry_8/simulation/modelsim/WaveformA.vwf.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1616452601927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1616452602710 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "s0 " "Ignoring output pin \"s0\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1616452602723 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "s1 " "Ignoring output pin \"s1\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1616452602723 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "s2 " "Ignoring output pin \"s2\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1616452602723 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "s3 " "Ignoring output pin \"s3\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1616452602723 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "s4 " "Ignoring output pin \"s4\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1616452602723 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "s5 " "Ignoring output pin \"s5\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1616452602723 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "s6 " "Ignoring output pin \"s6\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1616452602723 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "s7 " "Ignoring output pin \"s7\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1616452602724 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "carry " "Ignoring output pin \"carry\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1616452602724 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "D:/intelFPGA_lite/20.1/ripple_carry_8/simulation/modelsim/WaveformA.vwf.vt " "Generated Verilog Test Bench File D:/intelFPGA_lite/20.1/ripple_carry_8/simulation/modelsim/WaveformA.vwf.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1616452602724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 10 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616452602755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 22 19:36:42 2021 " "Processing ended: Mon Mar 22 19:36:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616452602755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616452602755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616452602755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1616452602755 ""}
