verilog work "../../../git/basil/basil/firmware/modules/utils/pulse_gen_rising.v"
verilog work "../../../git/basil/basil/firmware/modules/utils/generic_fifo.v"
verilog work "../../../git/basil/basil/firmware/modules/utils/CG_MOD_pos.v"
verilog work "../../../git/basil/basil/firmware/modules/utils/cdc_syncfifo.v"
verilog work "../../../git/basil/basil/firmware/modules/utils/cdc_reset_sync.v"
verilog work "../../../git/basil/basil/firmware/modules/utils/cdc_pulse_sync.v"
verilog work "../../../git/basil/basil/firmware/modules/spi/blk_mem_gen_8_to_1_2k.v"
verilog work "../../../git/basil/basil/firmware/modules/utils/bus_to_ip.v"
verilog work "../../../git/basil/basil/firmware/modules/sram_fifo/sram_fifo_core.v"
verilog work "../../../git/basil/basil/firmware/modules/spi/spi_core.v"
verilog work "../../../git/basil/basil/firmware/modules/gpio/gpio_core.v"
verilog work "../../../git/basil/basil/firmware/modules/gpac_adc_rx/gpac_adc_rx_core.v"
verilog work "../src/clk_gen.v"
verilog work "../../../git/basil/basil/firmware/modules/utils/reset_gen.v"
verilog work "../../../git/basil/basil/firmware/modules/sram_fifo/sram_fifo.v"
verilog work "../../../git/basil/basil/firmware/modules/spi/spi.v"
verilog work "../../../git/basil/basil/firmware/modules/rrp_arbiter/rrp_arbiter.v"
verilog work "../../../git/basil/basil/firmware/modules/gpio/gpio.v"
verilog work "../../../git/basil/basil/firmware/modules/gpac_adc_rx/gpac_adc_rx.v"
verilog work "../../../git/basil/basil/firmware/modules/gpac_adc_rx/gpac_adc_iobuf.v"
verilog work "LF_SFF_MIO.v"
