#----------*-perl-*-------------------------
#  This is a HDL spec file - it defines the unit and how to compile it.
#
#

$hdl_spec = {

	# List of specific VERILOG source files
	-vlog_files => [ "verif/mplex/tests/common/mby_mc_test_lib.sv", ],

# List of verilog library source dirs ( corresponds with the VLOG '-y' parameter)
	-vlog_lib_dirs => [],

# List of verilog library source files ( corresponds with the VLOG '-v' parameter)
	-vlog_lib_files => [],

   # List of include directories. Corresponds with the VLOG '+incdir+' parameter
	-vlog_incdirs => [

		"$ENV{SAOLA_HOME}/verilog",
		"$ENV{SAOLA_HOME}/verilog_uvm",
		"$ENV{UVM_HOME}/src",
		"$ENV{OVM_HOME}/src",
		"$ENV{ACE_HOME}/lib/Verilog",
		"verif/mplex/tests/common",
		"verif/mplex/tests/mby_mc_alive_test",
		"verif/mplex/tests/mby_mc_axi_random_access_test",
                "verif/mplex/tests/mby_mc_ahb_random_access_test",

	],

	# Arbitrary VLOG options
	#    -vlog_opts => ['-sverilog +libext+.v+.sv -override_timescale=1ps/1ps',]

};
