
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004881                       # Number of seconds simulated (Second)
simTicks                                   4881293218                       # Number of ticks simulated (Tick)
finalTick                                  4881293218                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.54                       # Real time elapsed on the host (Second)
hostTickRate                                880640146                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     853644                       # Number of bytes of host memory used (Byte)
simInsts                                      7005854                       # Number of instructions simulated (Count)
simOps                                       13594912                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1263887                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2452579                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          2500                       # Clock period in ticks (Tick)
system.cpu.numCycles                         15595545                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.226026                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.449231                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts              7006004                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               13595120                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.226026                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.449231                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             278761                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          13432368                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2174345                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1187817                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2426      0.02%      0.02% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     10039039     73.84%     73.86% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        13987      0.10%     73.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3543      0.03%     73.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        65869      0.48%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          384      0.00%     74.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           20      0.00%     74.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        28684      0.21%     74.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          298      0.00%     74.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        21846      0.16%     74.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           30      0.00%     74.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        13824      0.10%     74.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        28800      0.21%     75.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv         6912      0.05%     75.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult         7296      0.05%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2100312     15.45%     90.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1157091      8.51%     99.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        74033      0.54%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        30726      0.23%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     13595120                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      1483670                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      1118362                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       365308                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       830141                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       653529                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       283300                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       283296                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        3284751                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3284751                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3284751                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3284751                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         7963                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            7963                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         7963                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           7963                       # number of overall misses (Count)
system.cpu.dcache.demandAccesses::cpu.data      3292714                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3292714                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3292714                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3292714                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.002418                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.002418                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.002418                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.002418                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         3054                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              3054                       # number of writebacks (Count)
system.cpu.dcache.replacements                   7453                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          151                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          153                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.013072                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          153                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          153                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2142666                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2142666                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         5541                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          5541                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.accesses::cpu.data      2148207                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2148207                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002579                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002579                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.WriteReq.hits::cpu.data      1142085                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1142085                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2422                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2422                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.accesses::cpu.data      1144507                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1144507                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002116                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002116                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           510.416718                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3293020                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               7965                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             413.436284                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                 939                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   510.416718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.996908                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996908                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          113                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           28                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          268                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          103                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            6594005                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           6594005                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       566596                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.003195                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 15595544.996805                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        3362162                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses       278761                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads         253184                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        225483                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     13432368                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      15889975                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      9882503                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           3362162                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      6474993                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          216                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts               7006004                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                13595120                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.449231                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            1483670                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.095134                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        9004275                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9004275                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9004275                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9004275                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2142                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2142                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2142                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2142                       # number of overall misses (Count)
system.cpu.icache.demandAccesses::cpu.inst      9006417                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9006417                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9006417                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9006417                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000238                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000238                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000238                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000238                       # miss rate for overall accesses (Ratio)
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1633                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1633                       # number of writebacks (Count)
system.cpu.icache.replacements                   1633                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9004275                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9004275                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2142                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2142                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.accesses::cpu.inst      9006417                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9006417                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000238                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000238                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           505.241806                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              9006417                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2142                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            4204.676471                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   505.241806                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.986800                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.986800                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          119                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          114                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          276                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           18014976                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          18014976                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           5008                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                 2174356                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1187828                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       373                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       126                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 9006487                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       350                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    82                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       313                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    394                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   2335                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      2729                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   394                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  2335                       # number of overall hits (Count)
system.l2.overallHits::total                     2729                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1748                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 5630                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    7378                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1748                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                5630                       # number of overall misses (Count)
system.l2.overallMisses::total                   7378                       # number of overall misses (Count)
system.l2.demandAccesses::cpu.inst               2142                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               7965                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 10107                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2142                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              7965                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                10107                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.816060                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.706842                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.729989                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.816060                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.706842                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.729989                       # miss rate for overall accesses (Ratio)
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                    1                       # number of writebacks (Count)
system.l2.writebacks::total                         1                       # number of writebacks (Count)
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             394                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                394                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1748                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1748                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.accesses::cpu.inst         2142                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2142                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.816060                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.816060                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadExReq.hits::cpu.data                188                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   188                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             2236                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2236                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.accesses::cpu.data           2424                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2424                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.922442                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.922442                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadSharedReq.hits::cpu.data           2147                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              2147                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         3394                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            3394                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.accesses::cpu.data         5541                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          5541                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.612525                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.612525                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.WritebackClean.hits::writebacks         1633                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1633                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1633                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1633                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         3054                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             3054                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         3054                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         3054                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  6601.209813                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        19193                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       7378                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.601382                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst      1505.313251                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      5095.896562                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::cpu.inst             0.045939                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.155514                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.201453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           7377                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   85                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   30                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  359                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 6903                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.225128                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     160922                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    160922                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           111872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           567474                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              679346                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       111872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          111872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks           64                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::cpu.data        131202                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total           131266                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1748                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data             31554                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                33302                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks              1                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::cpu.data            43114                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total               43115                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst            22918517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data           116254848                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total              139173364                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst        22918517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total           22918517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks            13111                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::cpu.data           26878533                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total              26891644                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks            13111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst           22918517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data          143133381                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total             166065009                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                25924                       # Transaction distribution (Count)
system.membus.transDist::ReadResp               31066                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               43114                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              43114                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2236                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2236                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5142                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       152833                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       152833                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  152833                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       810612                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       810612                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   810612                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              76416                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    76416    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                76416                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.snoop_filter.totRequests           7379                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadReq               25924                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadResp              33607                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq              43114                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp             43114                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         3054                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1633                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             4399                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2424                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2424                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2142                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5541                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5917                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       161459                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 167376                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       241600                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1043572                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1285172                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               1                       # Total snoops (Count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             79146                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   79146    100.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               79146                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4881293218                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.snoop_filter.totRequests         19193                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests         9086                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
