
*** Running vivado
    with args -log Mayo_sign_with_zynq_mayo_add_vectors_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mayo_sign_with_zynq_mayo_add_vectors_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Mayo_sign_with_zynq_mayo_add_vectors_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_axi_litev3/mayo_axi_litev3_3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo-axi/Mayo_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/TRNG_project/TRNG_project.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/shake128'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/INTERFACES'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top Mayo_sign_with_zynq_mayo_add_vectors_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'Mayo_sign_with_zynq_mayo_add_vectors_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 695994
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2294.703 ; gain = 0.000 ; free physical = 4152 ; free virtual = 10723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mayo_sign_with_zynq_mayo_add_vectors_0_0' [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_sign_with_zynq/ip/Mayo_sign_with_zynq_mayo_add_vectors_0_0/synth/Mayo_sign_with_zynq_mayo_add_vectors_0_0.vhd:90]
INFO: [Synth 8-3491] module 'mayo_add_vectors' declared at '/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Keygen/MAYO_add_vectors.vhd:30' bound to instance 'U0' of component 'mayo_add_vectors' [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_sign_with_zynq/ip/Mayo_sign_with_zynq_mayo_add_vectors_0_0/synth/Mayo_sign_with_zynq_mayo_add_vectors_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'mayo_add_vectors' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Keygen/MAYO_add_vectors.vhd:73]
INFO: [Synth 8-226] default block is never used [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Keygen/MAYO_add_vectors.vhd:413]
INFO: [Synth 8-256] done synthesizing module 'mayo_add_vectors' (1#1) [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Keygen/MAYO_add_vectors.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Mayo_sign_with_zynq_mayo_add_vectors_0_0' (2#1) [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_sign_with_zynq/ip/Mayo_sign_with_zynq_mayo_add_vectors_0_0/synth/Mayo_sign_with_zynq_mayo_add_vectors_0_0.vhd:90]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.703 ; gain = 0.000 ; free physical = 5925 ; free virtual = 12516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.703 ; gain = 0.000 ; free physical = 6082 ; free virtual = 12682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2294.703 ; gain = 0.000 ; free physical = 6079 ; free virtual = 12679
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2294.703 ; gain = 0.000 ; free physical = 5907 ; free virtual = 12511
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.637 ; gain = 0.000 ; free physical = 6013 ; free virtual = 12623
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2414.637 ; gain = 0.000 ; free physical = 6011 ; free virtual = 12624
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 6301 ; free virtual = 12915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 6300 ; free virtual = 12914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 6296 ; free virtual = 12909
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'mayo_add_vectors'
INFO: [Synth 8-802] inferred FSM for state register 's_state_1_reg' in module 'mayo_add_vectors'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   main0 |                               01 |                               01
                   main1 |                               10 |                               10
                   main2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_1_reg' using encoding 'sequential' in module 'mayo_add_vectors'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
                   read0 |                            00001 |                            00001
                   read1 |                            00010 |                            00010
                   read2 |                            00011 |                            00011
                   read3 |                            00100 |                            00100
                  write0 |                            00101 |                            10101
                   read4 |                            00110 |                            00101
                   read5 |                            00111 |                            00110
                   read6 |                            01000 |                            00111
                  write1 |                            01001 |                            10110
                   done0 |                            01010 |                            11010
                   read7 |                            01011 |                            01000
                   read8 |                            01100 |                            01001
                   read9 |                            01101 |                            01010
                  read10 |                            01110 |                            01011
                  read11 |                            01111 |                            01100
                  read12 |                            10000 |                            01101
                  write2 |                            10001 |                            10111
                   done1 |                            10010 |                            11011
                  read13 |                            10011 |                            01110
                  read14 |                            10100 |                            01111
                  read15 |                            10101 |                            10000
                  read16 |                            10110 |                            10001
                  write3 |                            10111 |                            11000
                  read17 |                            11000 |                            10010
                  read18 |                            11001 |                            10011
                  read19 |                            11010 |                            10100
                  write4 |                            11011 |                            11001
                   done2 |                            11100 |                            11100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'mayo_add_vectors'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 7122 ; free virtual = 13749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 12    
+---Registers : 
	               32 Bit    Registers := 13    
	               31 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	  29 Input   32 Bit        Muxes := 5     
	  29 Input   31 Bit        Muxes := 1     
	  29 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	  29 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 3     
	  29 Input    1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:39 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 7070 ; free virtual = 13716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 7302 ; free virtual = 13951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 7289 ; free virtual = 13938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 7258 ; free virtual = 13907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 8174 ; free virtual = 14835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 8187 ; free virtual = 14849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 8352 ; free virtual = 15013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 8358 ; free virtual = 15019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 8423 ; free virtual = 15084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 8420 ; free virtual = 15081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    88|
|2     |LUT1   |     2|
|3     |LUT2   |   287|
|4     |LUT3   |    93|
|5     |LUT4   |    83|
|6     |LUT5   |    96|
|7     |LUT6   |   149|
|8     |FDRE   |   384|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:58 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 8417 ; free virtual = 15078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2414.637 ; gain = 0.000 ; free physical = 8463 ; free virtual = 15125
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:58 . Memory (MB): peak = 2414.637 ; gain = 119.934 ; free physical = 8462 ; free virtual = 15124
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2414.637 ; gain = 0.000 ; free physical = 8648 ; free virtual = 15309
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Mayo_sign_with_zynq_mayo_add_vectors_0_0' is not ideal for floorplanning, since the cellview 'mayo_add_vectors' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.637 ; gain = 0.000 ; free physical = 8742 ; free virtual = 15396
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:13 . Memory (MB): peak = 2414.637 ; gain = 120.059 ; free physical = 8848 ; free virtual = 15503
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/Mayo_sign_with_zynq_mayo_add_vectors_0_0_synth_1/Mayo_sign_with_zynq_mayo_add_vectors_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/Mayo_sign_with_zynq_mayo_add_vectors_0_0_synth_1/Mayo_sign_with_zynq_mayo_add_vectors_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mayo_sign_with_zynq_mayo_add_vectors_0_0_utilization_synth.rpt -pb Mayo_sign_with_zynq_mayo_add_vectors_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 17 00:49:39 2023...
