# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do programador_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vd# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/2# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/camara.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:57:07 on May 09,2024
# vcom -reportprogress 300 -2008 -work work C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/camara.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Compiling entity camara
# -- Compiling architecture arch of camara
# ** Error: C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/camara.vhd(25): Nonresolved signal 'count' has multiple sources.
#   Drivers:
#     C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/camara.vhd(40):Process line__40
#        Driven at:
#           C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/camara.vhd(43)
#     C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/camara.vhd(30):Process line__30
#        Driven at:
#           C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/camara.vhd(33)
# ** Note: C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/camara.vhd(50): VHDL Compiler exiting
# End time: 13:57:07 on May 09,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/intelfpga_lite/23.1std/questa_fse/win64/vcom failed.
# Error in macro ./programador_run_msim_rtl_vhdl.do line 8
# c:/intelfpga_lite/23.1std/questa_fse/win64/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/programador/camara.vhd}"
