Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr  2 08:48:56 2018
| Host         : Beats running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 113 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 113 register/latch pins with no clock driven by root clock pin: pclk_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vsync (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vsync_0 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 432 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.539        0.000                      0                35361        0.052        0.000                      0                35290        1.027        0.000                       0                 14574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0               {0.000 20.833}       41.667          24.000          
  clkfbout_clk_wiz_0               {0.000 25.000}       50.000          20.000          
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 6.734}        13.468          74.250          
    CLKFBIN                        {0.000 6.734}        13.468          74.250          
    I                              {0.000 1.347}        2.694           371.250         
    pllclk1x_pll                   {0.000 6.734}        13.468          74.250          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               1.539        0.000                      0                33847        0.052        0.000                      0                33847        3.000        0.000                       0                 14024  
  clk_out1_clk_wiz_0                                                                                                                                                                39.511        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                                47.845        0.000                       0                     3  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          7.602        0.000                      0                  762        0.121        0.000                      0                  762        3.734        0.000                       0                   390  
    CLKFBIN                                                                                                                                                                         12.219        0.000                       0                     2  
    I                                                                                                                                                                                1.027        0.000                       0                    10  
    pllclk1x_pll                         8.746        0.000                      0                  137        0.106        0.000                      0                  137        6.234        0.000                       0                   139  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                               clk_fpga_0                         998.571        0.000                      0                   20                                                                        
clk_out1_design_1_clk_wiz_0_0  clk_fpga_0                          12.181        0.000                      0                   10                                                                        
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        8.532        0.000                      0                   21                                                                        
clk_out1_design_1_clk_wiz_0_0  pllclk1x_pll                         5.743        0.000                      0                   39        0.066        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               3.079        0.000                      0                  505        0.429        0.000                      0                  505  
**default**        clk_fpga_0                                  8.167        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 2.003ns (25.528%)  route 5.843ns (74.472%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.836     6.227    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.150     6.377 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.764     7.141    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X18Y35         LUT4 (Prop_lut4_I1_O)        0.328     7.469 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.635     8.104    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.200     9.428    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.552 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.409    10.961    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X27Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.565    12.745    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]/C
                         clock pessimism              0.115    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X27Y16         FDRE (Setup_fdre_C_CE)      -0.205    12.500    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 2.003ns (25.528%)  route 5.843ns (74.472%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.836     6.227    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.150     6.377 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.764     7.141    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X18Y35         LUT4 (Prop_lut4_I1_O)        0.328     7.469 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.635     8.104    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.200     9.428    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.552 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.409    10.961    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X27Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.565    12.745    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[29]/C
                         clock pessimism              0.115    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X27Y16         FDRE (Setup_fdre_C_CE)      -0.205    12.500    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 2.003ns (25.528%)  route 5.843ns (74.472%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.836     6.227    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.150     6.377 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.764     7.141    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X18Y35         LUT4 (Prop_lut4_I1_O)        0.328     7.469 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.635     8.104    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.200     9.428    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.552 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.409    10.961    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X27Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.565    12.745    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]/C
                         clock pessimism              0.115    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X27Y16         FDRE (Setup_fdre_C_CE)      -0.205    12.500    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[38]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 2.003ns (25.528%)  route 5.843ns (74.472%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.836     6.227    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.150     6.377 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.764     7.141    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X18Y35         LUT4 (Prop_lut4_I1_O)        0.328     7.469 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.635     8.104    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.200     9.428    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.552 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.409    10.961    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X27Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.565    12.745    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.115    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X27Y16         FDRE (Setup_fdre_C_CE)      -0.205    12.500    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.832ns  (logic 2.003ns (25.576%)  route 5.829ns (74.424%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.836     6.227    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.150     6.377 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.764     7.141    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X18Y35         LUT4 (Prop_lut4_I1_O)        0.328     7.469 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.635     8.104    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.200     9.428    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.552 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.394    10.946    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X24Y17         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.564    12.743    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X24Y17         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[20]/C
                         clock pessimism              0.115    12.858    
                         clock uncertainty           -0.154    12.704    
    SLICE_X24Y17         FDRE (Setup_fdre_C_CE)      -0.205    12.499    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                         -10.946    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 2.003ns (25.605%)  route 5.820ns (74.395%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.836     6.227    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.150     6.377 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.764     7.141    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X18Y35         LUT4 (Prop_lut4_I1_O)        0.328     7.469 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.635     8.104    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.200     9.428    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.552 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.385    10.937    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X28Y15         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.565    12.745    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X28Y15         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]/C
                         clock pessimism              0.115    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X28Y15         FDRE (Setup_fdre_C_CE)      -0.205    12.500    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 2.003ns (25.605%)  route 5.820ns (74.395%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.836     6.227    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.150     6.377 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.764     7.141    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X18Y35         LUT4 (Prop_lut4_I1_O)        0.328     7.469 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.635     8.104    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.200     9.428    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.552 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.385    10.937    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X28Y15         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.565    12.745    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X28Y15         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]/C
                         clock pessimism              0.115    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X28Y15         FDRE (Setup_fdre_C_CE)      -0.205    12.500    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[36]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 2.003ns (25.605%)  route 5.820ns (74.395%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.836     6.227    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.150     6.377 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.764     7.141    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X18Y35         LUT4 (Prop_lut4_I1_O)        0.328     7.469 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.635     8.104    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.200     9.428    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.552 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.385    10.937    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X28Y15         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.565    12.745    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X28Y15         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]/C
                         clock pessimism              0.115    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X28Y15         FDRE (Setup_fdre_C_CE)      -0.205    12.500    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 2.003ns (25.605%)  route 5.820ns (74.395%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.745 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.836     6.227    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.150     6.377 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.764     7.141    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X18Y35         LUT4 (Prop_lut4_I1_O)        0.328     7.469 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.635     8.104    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.200     9.428    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.552 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.385    10.937    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X28Y15         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.565    12.745    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X28Y15         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]/C
                         clock pessimism              0.115    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X28Y15         FDRE (Setup_fdre_C_CE)      -0.205    12.500    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]
  -------------------------------------------------------------------
                         required time                         12.500    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.575ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 2.003ns (25.528%)  route 5.843ns (74.472%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 12.744 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.820     3.114    design_1_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     4.391 r  design_1_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=2, routed)           1.836     6.227    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready
    SLICE_X10Y39         LUT3 (Prop_lut3_I2_O)        0.150     6.377 r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.764     7.141    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X18Y35         LUT4 (Prop_lut4_I1_O)        0.328     7.469 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.635     8.104    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_2
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.228 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.200     9.428    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X40Y29         LUT2 (Prop_lut2_I0_O)        0.124     9.552 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.409    10.961    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X26Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.565    12.745    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X26Y16         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]/C
                         clock pessimism              0.115    12.859    
                         clock uncertainty           -0.154    12.705    
    SLICE_X26Y16         FDRE (Setup_fdre_C_CE)      -0.169    12.536    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[62]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.167%)  route 0.199ns (48.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.554     0.890    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X50Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]/Q
                         net (fo=1, routed)           0.199     1.253    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.298 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[49]_i_1/O
                         net (fo=1, routed)           0.000     1.298    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/D[34]
    SLICE_X47Y35         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.824     1.190    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X47Y35         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[49]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y35         FDRE (Hold_fdre_C_D)         0.091     1.246    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_wr_addr_phase_finished_data_phase_started_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.409%)  route 0.242ns (56.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.559     0.895    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X48Y39         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awready_out_i_reg/Q
                         net (fo=2, routed)           0.242     1.278    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_awready
    SLICE_X50Y36         LUT4 (Prop_lut4_I1_O)        0.045     1.323 r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_wr_addr_phase_finished_data_phase_started_i_1/O
                         net (fo=1, routed)           0.000     1.323    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_wr_addr_phase_finished_data_phase_started_i_1_n_0
    SLICE_X50Y36         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_wr_addr_phase_finished_data_phase_started_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.820     1.186    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y36         FDRE                                         r  design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_wr_addr_phase_finished_data_phase_started_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y36         FDRE (Hold_fdre_C_D)         0.120     1.271    design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/lite_wr_addr_phase_finished_data_phase_started_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.281%)  route 0.219ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.549     0.885    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y62         FDRE                                         r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[15]/Q
                         net (fo=1, routed)           0.219     1.252    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[15]
    SLICE_X46Y62         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.820     1.186    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y62         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4/CLK
                         clock pessimism             -0.035     1.151    
    SLICE_X46Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     1.200    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.173%)  route 0.247ns (65.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.550     0.886    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y60         FDRE                                         r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.128     1.014 r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[22]/Q
                         net (fo=1, routed)           0.247     1.260    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[22]
    SLICE_X46Y61         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.822     1.188    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y61         SRL16E                                       r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4/CLK
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.208    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.075%)  route 0.218ns (53.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.555     0.891    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X48Y32         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tvalid_reg/Q
                         net (fo=8, routed)           0.218     1.249    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tvalid_reg_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.294 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1/O
                         net (fo=1, routed)           0.000     1.294    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/write_cmnd_cmb
    SLICE_X51Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.819     1.185    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X51Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y34         FDRE (Hold_fdre_C_D)         0.091     1.241    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.247ns (60.191%)  route 0.163ns (39.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.554     0.890    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X50Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]/Q
                         net (fo=1, routed)           0.163     1.201    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]
    SLICE_X48Y34         LUT2 (Prop_lut2_I1_O)        0.099     1.300 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[61]_i_1/O
                         net (fo=1, routed)           0.000     1.300    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/D[46]
    SLICE_X48Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.823     1.189    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X48Y34         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[61]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.092     1.246    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.293%)  route 0.198ns (48.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.559     0.895    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y48         FDRE                                         r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/Q
                         net (fo=2, routed)           0.198     1.257    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_data_reg_out_reg[31][18]
    SLICE_X52Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.302 r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO_n_72
    SLICE_X52Y50         FDRE                                         r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.821     1.187    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X52Y50         FDRE                                         r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.091     1.248    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.536%)  route 0.222ns (54.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.559     0.895    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y48         FDRE                                         r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[6]/Q
                         net (fo=2, routed)           0.222     1.258    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/sig_data_reg_out_reg[31][6]
    SLICE_X52Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.303 r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO_n_84
    SLICE_X52Y50         FDRE                                         r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.821     1.187    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X52Y50         FDRE                                         r  design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]/C
                         clock pessimism             -0.030     1.157    
    SLICE_X52Y50         FDRE (Hold_fdre_C_D)         0.092     1.249    design_1_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.252ns (59.557%)  route 0.171ns (40.443%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.548     0.884    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y27         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[22]/Q
                         net (fo=1, routed)           0.171     1.196    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/data[6]
    SLICE_X48Y27         LUT3 (Prop_lut3_I0_O)        0.045     1.241 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[4]_i_3/O
                         net (fo=1, routed)           0.000     1.241    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[4]_i_3_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.307 r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.307    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[4]_i_1_n_5
    SLICE_X48Y27         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.816     1.182    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y27         FDRE                                         r  design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[6]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.105     1.252    design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.567%)  route 0.204ns (49.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.554     0.890    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/m_axi_mm2s_aclk
    SLICE_X50Y35         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]/Q
                         net (fo=1, routed)           0.204     1.258    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]
    SLICE_X47Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.303 r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/s_axis_cmd_tdata[52]_i_1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/D[37]
    SLICE_X47Y35         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.824     1.190    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X47Y35         FDRE                                         r  design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[52]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y35         FDRE (Hold_fdre_C_D)         0.092     1.247    design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y4      design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y4      design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y19     design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y19     design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18     design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y18     design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y18     design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y18     design_1_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9      design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y9      design_1_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y26     design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y26     design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y26     design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y26     design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y26     design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y26     design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y26     design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y26     design_1_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y40      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y40      design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38     design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  design_1_i/OvSensor2Axis_0/inst/U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 0.890ns (17.188%)  route 4.288ns (82.812%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 14.939 - 13.468 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.713     1.716    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X62Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518     2.234 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.149     3.383    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X62Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.548     4.055    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.179 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.521     5.700    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.824 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.070     6.894    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.468    14.939    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism              0.114    15.053    
                         clock uncertainty           -0.128    14.925    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429    14.496    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 0.890ns (17.188%)  route 4.288ns (82.812%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 14.939 - 13.468 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.713     1.716    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X62Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518     2.234 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.149     3.383    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X62Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.548     4.055    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.179 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.521     5.700    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.824 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.070     6.894    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.468    14.939    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism              0.114    15.053    
                         clock uncertainty           -0.128    14.925    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429    14.496    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 0.890ns (17.188%)  route 4.288ns (82.812%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 14.939 - 13.468 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.713     1.716    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X62Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518     2.234 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.149     3.383    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X62Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.548     4.055    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.179 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.521     5.700    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.824 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.070     6.894    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.468    14.939    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism              0.114    15.053    
                         clock uncertainty           -0.128    14.925    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429    14.496    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 0.890ns (17.188%)  route 4.288ns (82.812%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 14.939 - 13.468 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.713     1.716    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X62Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518     2.234 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.149     3.383    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X62Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.548     4.055    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.179 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.521     5.700    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.824 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          1.070     6.894    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X52Y92         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.468    14.939    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y92         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism              0.114    15.053    
                         clock uncertainty           -0.128    14.925    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.429    14.496    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.890ns (17.672%)  route 4.146ns (82.328%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 14.940 - 13.468 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.713     1.716    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X62Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518     2.234 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.149     3.383    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X62Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.548     4.055    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.179 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.521     5.700    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.824 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.929     6.752    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.469    14.940    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism              0.114    15.054    
                         clock uncertainty           -0.128    14.926    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429    14.497    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.890ns (17.672%)  route 4.146ns (82.328%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 14.940 - 13.468 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.713     1.716    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X62Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518     2.234 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.149     3.383    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X62Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.548     4.055    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.179 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.521     5.700    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.824 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.929     6.752    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.469    14.940    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism              0.114    15.054    
                         clock uncertainty           -0.128    14.926    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429    14.497    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.890ns (17.672%)  route 4.146ns (82.328%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 14.940 - 13.468 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.713     1.716    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X62Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518     2.234 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.149     3.383    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X62Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.548     4.055    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.179 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.521     5.700    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.824 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.929     6.752    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.469    14.940    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/C
                         clock pessimism              0.114    15.054    
                         clock uncertainty           -0.128    14.926    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429    14.497    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.745ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.036ns  (logic 0.890ns (17.672%)  route 4.146ns (82.328%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 14.940 - 13.468 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.713     1.716    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X62Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518     2.234 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.149     3.383    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X62Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.548     4.055    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.179 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.521     5.700    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.824 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.929     6.752    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X52Y94         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.469    14.940    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism              0.114    15.054    
                         clock uncertainty           -0.128    14.926    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429    14.497    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  7.745    

Slack (MET) :             7.875ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.890ns (18.140%)  route 4.016ns (81.860%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 14.940 - 13.468 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.713     1.716    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X62Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518     2.234 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.149     3.383    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X62Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.548     4.055    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.179 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.521     5.700    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.824 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.799     6.622    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X52Y93         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.469    14.940    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y93         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism              0.114    15.054    
                         clock uncertainty           -0.128    14.926    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.429    14.497    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                  7.875    

Slack (MET) :             7.875ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_design_1_clk_wiz_0_0 rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.890ns (18.140%)  route 4.016ns (81.860%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 14.940 - 13.468 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.713     1.716    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vid_io_out_clk
    SLICE_X62Y87         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.518     2.234 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          1.149     3.383    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state[1]
    SLICE_X62Y90         LUT5 (Prop_lut5_I2_O)        0.124     3.507 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce_INST_0/O
                         net (fo=1, routed)           0.548     4.055    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_clken
    SLICE_X61Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.179 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_2/O
                         net (fo=95, routed)          1.521     5.700    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce
    SLICE_X54Y93         LUT4 (Prop_lut4_I1_O)        0.124     5.824 r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.799     6.622    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X52Y93         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.469    14.940    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X52Y93         FDRE                                         r  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism              0.114    15.054    
                         clock uncertainty           -0.128    14.926    
    SLICE_X52Y93         FDRE (Setup_fdre_C_R)       -0.429    14.497    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                  7.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.569     0.571    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y78         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.768    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X59Y78         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.837     0.839    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y78         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.268     0.571    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.076     0.647    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.567     0.569    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X59Y76         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.766    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X59Y76         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.834     0.836    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X59Y76         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.267     0.569    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.075     0.644    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.546     0.548    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y80         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.745    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][9]
    SLICE_X51Y80         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.812     0.814    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y80         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.266     0.548    
    SLICE_X51Y80         FDRE (Hold_fdre_C_D)         0.075     0.623    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.569     0.571    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y78         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.768    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X59Y78         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.837     0.839    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X59Y78         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.268     0.571    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.075     0.646    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.768    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.571     0.573    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X61Y77         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.770    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][1]
    SLICE_X61Y77         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.837     0.839    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X61Y77         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.266     0.573    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.075     0.648    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.571     0.573    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X63Y77         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.770    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][2]
    SLICE_X63Y77         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.837     0.839    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X63Y77         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.266     0.573    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.075     0.648    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.568     0.570    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y77         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.767    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][3]
    SLICE_X55Y77         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.834     0.836    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X55Y77         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.266     0.570    
    SLICE_X55Y77         FDRE (Hold_fdre_C_D)         0.075     0.645    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.767    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.545     0.547    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y79         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y79         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.744    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][7]
    SLICE_X51Y79         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.811     0.813    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y79         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.266     0.547    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.075     0.622    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.572     0.574    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y79         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.059     0.773    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X64Y79         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.839     0.841    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y79         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.267     0.574    
    SLICE_X64Y79         FDRE (Hold_fdre_C_D)         0.076     0.650    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.569     0.571    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y78         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.059     0.770    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X56Y78         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.837     0.839    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y78         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.268     0.571    
    SLICE_X56Y78         FDRE (Hold_fdre_C_D)         0.076     0.647    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X3Y15     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X53Y78     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X53Y76     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X53Y76     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X53Y77     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X53Y77     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X53Y77     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X58Y76     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X58Y76     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X62Y90     design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y88     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y88     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y88     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y88     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X60Y89     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[20]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.734       3.734      MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X58Y76     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X58Y76     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y78     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y78     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y76     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y76     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y77     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X53Y77     design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/grdc.rd_data_count_i_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y126    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y125    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y130    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y129    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y122    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y121    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y128    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X1Y127    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         2.694       1.028      BUFIO_X1Y9       design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/dclk_BUFIO_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pllclk1x_pll
  To Clock:  pllclk1x_pll

Setup :            0  Failing Endpoints,  Worst Slack        8.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.746ns  (required time - arrival time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n0q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.396ns (29.783%)  route 3.291ns (70.217%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 19.276 - 13.468 ) 
    Source Clock Delay      (SCD):    6.350ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.969     6.350    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X103Y116       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y116       FDRE (Prop_fdre_C_Q)         0.419     6.769 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[3]/Q
                         net (fo=7, routed)           0.739     7.508    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/p_0_in10_in
    SLICE_X103Y117       LUT5 (Prop_lut5_I0_O)        0.325     7.833 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg[6]_i_2__0/O
                         net (fo=3, routed)           0.623     8.455    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg[6]_i_2__0_n_0
    SLICE_X104Y117       LUT5 (Prop_lut5_I1_O)        0.324     8.779 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg[7]_i_2__0/O
                         net (fo=7, routed)           1.930    10.709    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/p_0_in5_in
    SLICE_X107Y120       LUT6 (Prop_lut6_I3_O)        0.328    11.037 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n0q_m[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.037    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n0q_m[1]_i_1__0_n_0
    SLICE_X107Y120       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n0q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.846    19.276    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X107Y120       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n0q_m_reg[1]/C
                         clock pessimism              0.551    19.827    
                         clock uncertainty           -0.075    19.752    
    SLICE_X107Y120       FDRE (Setup_fdre_C_D)        0.031    19.783    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n0q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         19.783    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.779ns  (required time - arrival time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.828ns (17.744%)  route 3.838ns (82.256%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 19.282 - 13.468 ) 
    Source Clock Delay      (SCD):    6.435ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         2.054     6.435    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X106Y108       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456     6.891 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/Q
                         net (fo=3, routed)           1.109     8.000    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]
    SLICE_X106Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.124 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg[3]_i_2__1/O
                         net (fo=4, routed)           1.281     9.405    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg[3]_i_2__1_n_0
    SLICE_X106Y110       LUT5 (Prop_lut5_I3_O)        0.124     9.529 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m[3]_i_3__1/O
                         net (fo=6, routed)           1.449    10.977    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m[3]_i_3__1_n_0
    SLICE_X108Y113       LUT6 (Prop_lut6_I4_O)        0.124    11.101 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m[2]_i_1__1/O
                         net (fo=1, routed)           0.000    11.101    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m[2]_i_1__1_n_0
    SLICE_X108Y113       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.852    19.282    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X108Y113       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m_reg[2]/C
                         clock pessimism              0.592    19.874    
                         clock uncertainty           -0.075    19.799    
    SLICE_X108Y113       FDRE (Setup_fdre_C_D)        0.081    19.880    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         19.880    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  8.779    

Slack (MET) :             8.786ns  (required time - arrival time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.014ns (21.967%)  route 3.602ns (78.033%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.733ns = ( 19.201 - 13.468 ) 
    Source Clock Delay      (SCD):    6.344ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.963     6.344    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X100Y121       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y121       FDRE (Prop_fdre_C_Q)         0.518     6.862 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[2]/Q
                         net (fo=11, routed)          1.294     8.156    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg_n_0_[2]
    SLICE_X98Y121        LUT3 (Prop_lut3_I1_O)        0.124     8.280 f  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt[2]_i_2/O
                         net (fo=6, routed)           0.818     9.098    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt[2]_i_2_n_0
    SLICE_X99Y119        LUT5 (Prop_lut5_I4_O)        0.124     9.222 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt[4]_i_7/O
                         net (fo=2, routed)           0.823    10.045    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt[4]_i_7_n_0
    SLICE_X99Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.169 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt[4]_i_3/O
                         net (fo=1, routed)           0.667    10.836    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt[4]_i_3_n_0
    SLICE_X99Y120        LUT6 (Prop_lut6_I0_O)        0.124    10.960 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    10.960    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt[4]_i_2_n_0
    SLICE_X99Y120        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.771    19.201    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X99Y120        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[4]/C
                         clock pessimism              0.589    19.790    
                         clock uncertainty           -0.075    19.715    
    SLICE_X99Y120        FDRE (Setup_fdre_C_D)        0.031    19.746    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.746    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  8.786    

Slack (MET) :             8.839ns  (required time - arrival time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        4.564ns  (logic 1.120ns (24.540%)  route 3.444ns (75.460%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 19.279 - 13.468 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         2.050     6.431    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X108Y113       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518     6.949 f  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m_reg[2]/Q
                         net (fo=14, routed)          0.864     7.813    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m_reg_n_0_[2]
    SLICE_X108Y114       LUT2 (Prop_lut2_I0_O)        0.150     7.963 f  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[1]_i_7__1/O
                         net (fo=1, routed)           1.048     9.011    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[1]_i_7__1_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I3_O)        0.328     9.339 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[1]_i_4__1/O
                         net (fo=13, routed)          1.532    10.871    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[1]_i_4__1_n_0
    SLICE_X112Y119       LUT5 (Prop_lut5_I0_O)        0.124    10.995 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out[7]_i_1__1/O
                         net (fo=1, routed)           0.000    10.995    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out[7]_i_1__1_n_0
    SLICE_X112Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.849    19.279    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X112Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[7]/C
                         clock pessimism              0.551    19.830    
                         clock uncertainty           -0.075    19.755    
    SLICE_X112Y119       FDRE (Setup_fdre_C_D)        0.079    19.834    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         19.834    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  8.839    

Slack (MET) :             8.947ns  (required time - arrival time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.828ns (18.622%)  route 3.618ns (81.378%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 19.282 - 13.468 ) 
    Source Clock Delay      (SCD):    6.435ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         2.054     6.435    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X106Y108       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456     6.891 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/Q
                         net (fo=3, routed)           1.109     8.000    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]
    SLICE_X106Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.124 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg[3]_i_2__1/O
                         net (fo=4, routed)           1.281     9.405    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg[3]_i_2__1_n_0
    SLICE_X106Y110       LUT5 (Prop_lut5_I3_O)        0.124     9.529 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m[3]_i_3__1/O
                         net (fo=6, routed)           1.229    10.757    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m[3]_i_3__1_n_0
    SLICE_X109Y113       LUT6 (Prop_lut6_I1_O)        0.124    10.881 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.881    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m[3]_i_1__1_n_0
    SLICE_X109Y113       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.852    19.282    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X109Y113       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m_reg[3]/C
                         clock pessimism              0.592    19.874    
                         clock uncertainty           -0.075    19.799    
    SLICE_X109Y113       FDRE (Setup_fdre_C_D)        0.029    19.828    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         19.828    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  8.947    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 0.828ns (18.590%)  route 3.626ns (81.410%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 19.282 - 13.468 ) 
    Source Clock Delay      (SCD):    6.435ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         2.054     6.435    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X106Y108       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDRE (Prop_fdre_C_Q)         0.456     6.891 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/Q
                         net (fo=3, routed)           1.109     8.000    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]
    SLICE_X106Y110       LUT5 (Prop_lut5_I4_O)        0.124     8.124 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg[3]_i_2__1/O
                         net (fo=4, routed)           1.281     9.405    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg[3]_i_2__1_n_0
    SLICE_X106Y110       LUT5 (Prop_lut5_I3_O)        0.124     9.529 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m[3]_i_3__1/O
                         net (fo=6, routed)           1.236    10.765    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m[3]_i_3__1_n_0
    SLICE_X108Y113       LUT6 (Prop_lut6_I1_O)        0.124    10.889 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m[1]_i_1__1/O
                         net (fo=1, routed)           0.000    10.889    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m[1]_i_1__1_n_0
    SLICE_X108Y113       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.852    19.282    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X108Y113       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m_reg[1]/C
                         clock pessimism              0.592    19.874    
                         clock uncertainty           -0.075    19.799    
    SLICE_X108Y113       FDRE (Setup_fdre_C_D)        0.077    19.876    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n0q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         19.876    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  8.987    

Slack (MET) :             8.992ns  (required time - arrival time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.148ns (26.000%)  route 3.267ns (74.000%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.817ns = ( 19.285 - 13.468 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         2.050     6.431    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X109Y114       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.456     6.887 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[2]/Q
                         net (fo=11, routed)          0.896     7.783    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg_n_0_[2]
    SLICE_X109Y114       LUT3 (Prop_lut3_I1_O)        0.124     7.907 f  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[2]_i_2__1/O
                         net (fo=6, routed)           0.653     8.560    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[2]_i_2__1_n_0
    SLICE_X110Y114       LUT5 (Prop_lut5_I0_O)        0.118     8.678 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[4]_i_6__1/O
                         net (fo=2, routed)           0.822     9.500    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[4]_i_6__1_n_0
    SLICE_X112Y114       LUT6 (Prop_lut6_I0_O)        0.326     9.826 f  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[3]_i_2__1/O
                         net (fo=1, routed)           0.897    10.722    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[3]_i_2__1_n_0
    SLICE_X112Y114       LUT6 (Prop_lut6_I0_O)        0.124    10.846 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.846    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[3]_i_1__1_n_0
    SLICE_X112Y114       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.855    19.285    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X112Y114       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[3]/C
                         clock pessimism              0.551    19.836    
                         clock uncertainty           -0.075    19.761    
    SLICE_X112Y114       FDRE (Setup_fdre_C_D)        0.077    19.838    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.838    
                         arrival time                         -10.846    
  -------------------------------------------------------------------
                         slack                                  8.992    

Slack (MET) :             9.033ns  (required time - arrival time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.120ns (25.615%)  route 3.252ns (74.385%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 19.279 - 13.468 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         2.050     6.431    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X108Y113       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y113       FDRE (Prop_fdre_C_Q)         0.518     6.949 f  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m_reg[2]/Q
                         net (fo=14, routed)          0.864     7.813    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1q_m_reg_n_0_[2]
    SLICE_X108Y114       LUT2 (Prop_lut2_I0_O)        0.150     7.963 f  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[1]_i_7__1/O
                         net (fo=1, routed)           1.048     9.011    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[1]_i_7__1_n_0
    SLICE_X108Y114       LUT6 (Prop_lut6_I3_O)        0.328     9.339 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[1]_i_4__1/O
                         net (fo=13, routed)          1.341    10.679    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[1]_i_4__1_n_0
    SLICE_X112Y119       LUT5 (Prop_lut5_I0_O)        0.124    10.803 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out[1]_i_1__1/O
                         net (fo=1, routed)           0.000    10.803    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out[1]_i_1__1_n_0
    SLICE_X112Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.849    19.279    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X112Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[1]/C
                         clock pessimism              0.551    19.830    
                         clock uncertainty           -0.075    19.755    
    SLICE_X112Y119       FDRE (Setup_fdre_C_D)        0.081    19.836    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         19.836    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  9.033    

Slack (MET) :             9.108ns  (required time - arrival time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.148ns (26.995%)  route 3.105ns (73.005%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.817ns = ( 19.285 - 13.468 ) 
    Source Clock Delay      (SCD):    6.431ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         2.050     6.431    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X109Y114       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y114       FDRE (Prop_fdre_C_Q)         0.456     6.887 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[2]/Q
                         net (fo=11, routed)          0.896     7.783    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg_n_0_[2]
    SLICE_X109Y114       LUT3 (Prop_lut3_I1_O)        0.124     7.907 f  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[2]_i_2__1/O
                         net (fo=6, routed)           0.653     8.560    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[2]_i_2__1_n_0
    SLICE_X110Y114       LUT5 (Prop_lut5_I0_O)        0.118     8.678 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[4]_i_6__1/O
                         net (fo=2, routed)           0.745     9.423    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[4]_i_6__1_n_0
    SLICE_X110Y113       LUT6 (Prop_lut6_I0_O)        0.326     9.749 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[4]_i_2__1/O
                         net (fo=1, routed)           0.811    10.560    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[4]_i_2__1_n_0
    SLICE_X110Y114       LUT6 (Prop_lut6_I0_O)        0.124    10.684 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000    10.684    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt[4]_i_1__1_n_0
    SLICE_X110Y114       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.855    19.285    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X110Y114       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[4]/C
                         clock pessimism              0.551    19.836    
                         clock uncertainty           -0.075    19.761    
    SLICE_X110Y114       FDRE (Setup_fdre_C_D)        0.031    19.792    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.792    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  9.108    

Slack (MET) :             9.129ns  (required time - arrival time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.188ns (27.831%)  route 3.081ns (72.169%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 19.276 - 13.468 ) 
    Source Clock Delay      (SCD):    6.424ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         2.043     6.424    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X106Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y119       FDRE (Prop_fdre_C_Q)         0.456     6.880 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n0q_m_reg[2]/Q
                         net (fo=9, routed)           0.906     7.786    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n0q_m_reg_n_0_[2]
    SLICE_X107Y119       LUT3 (Prop_lut3_I0_O)        0.152     7.938 f  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/cnt[2]_i_2__0/O
                         net (fo=5, routed)           0.455     8.394    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/cnt[2]_i_2__0_n_0
    SLICE_X110Y119       LUT5 (Prop_lut5_I0_O)        0.332     8.726 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/cnt[3]_i_4__0/O
                         net (fo=2, routed)           1.018     9.743    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/cnt[3]_i_4__0_n_0
    SLICE_X108Y119       LUT6 (Prop_lut6_I0_O)        0.124     9.867 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/cnt[4]_i_2__0/O
                         net (fo=1, routed)           0.701    10.569    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/cnt[4]_i_2__0_n_0
    SLICE_X109Y119       LUT6 (Prop_lut6_I0_O)        0.124    10.693 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.693    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/cnt[4]_i_1__0_n_0
    SLICE_X109Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.846    19.276    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X109Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/cnt_reg[4]/C
                         clock pessimism              0.592    19.868    
                         clock uncertainty           -0.075    19.793    
    SLICE_X109Y119       FDRE (Setup_fdre_C_D)        0.029    19.822    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         19.822    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  9.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.674     0.676    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.726 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.423    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.449 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.710     2.159    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X113Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.141     2.300 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.054     2.354    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg_n_0_[7]
    SLICE_X112Y119       LUT5 (Prop_lut5_I4_O)        0.045     2.399 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.399    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out[7]_i_1__1_n_0
    SLICE_X112Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.947     0.949    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.002 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.754    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.783 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.984     2.767    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X112Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[7]/C
                         clock pessimism             -0.595     2.172    
    SLICE_X112Y119       FDRE (Hold_fdre_C_D)         0.121     2.293    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.674     0.676    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.726 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.423    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.449 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.710     2.159    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X113Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDRE (Prop_fdre_C_Q)         0.141     2.300 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.091     2.391    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg_n_0_[1]
    SLICE_X112Y119       LUT5 (Prop_lut5_I4_O)        0.045     2.436 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.436    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out[1]_i_1__1_n_0
    SLICE_X112Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.947     0.949    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.002 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.754    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.783 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.984     2.767    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X112Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[1]/C
                         clock pessimism             -0.595     2.172    
    SLICE_X112Y119       FDRE (Hold_fdre_C_D)         0.121     2.293    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.674     0.676    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.726 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.423    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.449 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.715     2.164    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X106Y110       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.141     2.305 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[4]/Q
                         net (fo=4, routed)           0.076     2.381    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/p_0_in7_in
    SLICE_X107Y110       LUT5 (Prop_lut5_I0_O)        0.045     2.426 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.426    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/p_0_in3_in
    SLICE_X107Y110       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.947     0.949    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.002 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.754    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.783 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.989     2.772    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X107Y110       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[5]/C
                         clock pessimism             -0.595     2.177    
    SLICE_X107Y110       FDRE (Hold_fdre_C_D)         0.092     2.269    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.152%)  route 0.134ns (41.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.674     0.676    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.726 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.423    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.449 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.685     2.134    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X103Y116       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y116       FDRE (Prop_fdre_C_Q)         0.141     2.275 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[5]/Q
                         net (fo=4, routed)           0.134     2.409    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/p_0_in4_in
    SLICE_X104Y117       LUT5 (Prop_lut5_I4_O)        0.045     2.454 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.454    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/p_0_in3_in
    SLICE_X104Y117       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.947     0.949    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.002 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.754    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.783 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.957     2.740    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X104Y117       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[5]/C
                         clock pessimism             -0.572     2.168    
    SLICE_X104Y117       FDRE (Hold_fdre_C_D)         0.121     2.289    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.674     0.676    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.726 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.423    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.449 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.681     2.130    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X98Y120        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDRE (Prop_fdre_C_Q)         0.148     2.278 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.057     2.335    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg_n_0_[0]
    SLICE_X98Y120        LUT6 (Prop_lut6_I3_O)        0.098     2.433 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.433    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out[0]
    SLICE_X98Y120        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.947     0.949    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.002 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.754    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.783 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.953     2.736    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X98Y120        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[0]/C
                         clock pessimism             -0.606     2.130    
    SLICE_X98Y120        FDRE (Hold_fdre_C_D)         0.121     2.251    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.674     0.676    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.726 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.423    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.449 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.681     2.130    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X101Y120       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y120       FDRE (Prop_fdre_C_Q)         0.128     2.258 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.054     2.312    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg_n_0_[2]
    SLICE_X101Y120       LUT6 (Prop_lut6_I5_O)        0.099     2.411 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.411    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out[2]
    SLICE_X101Y120       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.947     0.949    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.002 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.754    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.783 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.953     2.736    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X101Y120       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[2]/C
                         clock pessimism             -0.606     2.130    
    SLICE_X101Y120       FDRE (Hold_fdre_C_D)         0.091     2.221    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.674     0.676    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.726 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.423    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.449 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.682     2.131    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X101Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.128     2.259 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.054     2.313    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg_n_0_[1]
    SLICE_X101Y119       LUT6 (Prop_lut6_I3_O)        0.099     2.412 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.412    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out[1]
    SLICE_X101Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.947     0.949    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.002 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.754    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.783 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.954     2.737    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X101Y119       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[1]/C
                         clock pessimism             -0.606     2.131    
    SLICE_X101Y119       FDRE (Hold_fdre_C_D)         0.091     2.222    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.470%)  route 0.161ns (43.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.674     0.676    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.726 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.423    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.449 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.685     2.134    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X98Y116        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y116        FDRE (Prop_fdre_C_Q)         0.164     2.298 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[6]/Q
                         net (fo=4, routed)           0.161     2.459    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg_n_0_[6]
    SLICE_X98Y117        LUT3 (Prop_lut3_I2_O)        0.045     2.504 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.504    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg[6]_i_1_n_0
    SLICE_X98Y117        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.947     0.949    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.002 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.754    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.783 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.956     2.739    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X98Y117        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[6]/C
                         clock pessimism             -0.592     2.147    
    SLICE_X98Y117        FDRE (Hold_fdre_C_D)         0.120     2.267    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.057%)  route 0.218ns (53.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.674     0.676    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.726 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.423    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.449 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.685     2.134    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X103Y116       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y116       FDRE (Prop_fdre_C_Q)         0.141     2.275 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[5]/Q
                         net (fo=4, routed)           0.218     2.493    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/p_0_in4_in
    SLICE_X104Y117       LUT3 (Prop_lut3_I0_O)        0.045     2.538 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.538    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg[6]_i_1__0_n_0
    SLICE_X104Y117       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.947     0.949    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.002 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.754    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.783 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.957     2.740    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X104Y117       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[6]/C
                         clock pessimism             -0.572     2.168    
    SLICE_X104Y117       FDRE (Hold_fdre_C_D)         0.121     2.289    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - pllclk1x_pll rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.597     0.597    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.674     0.676    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.726 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.696     1.423    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.449 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.715     2.164    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X107Y110       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDRE (Prop_fdre_C_Q)         0.128     2.292 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[6]/Q
                         net (fo=4, routed)           0.116     2.408    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg_n_0_[6]
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.098     2.506 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.506    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg[6]_i_1__1_n_0
    SLICE_X107Y110       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.864     0.864    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         0.947     0.949    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.002 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           0.752     1.754    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.783 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         0.989     2.772    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X107Y110       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[6]/C
                         clock pessimism             -0.608     2.164    
    SLICE_X107Y110       FDRE (Hold_fdre_C_D)         0.092     2.256    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pllclk1x_pll
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y17   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y126    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y125    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y130    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y129    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y122    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y121    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y128    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X1Y127    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y2  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X108Y117   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y110   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y110   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y110   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y110   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y110   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X106Y110   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y110   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y110   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/q_m_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X95Y118    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/c_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X98Y121    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X100Y121   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X100Y119   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X99Y120    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X98Y120    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X101Y119   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X101Y120   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X98Y120    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X101Y121   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X101Y119   design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.571ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.571ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.326ns  (logic 0.518ns (39.072%)  route 0.808ns (60.928%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12         FDRE                         0.000     0.000 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X90Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.808     1.326    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X88Y12         FDRE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X88Y12         FDRE (Setup_fdre_C_D)       -0.103   999.897    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.897    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                998.571    

Slack (MET) :             998.666ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.058ns  (logic 0.419ns (39.619%)  route 0.639ns (60.381%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.639     1.058    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X3Y18          FDRE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)       -0.276   999.724    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.724    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                998.666    

Slack (MET) :             998.718ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.019ns  (logic 0.478ns (46.903%)  route 0.541ns (53.097%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12         FDRE                         0.000     0.000 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y12         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.541     1.019    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X88Y13         FDRE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X88Y13         FDRE (Setup_fdre_C_D)       -0.263   999.737    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.737    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                998.718    

Slack (MET) :             998.719ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.014ns  (logic 0.478ns (47.137%)  route 0.536ns (52.863%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12         FDRE                         0.000     0.000 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X90Y12         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.536     1.014    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X87Y13         FDRE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X87Y13         FDRE (Setup_fdre_C_D)       -0.267   999.733    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                998.719    

Slack (MET) :             998.729ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.178ns  (logic 0.518ns (43.973%)  route 0.660ns (56.027%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12         FDRE                         0.000     0.000 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X90Y12         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.660     1.178    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X87Y13         FDRE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X87Y13         FDRE (Setup_fdre_C_D)       -0.093   999.907    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                998.729    

Slack (MET) :             998.733ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.997ns  (logic 0.478ns (47.963%)  route 0.519ns (52.037%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12         FDRE                         0.000     0.000 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X90Y12         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.519     0.997    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X89Y12         FDRE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y12         FDRE (Setup_fdre_C_D)       -0.270   999.730    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.997    
  -------------------------------------------------------------------
                         slack                                998.733    

Slack (MET) :             998.762ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.193ns  (logic 0.456ns (38.224%)  route 0.737ns (61.776%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE                         0.000     0.000 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.737     1.193    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X2Y17          FDRE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X2Y17          FDRE (Setup_fdre_C_D)       -0.045   999.955    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                998.762    

Slack (MET) :             998.860ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.547%)  route 0.501ns (54.453%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE                         0.000     0.000 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.501     0.920    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y19          FDRE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y19          FDRE (Setup_fdre_C_D)       -0.220   999.780    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.780    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                998.860    

Slack (MET) :             998.864ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.872ns  (logic 0.478ns (54.834%)  route 0.394ns (45.166%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y12         FDRE                         0.000     0.000 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X90Y12         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.394     0.872    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X89Y12         FDRE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X89Y12         FDRE (Setup_fdre_C_D)       -0.264   999.736    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                998.864    

Slack (MET) :             998.869ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.915ns  (logic 0.419ns (45.799%)  route 0.496ns (54.201%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y11         FDRE                         0.000     0.000 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X87Y11         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.496     0.915    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X86Y11         FDRE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X86Y11         FDRE (Setup_fdre_C_D)       -0.216   999.784    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.784    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                998.869    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.181ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.181ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.071ns  (logic 0.478ns (44.636%)  route 0.593ns (55.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.593     1.071    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X54Y75         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)       -0.216    13.252    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.252    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 12.181    

Slack (MET) :             12.223ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.152ns  (logic 0.518ns (44.947%)  route 0.634ns (55.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.634     1.152    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X55Y76         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X55Y76         FDRE (Setup_fdre_C_D)       -0.093    13.375    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                 12.223    

Slack (MET) :             12.260ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.113ns  (logic 0.518ns (46.532%)  route 0.595ns (53.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.595     1.113    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X56Y75         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)       -0.095    13.373    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.113    
  -------------------------------------------------------------------
                         slack                                 12.260    

Slack (MET) :             12.265ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.110ns  (logic 0.518ns (46.661%)  route 0.592ns (53.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.592     1.110    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X56Y76         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)       -0.093    13.375    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 12.265    

Slack (MET) :             12.296ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.342%)  route 0.621ns (57.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.621     1.077    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X51Y76         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X51Y76         FDRE (Setup_fdre_C_D)       -0.095    13.373    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 12.296    

Slack (MET) :             12.404ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.969ns  (logic 0.518ns (53.434%)  route 0.451ns (46.566%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.451     0.969    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y76         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X56Y76         FDRE (Setup_fdre_C_D)       -0.095    13.373    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                 12.404    

Slack (MET) :             12.407ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.968ns  (logic 0.518ns (53.498%)  route 0.450ns (46.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.450     0.968    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X56Y75         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X56Y75         FDRE (Setup_fdre_C_D)       -0.093    13.375    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -0.968    
  -------------------------------------------------------------------
                         slack                                 12.407    

Slack (MET) :             12.410ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.793%)  route 0.445ns (46.207%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.445     0.963    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X57Y76         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X57Y76         FDRE (Setup_fdre_C_D)       -0.095    13.373    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 12.410    

Slack (MET) :             12.419ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.954ns  (logic 0.518ns (54.280%)  route 0.436ns (45.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.436     0.954    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X55Y76         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X55Y76         FDRE (Setup_fdre_C_D)       -0.095    13.373    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 12.419    

Slack (MET) :             12.423ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.998ns  (logic 0.518ns (51.911%)  route 0.480ns (48.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.480     0.998    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X54Y75         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)       -0.047    13.421    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                 12.423    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.532ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.412ns  (logic 0.456ns (32.304%)  route 0.956ns (67.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.956     1.412    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X54Y80         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y80         FDRE (Setup_fdre_C_D)       -0.056     9.944    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.047ns  (logic 0.419ns (40.006%)  route 0.628ns (59.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.628     1.047    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X58Y80         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y80         FDRE (Setup_fdre_C_D)       -0.222     9.778    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.749ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.029ns  (logic 0.419ns (40.726%)  route 0.610ns (59.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.610     1.029    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X50Y79         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y79         FDRE (Setup_fdre_C_D)       -0.222     9.778    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.029    
  -------------------------------------------------------------------
                         slack                                  8.749    

Slack (MET) :             8.754ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.151ns  (logic 0.518ns (45.019%)  route 0.633ns (54.981%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.633     1.151    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X61Y77         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y77         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  8.754    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.128ns  (logic 0.456ns (40.418%)  route 0.672ns (59.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.672     1.128    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X51Y79         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y79         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.086ns  (logic 0.456ns (41.998%)  route 0.630ns (58.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.630     1.086    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y79         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y79         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.086    
  -------------------------------------------------------------------
                         slack                                  8.819    

Slack (MET) :             8.826ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.079ns  (logic 0.456ns (42.260%)  route 0.623ns (57.740%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.623     1.079    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X59Y78         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X59Y78         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.079    
  -------------------------------------------------------------------
                         slack                                  8.826    

Slack (MET) :             8.828ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.342%)  route 0.621ns (57.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.621     1.077    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[9]
    SLICE_X51Y80         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X51Y80         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  8.828    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.651%)  route 0.589ns (56.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.589     1.045    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X56Y78         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y78         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  8.860    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.239%)  route 0.624ns (57.761%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.624     1.080    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X58Y77         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X58Y77         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  8.873    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  pllclk1x_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.249ns  (logic 0.890ns (7.912%)  route 10.359ns (92.088%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 19.286 - 13.468 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.980     1.983    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDRE (Prop_fdre_C_Q)         0.518     2.501 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/Q
                         net (fo=6, routed)           6.245     8.746    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/vid_data[4]
    SLICE_X106Y107       LUT3 (Prop_lut3_I1_O)        0.124     8.870 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[0]_i_2/O
                         net (fo=2, routed)           2.262    11.132    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[0]_i_2_n_0
    SLICE_X106Y108       LUT6 (Prop_lut6_I5_O)        0.124    11.256 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]_i_2/O
                         net (fo=3, routed)           1.851    13.108    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]_i_2_n_0
    SLICE_X106Y107       LUT6 (Prop_lut6_I0_O)        0.124    13.232 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000    13.232    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[2]_i_1_n_0
    SLICE_X106Y107       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.856    19.286    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X106Y107       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[2]/C
                         clock pessimism              0.000    19.286    
                         clock uncertainty           -0.343    18.943    
    SLICE_X106Y107       FDRE (Setup_fdre_C_D)        0.031    18.974    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -13.232    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.455ns  (logic 0.890ns (8.512%)  route 9.565ns (91.488%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 19.206 - 13.468 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.980     1.983    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDRE (Prop_fdre_C_Q)         0.518     2.501 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/Q
                         net (fo=6, routed)           6.461     8.962    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/vid_data[5]
    SLICE_X97Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.086 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[0]_i_2/O
                         net (fo=2, routed)           0.996    10.082    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[0]_i_2_n_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.206 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[3]_i_2/O
                         net (fo=3, routed)           2.108    12.314    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[3]_i_2_n_0
    SLICE_X97Y115        LUT6 (Prop_lut6_I0_O)        0.124    12.438 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000    12.438    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d0[3]
    SLICE_X97Y115        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.776    19.206    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X97Y115        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[3]/C
                         clock pessimism              0.000    19.206    
                         clock uncertainty           -0.343    18.863    
    SLICE_X97Y115        FDRE (Setup_fdre_C_D)        0.031    18.894    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                         -12.438    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 0.890ns (8.516%)  route 9.560ns (91.484%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 19.206 - 13.468 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.980     1.983    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDRE (Prop_fdre_C_Q)         0.518     2.501 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/Q
                         net (fo=6, routed)           6.461     8.962    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/vid_data[5]
    SLICE_X97Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.086 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[0]_i_2/O
                         net (fo=2, routed)           0.996    10.082    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[0]_i_2_n_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.206 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[3]_i_2/O
                         net (fo=3, routed)           2.103    12.309    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[3]_i_2_n_0
    SLICE_X97Y115        LUT6 (Prop_lut6_I0_O)        0.124    12.433 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000    12.433    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d0[2]
    SLICE_X97Y115        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.776    19.206    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X97Y115        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[2]/C
                         clock pessimism              0.000    19.206    
                         clock uncertainty           -0.343    18.863    
    SLICE_X97Y115        FDRE (Setup_fdre_C_D)        0.029    18.892    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.392ns  (logic 0.890ns (8.564%)  route 9.502ns (91.436%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 19.206 - 13.468 ) 
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.979     1.982    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDRE (Prop_fdre_C_Q)         0.518     2.500 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[5]/Q
                         net (fo=6, routed)           6.491     8.991    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/vid_data[5]
    SLICE_X102Y116       LUT3 (Prop_lut3_I2_O)        0.124     9.115 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[0]_i_2/O
                         net (fo=2, routed)           0.979    10.094    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[0]_i_2_n_0
    SLICE_X102Y116       LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[3]_i_2/O
                         net (fo=3, routed)           2.032    12.250    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[3]_i_2_n_0
    SLICE_X103Y116       LUT6 (Prop_lut6_I0_O)        0.124    12.374 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000    12.374    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[3]_i_1_n_0
    SLICE_X103Y116       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.776    19.206    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X103Y116       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[3]/C
                         clock pessimism              0.000    19.206    
                         clock uncertainty           -0.343    18.863    
    SLICE_X103Y116       FDRE (Setup_fdre_C_D)        0.031    18.894    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.606ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.385ns  (logic 0.890ns (8.570%)  route 9.495ns (91.430%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        3.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 19.286 - 13.468 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.980     1.983    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDRE (Prop_fdre_C_Q)         0.518     2.501 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/Q
                         net (fo=6, routed)           6.245     8.746    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/vid_data[4]
    SLICE_X106Y107       LUT3 (Prop_lut3_I1_O)        0.124     8.870 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[0]_i_2/O
                         net (fo=2, routed)           2.262    11.132    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[0]_i_2_n_0
    SLICE_X106Y108       LUT6 (Prop_lut6_I5_O)        0.124    11.256 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]_i_2/O
                         net (fo=3, routed)           0.988    12.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]_i_2_n_0
    SLICE_X106Y107       LUT3 (Prop_lut3_I0_O)        0.124    12.368 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000    12.368    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[1]_i_1_n_0
    SLICE_X106Y107       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.856    19.286    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X106Y107       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[1]/C
                         clock pessimism              0.000    19.286    
                         clock uncertainty           -0.343    18.943    
    SLICE_X106Y107       FDRE (Setup_fdre_C_D)        0.031    18.974    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                  6.606    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.298ns  (logic 0.890ns (8.642%)  route 9.408ns (91.358%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.738ns = ( 19.206 - 13.468 ) 
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.979     1.982    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDRE (Prop_fdre_C_Q)         0.518     2.500 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[5]/Q
                         net (fo=6, routed)           6.491     8.991    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/vid_data[5]
    SLICE_X102Y116       LUT3 (Prop_lut3_I2_O)        0.124     9.115 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[0]_i_2/O
                         net (fo=2, routed)           0.979    10.094    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[0]_i_2_n_0
    SLICE_X102Y116       LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[3]_i_2/O
                         net (fo=3, routed)           1.938    12.156    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[3]_i_2_n_0
    SLICE_X103Y116       LUT6 (Prop_lut6_I0_O)        0.124    12.280 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000    12.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[2]_i_1_n_0
    SLICE_X103Y116       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.776    19.206    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X103Y116       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[2]/C
                         clock pessimism              0.000    19.206    
                         clock uncertainty           -0.343    18.863    
    SLICE_X103Y116       FDRE (Setup_fdre_C_D)        0.029    18.892    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.371ns  (logic 0.890ns (8.582%)  route 9.481ns (91.418%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        3.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.818ns = ( 19.286 - 13.468 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.980     1.983    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDRE (Prop_fdre_C_Q)         0.518     2.501 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/Q
                         net (fo=6, routed)           6.245     8.746    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/vid_data[4]
    SLICE_X106Y107       LUT3 (Prop_lut3_I1_O)        0.124     8.870 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[0]_i_2/O
                         net (fo=2, routed)           2.262    11.132    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[0]_i_2_n_0
    SLICE_X106Y108       LUT6 (Prop_lut6_I5_O)        0.124    11.256 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]_i_2/O
                         net (fo=3, routed)           0.973    12.230    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]_i_2_n_0
    SLICE_X106Y108       LUT6 (Prop_lut6_I0_O)        0.124    12.354 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000    12.354    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.856    19.286    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X106Y108       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/C
                         clock pessimism              0.000    19.286    
                         clock uncertainty           -0.343    18.943    
    SLICE_X106Y108       FDRE (Setup_fdre_C_D)        0.031    18.974    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -12.354    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.220ns  (logic 0.890ns (8.708%)  route 9.330ns (91.292%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        3.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 19.207 - 13.468 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.980     1.983    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDRE (Prop_fdre_C_Q)         0.518     2.501 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/Q
                         net (fo=6, routed)           6.461     8.962    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/vid_data[5]
    SLICE_X97Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.086 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[0]_i_2/O
                         net (fo=2, routed)           0.996    10.082    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[0]_i_2_n_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I5_O)        0.124    10.206 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[3]_i_2/O
                         net (fo=3, routed)           1.873    12.079    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[3]_i_2_n_0
    SLICE_X97Y114        LUT3 (Prop_lut3_I0_O)        0.124    12.203 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000    12.203    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d0[1]
    SLICE_X97Y114        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.777    19.207    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X97Y114        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[1]/C
                         clock pessimism              0.000    19.207    
                         clock uncertainty           -0.343    18.864    
    SLICE_X97Y114        FDRE (Setup_fdre_C_D)        0.031    18.895    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         18.895    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  6.692    

Slack (MET) :             6.986ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.925ns  (logic 0.890ns (8.967%)  route 9.035ns (91.033%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        3.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 19.207 - 13.468 ) 
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.979     1.982    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDRE (Prop_fdre_C_Q)         0.518     2.500 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[5]/Q
                         net (fo=6, routed)           6.491     8.991    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/vid_data[5]
    SLICE_X102Y116       LUT3 (Prop_lut3_I2_O)        0.124     9.115 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[0]_i_2/O
                         net (fo=2, routed)           0.979    10.094    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[0]_i_2_n_0
    SLICE_X102Y116       LUT6 (Prop_lut6_I5_O)        0.124    10.218 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[3]_i_2/O
                         net (fo=3, routed)           1.565    11.783    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[3]_i_2_n_0
    SLICE_X103Y115       LUT3 (Prop_lut3_I0_O)        0.124    11.907 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000    11.907    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[1]_i_1_n_0
    SLICE_X103Y115       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.777    19.207    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X103Y115       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[1]/C
                         clock pessimism              0.000    19.207    
                         clock uncertainty           -0.343    18.864    
    SLICE_X103Y115       FDRE (Setup_fdre_C_D)        0.029    18.893    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                  6.986    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (pllclk1x_pll rise@13.468ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.801ns  (logic 0.766ns (7.816%)  route 9.035ns (92.184%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.739ns = ( 19.207 - 13.468 ) 
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.980     1.983    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDRE (Prop_fdre_C_Q)         0.518     2.501 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/Q
                         net (fo=6, routed)           6.461     8.962    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/vid_data[5]
    SLICE_X97Y114        LUT3 (Prop_lut3_I2_O)        0.124     9.086 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[0]_i_2/O
                         net (fo=2, routed)           2.574    11.660    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[0]_i_2_n_0
    SLICE_X97Y114        LUT6 (Prop_lut6_I2_O)        0.124    11.784 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[0]_i_1/O
                         net (fo=1, routed)           0.000    11.784    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d0[0]
    SLICE_X97Y114        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612    15.080    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.773    15.244    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.327 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.012    17.339    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.430 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.777    19.207    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X97Y114        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[0]/C
                         clock pessimism              0.000    19.207    
                         clock uncertainty           -0.343    18.864    
    SLICE_X97Y114        FDRE (Setup_fdre_C_D)        0.029    18.893    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[0]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                         -11.784    
  -------------------------------------------------------------------
                         slack                                  7.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 0.418ns (8.012%)  route 4.799ns (91.988%))
  Logic Levels:           0  
  Clock Path Skew:        4.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.350ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.785     1.788    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y104        FDRE (Prop_fdre_C_Q)         0.418     2.206 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[7]/Q
                         net (fo=4, routed)           4.799     7.005    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/vid_data[7]
    SLICE_X102Y116       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.969     6.350    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X102Y116       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[7]/C
                         clock pessimism              0.000     6.350    
                         clock uncertainty            0.343     6.693    
    SLICE_X102Y116       FDRE (Hold_fdre_C_D)         0.246     6.939    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/din_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.939    
                         arrival time                           7.005    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.367ns (7.001%)  route 4.875ns (92.999%))
  Logic Levels:           0  
  Clock Path Skew:        4.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.434ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.785     1.788    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X95Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y103        FDRE (Prop_fdre_C_Q)         0.367     2.155 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[18]/Q
                         net (fo=6, routed)           4.875     7.030    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/vid_data[2]
    SLICE_X106Y110       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         2.053     6.434    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X106Y110       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[2]/C
                         clock pessimism              0.000     6.434    
                         clock uncertainty            0.343     6.777    
    SLICE_X106Y110       FDRE (Hold_fdre_C_D)         0.180     6.957    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.957    
                         arrival time                           7.030    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.518ns (9.834%)  route 4.749ns (90.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.350ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.784     1.787    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y107        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y107        FDRE (Prop_fdre_C_Q)         0.418     2.205 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[1]/Q
                         net (fo=6, routed)           4.749     6.954    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/vid_data[1]
    SLICE_X103Y116       LUT6 (Prop_lut6_I4_O)        0.100     7.054 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     7.054    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d[3]_i_1_n_0
    SLICE_X103Y116       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.969     6.350    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/pclk1x
    SLICE_X103Y116       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[3]/C
                         clock pessimism              0.000     6.350    
                         clock uncertainty            0.343     6.693    
    SLICE_X103Y116       FDRE (Hold_fdre_C_D)         0.270     6.963    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.963    
                         arrival time                           7.054    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.467ns (8.839%)  route 4.816ns (91.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.352ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.785     1.788    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X95Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.367     2.155 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[15]/Q
                         net (fo=4, routed)           4.816     6.971    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/vid_data[7]
    SLICE_X97Y114        LUT6 (Prop_lut6_I1_O)        0.100     7.071 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d[0]_i_1/O
                         net (fo=1, routed)           0.000     7.071    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d0[0]
    SLICE_X97Y114        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.971     6.352    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X97Y114        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[0]/C
                         clock pessimism              0.000     6.352    
                         clock uncertainty            0.343     6.695    
    SLICE_X97Y114        FDRE (Hold_fdre_C_D)         0.269     6.964    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/n1d_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.964    
                         arrival time                           7.071    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.418ns (7.944%)  route 4.844ns (92.056%))
  Logic Levels:           0  
  Clock Path Skew:        4.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.350ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.786     1.789    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDRE (Prop_fdre_C_Q)         0.418     2.207 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/Q
                         net (fo=6, routed)           4.844     7.051    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/vid_data[5]
    SLICE_X98Y116        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.969     6.350    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X98Y116        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[5]/C
                         clock pessimism              0.000     6.350    
                         clock uncertainty            0.343     6.693    
    SLICE_X98Y116        FDRE (Hold_fdre_C_D)         0.243     6.936    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.936    
                         arrival time                           7.051    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.367ns (7.028%)  route 4.855ns (92.972%))
  Logic Levels:           0  
  Clock Path Skew:        4.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.350ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.785     1.788    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X95Y104        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y104        FDRE (Prop_fdre_C_Q)         0.367     2.155 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[15]/Q
                         net (fo=4, routed)           4.855     7.010    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/vid_data[7]
    SLICE_X97Y115        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.969     6.350    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X97Y115        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[7]/C
                         clock pessimism              0.000     6.350    
                         clock uncertainty            0.343     6.693    
    SLICE_X97Y115        FDRE (Hold_fdre_C_D)         0.179     6.872    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.872    
                         arrival time                           7.010    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.367ns (6.924%)  route 4.933ns (93.076%))
  Logic Levels:           0  
  Clock Path Skew:        4.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.350ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.786     1.789    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X95Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y102        FDRE (Prop_fdre_C_Q)         0.367     2.156 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[10]/Q
                         net (fo=6, routed)           4.933     7.090    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/vid_data[2]
    SLICE_X96Y115        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.969     6.350    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X96Y115        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[2]/C
                         clock pessimism              0.000     6.350    
                         clock uncertainty            0.343     6.693    
    SLICE_X96Y115        FDRE (Hold_fdre_C_D)         0.246     6.939    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.939    
                         arrival time                           7.090    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 0.367ns (6.975%)  route 4.895ns (93.025%))
  Logic Levels:           0  
  Clock Path Skew:        4.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.349ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.786     1.789    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X95Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y102        FDRE (Prop_fdre_C_Q)         0.367     2.156 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[11]/Q
                         net (fo=6, routed)           4.895     7.051    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/vid_data[3]
    SLICE_X97Y116        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         1.968     6.349    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/pclk1x
    SLICE_X97Y116        FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[3]/C
                         clock pessimism              0.000     6.349    
                         clock uncertainty            0.343     6.692    
    SLICE_X97Y116        FDRE (Hold_fdre_C_D)         0.192     6.884    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/din_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.884    
                         arrival time                           7.051    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 0.467ns (8.601%)  route 4.963ns (91.399%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.435ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.785     1.788    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X95Y103        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y103        FDRE (Prop_fdre_C_Q)         0.367     2.155 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[18]/Q
                         net (fo=6, routed)           4.963     7.118    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/vid_data[2]
    SLICE_X106Y108       LUT6 (Prop_lut6_I3_O)        0.100     7.218 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     7.218    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d[3]_i_1_n_0
    SLICE_X106Y108       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         2.054     6.435    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X106Y108       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]/C
                         clock pessimism              0.000     6.435    
                         clock uncertainty            0.343     6.778    
    SLICE_X106Y108       FDRE (Hold_fdre_C_D)         0.270     7.048    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.048    
                         arrival time                           7.218    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pllclk1x_pll  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             pllclk1x_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pllclk1x_pll rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.418ns (7.802%)  route 4.940ns (92.198%))
  Logic Levels:           0  
  Clock Path Skew:        4.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.434ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.343ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.612     1.612    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.786     1.789    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vid_io_out_clk
    SLICE_X94Y102        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y102        FDRE (Prop_fdre_C_Q)         0.418     2.207 r  design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/Q
                         net (fo=6, routed)           4.940     7.147    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/vid_data[4]
    SLICE_X106Y110       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk1x_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.806     1.806    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=388, routed)         1.983     1.986    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/video_clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.074 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/HDTV_720p_gen.pll_inst/CLKOUT1
                         net (fo=1, routed)           2.206     4.280    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/pllclk1x_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.381 r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/int_clock_sys.clock_system_inst/out_clk_BUFG_inst/O
                         net (fo=137, routed)         2.053     6.434    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/pclk1x
    SLICE_X106Y110       FDRE                                         r  design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[4]/C
                         clock pessimism              0.000     6.434    
                         clock uncertainty            0.343     6.777    
    SLICE_X106Y110       FDRE (Hold_fdre_C_D)         0.196     6.973    design_1_i/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encr_inst/din_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.973    
                         arrival time                           7.147    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DropSample_1/inst/VCounter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 0.580ns (9.151%)  route 5.758ns (90.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          4.946     8.377    design_1_i/DropSample_1/inst/RST_N
    SLICE_X4Y13          LUT1 (Prop_lut1_I0_O)        0.124     8.501 f  design_1_i/DropSample_1/inst/HCounter[10]_i_3/O
                         net (fo=22, routed)          0.812     9.313    design_1_i/DropSample_1/inst/HCounter[10]_i_3_n_0
    SLICE_X7Y8           FDCE                                         f  design_1_i/DropSample_1/inst/VCounter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.657    12.837    design_1_i/DropSample_1/inst/AXIS_CLK
    SLICE_X7Y8           FDCE                                         r  design_1_i/DropSample_1/inst/VCounter_reg[7]/C
                         clock pessimism              0.115    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X7Y8           FDCE (Recov_fdce_C_CLR)     -0.405    12.392    design_1_i/DropSample_1/inst/VCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DropSample_1/inst/VCounter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 0.580ns (9.151%)  route 5.758ns (90.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          4.946     8.377    design_1_i/DropSample_1/inst/RST_N
    SLICE_X4Y13          LUT1 (Prop_lut1_I0_O)        0.124     8.501 f  design_1_i/DropSample_1/inst/HCounter[10]_i_3/O
                         net (fo=22, routed)          0.812     9.313    design_1_i/DropSample_1/inst/HCounter[10]_i_3_n_0
    SLICE_X7Y8           FDCE                                         f  design_1_i/DropSample_1/inst/VCounter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.657    12.837    design_1_i/DropSample_1/inst/AXIS_CLK
    SLICE_X7Y8           FDCE                                         r  design_1_i/DropSample_1/inst/VCounter_reg[8]/C
                         clock pessimism              0.115    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X7Y8           FDCE (Recov_fdce_C_CLR)     -0.405    12.392    design_1_i/DropSample_1/inst/VCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DropSample_1/inst/VCounter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 0.580ns (9.151%)  route 5.758ns (90.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          4.946     8.377    design_1_i/DropSample_1/inst/RST_N
    SLICE_X4Y13          LUT1 (Prop_lut1_I0_O)        0.124     8.501 f  design_1_i/DropSample_1/inst/HCounter[10]_i_3/O
                         net (fo=22, routed)          0.812     9.313    design_1_i/DropSample_1/inst/HCounter[10]_i_3_n_0
    SLICE_X7Y8           FDCE                                         f  design_1_i/DropSample_1/inst/VCounter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.657    12.837    design_1_i/DropSample_1/inst/AXIS_CLK
    SLICE_X7Y8           FDCE                                         r  design_1_i/DropSample_1/inst/VCounter_reg[9]/C
                         clock pessimism              0.115    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X7Y8           FDCE (Recov_fdce_C_CLR)     -0.405    12.392    design_1_i/DropSample_1/inst/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DropSample_1/inst/VCounter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 0.580ns (9.151%)  route 5.758ns (90.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          4.946     8.377    design_1_i/DropSample_1/inst/RST_N
    SLICE_X4Y13          LUT1 (Prop_lut1_I0_O)        0.124     8.501 f  design_1_i/DropSample_1/inst/HCounter[10]_i_3/O
                         net (fo=22, routed)          0.812     9.313    design_1_i/DropSample_1/inst/HCounter[10]_i_3_n_0
    SLICE_X6Y8           FDCE                                         f  design_1_i/DropSample_1/inst/VCounter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.657    12.837    design_1_i/DropSample_1/inst/AXIS_CLK
    SLICE_X6Y8           FDCE                                         r  design_1_i/DropSample_1/inst/VCounter_reg[6]/C
                         clock pessimism              0.115    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X6Y8           FDCE (Recov_fdce_C_CLR)     -0.361    12.436    design_1_i/DropSample_1/inst/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.436    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DropSample_0/inst/HCounter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 0.580ns (9.372%)  route 5.609ns (90.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          4.865     8.296    design_1_i/DropSample_0/inst/RST_N
    SLICE_X76Y13         LUT1 (Prop_lut1_I0_O)        0.124     8.420 f  design_1_i/DropSample_0/inst/HCounter[10]_i_3/O
                         net (fo=22, routed)          0.744     9.164    design_1_i/DropSample_0/inst/HCounter[10]_i_3_n_0
    SLICE_X78Y15         FDCE                                         f  design_1_i/DropSample_0/inst/HCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.555    12.734    design_1_i/DropSample_0/inst/AXIS_CLK
    SLICE_X78Y15         FDCE                                         r  design_1_i/DropSample_0/inst/HCounter_reg[0]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X78Y15         FDCE (Recov_fdce_C_CLR)     -0.405    12.290    design_1_i/DropSample_0/inst/HCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.290    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DropSample_0/inst/HCounter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.580ns (9.422%)  route 5.576ns (90.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          4.865     8.296    design_1_i/DropSample_0/inst/RST_N
    SLICE_X76Y13         LUT1 (Prop_lut1_I0_O)        0.124     8.420 f  design_1_i/DropSample_0/inst/HCounter[10]_i_3/O
                         net (fo=22, routed)          0.711     9.131    design_1_i/DropSample_0/inst/HCounter[10]_i_3_n_0
    SLICE_X80Y13         FDCE                                         f  design_1_i/DropSample_0/inst/HCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.557    12.736    design_1_i/DropSample_0/inst/AXIS_CLK
    SLICE_X80Y13         FDCE                                         r  design_1_i/DropSample_0/inst/HCounter_reg[1]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X80Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.292    design_1_i/DropSample_0/inst/HCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DropSample_0/inst/HCounter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.580ns (9.422%)  route 5.576ns (90.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          4.865     8.296    design_1_i/DropSample_0/inst/RST_N
    SLICE_X76Y13         LUT1 (Prop_lut1_I0_O)        0.124     8.420 f  design_1_i/DropSample_0/inst/HCounter[10]_i_3/O
                         net (fo=22, routed)          0.711     9.131    design_1_i/DropSample_0/inst/HCounter[10]_i_3_n_0
    SLICE_X80Y13         FDCE                                         f  design_1_i/DropSample_0/inst/HCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.557    12.736    design_1_i/DropSample_0/inst/AXIS_CLK
    SLICE_X80Y13         FDCE                                         r  design_1_i/DropSample_0/inst/HCounter_reg[2]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X80Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.292    design_1_i/DropSample_0/inst/HCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DropSample_0/inst/HCounter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 0.580ns (9.422%)  route 5.576ns (90.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          4.865     8.296    design_1_i/DropSample_0/inst/RST_N
    SLICE_X76Y13         LUT1 (Prop_lut1_I0_O)        0.124     8.420 f  design_1_i/DropSample_0/inst/HCounter[10]_i_3/O
                         net (fo=22, routed)          0.711     9.131    design_1_i/DropSample_0/inst/HCounter[10]_i_3_n_0
    SLICE_X80Y13         FDCE                                         f  design_1_i/DropSample_0/inst/HCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.557    12.736    design_1_i/DropSample_0/inst/AXIS_CLK
    SLICE_X80Y13         FDCE                                         r  design_1_i/DropSample_0/inst/HCounter_reg[3]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X80Y13         FDCE (Recov_fdce_C_CLR)     -0.405    12.292    design_1_i/DropSample_0/inst/HCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DropSample_1/inst/VCounter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 0.580ns (9.151%)  route 5.758ns (90.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          4.946     8.377    design_1_i/DropSample_1/inst/RST_N
    SLICE_X4Y13          LUT1 (Prop_lut1_I0_O)        0.124     8.501 f  design_1_i/DropSample_1/inst/HCounter[10]_i_3/O
                         net (fo=22, routed)          0.812     9.313    design_1_i/DropSample_1/inst/HCounter[10]_i_3_n_0
    SLICE_X6Y8           FDCE                                         f  design_1_i/DropSample_1/inst/VCounter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.657    12.837    design_1_i/DropSample_1/inst/AXIS_CLK
    SLICE_X6Y8           FDCE                                         r  design_1_i/DropSample_1/inst/VCounter_reg[10]/C
                         clock pessimism              0.115    12.951    
                         clock uncertainty           -0.154    12.797    
    SLICE_X6Y8           FDCE (Recov_fdce_C_CLR)     -0.319    12.478    design_1_i/DropSample_1/inst/VCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                          -9.313    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DropSample_0/inst/HCounter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 0.580ns (9.469%)  route 5.546ns (90.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=17, routed)          4.865     8.296    design_1_i/DropSample_0/inst/RST_N
    SLICE_X76Y13         LUT1 (Prop_lut1_I0_O)        0.124     8.420 f  design_1_i/DropSample_0/inst/HCounter[10]_i_3/O
                         net (fo=22, routed)          0.681     9.101    design_1_i/DropSample_0/inst/HCounter[10]_i_3_n_0
    SLICE_X78Y14         FDCE                                         f  design_1_i/DropSample_0/inst/HCounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       1.556    12.736    design_1_i/DropSample_0/inst/AXIS_CLK
    SLICE_X78Y14         FDCE                                         r  design_1_i/DropSample_0/inst/HCounter_reg[4]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X78Y14         FDCE (Recov_fdce_C_CLR)     -0.405    12.291    design_1_i/DropSample_0/inst/HCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  3.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.623     0.959    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y10          FDPE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDPE (Prop_fdpe_C_Q)         0.148     1.107 f  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     1.285    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X4Y9           FDCE                                         f  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.893     1.259    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.283     0.976    
    SLICE_X4Y9           FDCE (Remov_fdce_C_CLR)     -0.120     0.856    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.623     0.959    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y10          FDPE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDPE (Prop_fdpe_C_Q)         0.148     1.107 f  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     1.285    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X4Y9           FDCE                                         f  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.893     1.259    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y9           FDCE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.283     0.976    
    SLICE_X4Y9           FDCE (Remov_fdce_C_CLR)     -0.120     0.856    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.606     0.942    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X90Y17         FDPE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y17         FDPE (Prop_fdpe_C_Q)         0.148     1.090 f  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     1.268    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X90Y16         FDCE                                         f  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.874     1.240    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y16         FDCE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.283     0.957    
    SLICE_X90Y16         FDCE (Remov_fdce_C_CLR)     -0.120     0.837    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.606     0.942    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X90Y17         FDPE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y17         FDPE (Prop_fdpe_C_Q)         0.148     1.090 f  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     1.268    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X90Y16         FDCE                                         f  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.874     1.240    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y16         FDCE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.283     0.957    
    SLICE_X90Y16         FDCE (Remov_fdce_C_CLR)     -0.120     0.837    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.623     0.959    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X4Y10          FDPE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDPE (Prop_fdpe_C_Q)         0.148     1.107 f  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     1.285    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X4Y9           FDPE                                         f  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.893     1.259    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X4Y9           FDPE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.283     0.976    
    SLICE_X4Y9           FDPE (Remov_fdpe_C_PRE)     -0.124     0.852    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.606     0.942    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X90Y17         FDPE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y17         FDPE (Prop_fdpe_C_Q)         0.148     1.090 f  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     1.268    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X90Y16         FDPE                                         f  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.874     1.240    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y16         FDPE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.283     0.957    
    SLICE_X90Y16         FDPE (Remov_fdpe_C_PRE)     -0.124     0.833    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.227ns (35.425%)  route 0.414ns (64.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.576     0.912    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y53         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.128     1.040 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.089     1.129    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.228 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.324     1.552    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X28Y49         FDCE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.859     1.225    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y49         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.227ns (35.425%)  route 0.414ns (64.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.576     0.912    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y53         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.128     1.040 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.089     1.129    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.228 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.324     1.552    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X28Y49         FDCE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.859     1.225    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y49         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.227ns (35.425%)  route 0.414ns (64.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.576     0.912    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y53         FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.128     1.040 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.089     1.129    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X28Y53         LUT3 (Prop_lut3_I1_O)        0.099     1.228 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.324     1.552    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X28Y49         FDCE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.859     1.225    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y49         FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.103    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.468%)  route 0.214ns (53.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.625     0.961    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y45          FDRE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.102 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.065     1.167    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.212 f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.149     1.361    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X4Y46          FDCE                                         f  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14028, routed)       0.894     1.260    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y46          FDCE                                         r  design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.283     0.977    
    SLICE_X4Y46          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    design_1_i/axi_mem_intercon_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.167ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.167ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.728ns  (logic 0.456ns (26.385%)  route 1.272ns (73.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y13                                      0.000     0.000 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X88Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.272     1.728    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X88Y10         FDRE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y10         FDRE (Setup_fdre_C_D)       -0.105     9.895    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                  8.167    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.240ns  (logic 0.478ns (38.538%)  route 0.762ns (61.462%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16                                       0.000     0.000 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.762     1.240    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X2Y16          FDRE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)       -0.224     9.776    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.659ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.071ns  (logic 0.419ns (39.108%)  route 0.652ns (60.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y13                                      0.000     0.000 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X88Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.652     1.071    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X88Y9          FDRE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y9          FDRE (Setup_fdre_C_D)       -0.270     9.730    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  8.659    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.639%)  route 0.638ns (60.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y13                                      0.000     0.000 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X88Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.638     1.057    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X88Y11         FDRE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y11         FDRE (Setup_fdre_C_D)       -0.265     9.735    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.774ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.959ns  (logic 0.478ns (49.847%)  route 0.481ns (50.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16                                       0.000     0.000 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.481     0.959    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X5Y15          FDRE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)       -0.267     9.733    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                  8.774    

Slack (MET) :             8.820ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.135ns  (logic 0.518ns (45.630%)  route 0.617ns (54.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19                                       0.000     0.000 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.617     1.135    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X2Y16          FDRE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y16          FDRE (Setup_fdre_C_D)       -0.045     9.955    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                  8.820    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.062ns  (logic 0.456ns (42.945%)  route 0.606ns (57.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y13                                      0.000     0.000 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X87Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.606     1.062    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X87Y11         FDRE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y11         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.847ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.934ns  (logic 0.478ns (51.190%)  route 0.456ns (48.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19                                       0.000     0.000 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.456     0.934    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X2Y19          FDRE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)       -0.219     9.781    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -0.934    
  -------------------------------------------------------------------
                         slack                                  8.847    

Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.338%)  route 0.448ns (51.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y13                                      0.000     0.000 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X88Y13         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.448     0.867    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X88Y11         FDRE                                         r  design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y11         FDRE (Setup_fdre_C_D)       -0.265     9.735    design_1_i/OvSensor2Axis_0/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  8.868    

Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.918ns  (logic 0.478ns (52.083%)  route 0.440ns (47.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16                                       0.000     0.000 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.440     0.918    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y14          FDRE                                         r  design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y14          FDRE (Setup_fdre_C_D)       -0.214     9.786    design_1_i/OvSensor2Axis_1/inst/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                  8.868    





