

================================================================
== Vitis HLS Report for 'makeThirdPatch'
================================================================
* Date:           Sat Jul 27 22:49:44 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- thirdPatch_loop  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 15 
12 --> 13 15 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 20 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 25 
22 --> 23 25 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 31 43 48 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 42 
40 --> 41 
41 --> 42 
42 --> 29 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 48 47 
47 --> 48 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.90>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%z_top_max_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_max"   --->   Operation 49 'read' 'z_top_max_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%z_top_min_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_min"   --->   Operation 50 'read' 'z_top_min_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%lastPatchIndex_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %lastPatchIndex"   --->   Operation 51 'read' 'lastPatchIndex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln927 = trunc i8 %lastPatchIndex_read" [patchMaker.cpp:927]   --->   Operation 52 'trunc' 'trunc_ln927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln915 = zext i8 %lastPatchIndex_read" [patchMaker.cpp:915]   --->   Operation 53 'zext' 'zext_ln915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.90ns)   --->   "%call_ln915 = call void @getShadows, i64 %patches_superpoints, i9 %zext_ln915, i32 %patches_parameters, i5 %trunc_ln927, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList" [patchMaker.cpp:915]   --->   Operation 54 'call' 'call_ln915' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln915 = call void @getShadows, i64 %patches_superpoints, i9 %zext_ln915, i32 %patches_parameters, i5 %trunc_ln927, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList" [patchMaker.cpp:915]   --->   Operation 55 'call' 'call_ln915' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 56 [1/1] (0.58ns)   --->   "%icmp_ln905 = icmp_eq  i8 %lastPatchIndex_read, i8 0" [patchMaker.cpp:905]   --->   Operation 56 'icmp' 'icmp_ln905' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.70ns)   --->   "%secondLastPatchIndex = add i8 %lastPatchIndex_read, i8 255" [patchMaker.cpp:911]   --->   Operation 57 'add' 'secondLastPatchIndex' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.30ns)   --->   "%secondLastPatchIndex_1 = select i1 %icmp_ln905, i8 0, i8 %secondLastPatchIndex" [patchMaker.cpp:905]   --->   Operation 58 'select' 'secondLastPatchIndex_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln927, i7 0" [patchMaker.cpp:927]   --->   Operation 59 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %lastPatchIndex_read, i3 0" [patchMaker.cpp:927]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln927 = zext i11 %tmp_s" [patchMaker.cpp:927]   --->   Operation 61 'zext' 'zext_ln927' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.74ns)   --->   "%sub_ln927 = sub i12 %tmp_cast, i12 %zext_ln927" [patchMaker.cpp:927]   --->   Operation 62 'sub' 'sub_ln927' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln918 = trunc i8 %secondLastPatchIndex_1" [patchMaker.cpp:918]   --->   Operation 63 'trunc' 'trunc_ln918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_27_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln918, i7 0" [patchMaker.cpp:918]   --->   Operation 64 'bitconcatenate' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %secondLastPatchIndex_1, i3 0" [patchMaker.cpp:918]   --->   Operation 65 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln918 = zext i11 %tmp_22" [patchMaker.cpp:918]   --->   Operation 66 'zext' 'zext_ln918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.74ns)   --->   "%sub_ln918 = sub i12 %tmp_27_cast, i12 %zext_ln918" [patchMaker.cpp:918]   --->   Operation 67 'sub' 'sub_ln918' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln916 = zext i8 %secondLastPatchIndex_1" [patchMaker.cpp:916]   --->   Operation 68 'zext' 'zext_ln916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (1.90ns)   --->   "%call_ln916 = call void @getShadows, i64 %patches_superpoints, i9 %zext_ln916, i32 %patches_parameters, i5 %trunc_ln918, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList" [patchMaker.cpp:916]   --->   Operation 69 'call' 'call_ln916' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln916 = call void @getShadows, i64 %patches_superpoints, i9 %zext_ln916, i32 %patches_parameters, i5 %trunc_ln918, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList" [patchMaker.cpp:916]   --->   Operation 70 'call' 'call_ln916' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.39>
ST_5 : Operation 71 [1/1] (0.74ns)   --->   "%add_ln918 = add i12 %sub_ln918, i12 36" [patchMaker.cpp:918]   --->   Operation 71 'add' 'add_ln918' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln918_1 = zext i12 %add_ln918" [patchMaker.cpp:918]   --->   Operation 72 'zext' 'zext_ln918_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln918_1" [patchMaker.cpp:918]   --->   Operation 73 'getelementptr' 'patches_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (1.64ns)   --->   "%original_topR_jL_V = load i12 %patches_parameters_addr" [patchMaker.cpp:918]   --->   Operation 74 'load' 'original_topR_jL_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0"   --->   Operation 75 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%complementary_apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %complementary_apexZ0"   --->   Operation 76 'read' 'complementary_apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/2] (1.64ns)   --->   "%original_topR_jL_V = load i12 %patches_parameters_addr" [patchMaker.cpp:918]   --->   Operation 77 'load' 'original_topR_jL_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_6 : Operation 78 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %original_topR_jL_V, i32 %complementary_apexZ0_read"   --->   Operation 78 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.85ns)   --->   "%icmp_ln878 = icmp_slt  i32 %original_topR_jL_V, i32 %apexZ0_read"   --->   Operation 79 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.12ns)   --->   "%and_ln919 = and i1 %icmp_ln886, i1 %icmp_ln878" [patchMaker.cpp:919]   --->   Operation 80 'and' 'and_ln919' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.53>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl"   --->   Operation 81 'read' 'ppl_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_11, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.74ns)   --->   "%add_ln927 = add i12 %sub_ln927, i12 42" [patchMaker.cpp:927]   --->   Operation 84 'add' 'add_ln927' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln927_1 = zext i12 %add_ln927" [patchMaker.cpp:927]   --->   Operation 85 'zext' 'zext_ln927_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%patches_parameters_addr_13 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln927_1" [patchMaker.cpp:927]   --->   Operation 86 'getelementptr' 'patches_parameters_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.74ns)   --->   "%add_ln932 = add i12 %sub_ln927, i12 30" [patchMaker.cpp:932]   --->   Operation 87 'add' 'add_ln932' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln932 = zext i12 %add_ln932" [patchMaker.cpp:932]   --->   Operation 88 'zext' 'zext_ln932' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%patches_parameters_addr_14 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln932" [patchMaker.cpp:932]   --->   Operation 89 'getelementptr' 'patches_parameters_addr_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.74ns)   --->   "%add_ln940 = add i12 %sub_ln927, i12 36" [patchMaker.cpp:940]   --->   Operation 90 'add' 'add_ln940' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln940 = zext i12 %add_ln940" [patchMaker.cpp:940]   --->   Operation 91 'zext' 'zext_ln940' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%patches_parameters_addr_15 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln940" [patchMaker.cpp:940]   --->   Operation 92 'getelementptr' 'patches_parameters_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.74ns)   --->   "%add_ln941 = add i12 %sub_ln927, i12 24" [patchMaker.cpp:941]   --->   Operation 93 'add' 'add_ln941' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln941 = zext i12 %add_ln941" [patchMaker.cpp:941]   --->   Operation 94 'zext' 'zext_ln941' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%patches_parameters_addr_16 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln941" [patchMaker.cpp:941]   --->   Operation 95 'getelementptr' 'patches_parameters_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.74ns)   --->   "%add_ln922 = add i12 %sub_ln918, i12 24" [patchMaker.cpp:922]   --->   Operation 96 'add' 'add_ln922' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln922 = zext i12 %add_ln922" [patchMaker.cpp:922]   --->   Operation 97 'zext' 'zext_ln922' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%patches_parameters_addr_12 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln922" [patchMaker.cpp:922]   --->   Operation 98 'getelementptr' 'patches_parameters_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.74ns)   --->   "%add_ln942 = add i12 %sub_ln918, i12 42" [patchMaker.cpp:942]   --->   Operation 99 'add' 'add_ln942' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln942 = zext i12 %add_ln942" [patchMaker.cpp:942]   --->   Operation 100 'zext' 'zext_ln942' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%patches_parameters_addr_17 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln942" [patchMaker.cpp:942]   --->   Operation 101 'getelementptr' 'patches_parameters_addr_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.74ns)   --->   "%add_ln943 = add i12 %sub_ln918, i12 30" [patchMaker.cpp:943]   --->   Operation 102 'add' 'add_ln943' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln943 = zext i12 %add_ln943" [patchMaker.cpp:943]   --->   Operation 103 'zext' 'zext_ln943' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%patches_parameters_addr_18 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln943" [patchMaker.cpp:943]   --->   Operation 104 'getelementptr' 'patches_parameters_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln919 = br i1 %and_ln919, void %._crit_edge, void" [patchMaker.cpp:919]   --->   Operation 105 'br' 'br_ln919' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 106 [4/4] (3.53ns)   --->   "%p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:920]   --->   Operation 106 'call' 'p_x_assign' <Predicate = (and_ln919)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 107 [3/4] (3.65ns)   --->   "%p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:920]   --->   Operation 107 'call' 'p_x_assign' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 108 [2/4] (3.65ns)   --->   "%p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:920]   --->   Operation 108 'call' 'p_x_assign' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.84>
ST_10 : Operation 109 [1/4] (1.10ns)   --->   "%p_x_assign = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:920]   --->   Operation 109 'call' 'p_x_assign' <Predicate = (and_ln919)> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 110 [1/1] (0.88ns)   --->   "%sub_ln180 = sub i32 0, i32 %p_x_assign" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 110 'sub' 'sub_ln180' <Predicate = (and_ln919)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node phitmp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_x_assign, i32 31" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 111 'bitselect' 'tmp' <Predicate = (and_ln919)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node phitmp)   --->   "%select_ln180 = select i1 %tmp, i32 %sub_ln180, i32 %p_x_assign" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 112 'select' 'select_ln180' <Predicate = (and_ln919)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.85ns) (out node of the LUT)   --->   "%phitmp = icmp_ugt  i32 %select_ln180, i32 299999999" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 113 'icmp' 'phitmp' <Predicate = (and_ln919)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 114 'br' 'br_ln0' <Predicate = (and_ln919)> <Delay = 0.38>
ST_10 : Operation 115 [2/2] (1.64ns)   --->   "%original_topL_jL_V_3 = load i12 %patches_parameters_addr_12" [patchMaker.cpp:922]   --->   Operation 115 'load' 'original_topL_jL_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 11 <SV = 10> <Delay = 3.40>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%empty = phi i1 %phitmp, void, i1 1, void" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 116 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/2] (1.64ns)   --->   "%original_topL_jL_V_3 = load i12 %patches_parameters_addr_12" [patchMaker.cpp:922]   --->   Operation 117 'load' 'original_topL_jL_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_11 : Operation 118 [1/1] (0.85ns)   --->   "%icmp_ln886_2 = icmp_sgt  i32 %original_topL_jL_V_3, i32 %complementary_apexZ0_read"   --->   Operation 118 'icmp' 'icmp_ln886_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.38ns)   --->   "%br_ln924 = br i1 %icmp_ln886_2, void %._crit_edge7, void" [patchMaker.cpp:924]   --->   Operation 119 'br' 'br_ln924' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %original_topL_jL_V_3"   --->   Operation 120 'sext' 'sext_ln215' <Predicate = (icmp_ln886_2)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i32 %apexZ0_read"   --->   Operation 121 'sext' 'sext_ln215_11' <Predicate = (icmp_ln886_2)> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.88ns)   --->   "%ret = sub i33 %sext_ln215, i33 %sext_ln215_11"   --->   Operation 122 'sub' 'ret' <Predicate = (icmp_ln886_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.88ns)   --->   "%icmp_ln878_2 = icmp_slt  i33 %ret, i33 8589934492"   --->   Operation 123 'icmp' 'icmp_ln878_2' <Predicate = (icmp_ln886_2)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.53>
ST_12 : Operation 124 [1/1] (0.38ns)   --->   "%br_ln924 = br i1 %icmp_ln878_2, void %._crit_edge7, void" [patchMaker.cpp:924]   --->   Operation 124 'br' 'br_ln924' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 125 [4/4] (3.53ns)   --->   "%p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:925]   --->   Operation 125 'call' 'p_x_assign_5' <Predicate = (icmp_ln878_2)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 126 [3/4] (3.65ns)   --->   "%p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:925]   --->   Operation 126 'call' 'p_x_assign_5' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.65>
ST_14 : Operation 127 [2/4] (3.65ns)   --->   "%p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:925]   --->   Operation 127 'call' 'p_x_assign_5' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.84>
ST_15 : Operation 128 [1/4] (1.10ns)   --->   "%p_x_assign_5 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:925]   --->   Operation 128 'call' 'p_x_assign_5' <Predicate = (icmp_ln886_2 & icmp_ln878_2)> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 129 [1/1] (0.88ns)   --->   "%sub_ln180_4 = sub i32 0, i32 %p_x_assign_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 129 'sub' 'sub_ln180_4' <Predicate = (icmp_ln886_2 & icmp_ln878_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node phitmp4)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_x_assign_5, i32 31" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 130 'bitselect' 'tmp_25' <Predicate = (icmp_ln886_2 & icmp_ln878_2)> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node phitmp4)   --->   "%select_ln180_4 = select i1 %tmp_25, i32 %sub_ln180_4, i32 %p_x_assign_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 131 'select' 'select_ln180_4' <Predicate = (icmp_ln886_2 & icmp_ln878_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.85ns) (out node of the LUT)   --->   "%phitmp4 = icmp_ugt  i32 %select_ln180_4, i32 299999999" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 132 'icmp' 'phitmp4' <Predicate = (icmp_ln886_2 & icmp_ln878_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 133 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge7"   --->   Operation 133 'br' 'br_ln0' <Predicate = (icmp_ln886_2 & icmp_ln878_2)> <Delay = 0.38>
ST_15 : Operation 134 [2/2] (1.64ns)   --->   "%complementary_topR_jR_V_3 = load i12 %patches_parameters_addr_13" [patchMaker.cpp:927]   --->   Operation 134 'load' 'complementary_topR_jR_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 16 <SV = 15> <Delay = 3.53>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%empty_83 = phi i1 %phitmp4, void, i1 1, void %._crit_edge, i1 1, void" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 135 'phi' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/2] (1.64ns)   --->   "%complementary_topR_jR_V_3 = load i12 %patches_parameters_addr_13" [patchMaker.cpp:927]   --->   Operation 136 'load' 'complementary_topR_jR_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln215_12 = sext i32 %complementary_topR_jR_V_3"   --->   Operation 137 'sext' 'sext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln215_13 = sext i32 %complementary_apexZ0_read"   --->   Operation 138 'sext' 'sext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.88ns)   --->   "%ret_9 = sub i33 %sext_ln215_12, i33 %sext_ln215_13"   --->   Operation 139 'sub' 'ret_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (0.88ns)   --->   "%icmp_ln886_3 = icmp_sgt  i33 %ret_9, i33 50"   --->   Operation 140 'icmp' 'icmp_ln886_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.85ns)   --->   "%icmp_ln878_3 = icmp_slt  i32 %complementary_topR_jR_V_3, i32 %apexZ0_read"   --->   Operation 141 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (0.12ns)   --->   "%and_ln929 = and i1 %icmp_ln886_3, i1 %icmp_ln878_3" [patchMaker.cpp:929]   --->   Operation 142 'and' 'and_ln929' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.53>
ST_17 : Operation 143 [1/1] (0.38ns)   --->   "%br_ln929 = br i1 %and_ln929, void %._crit_edge9, void" [patchMaker.cpp:929]   --->   Operation 143 'br' 'br_ln929' <Predicate = true> <Delay = 0.38>
ST_17 : Operation 144 [4/4] (3.53ns)   --->   "%p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:930]   --->   Operation 144 'call' 'p_x_assign_6' <Predicate = (and_ln929)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 3.65>
ST_18 : Operation 145 [3/4] (3.65ns)   --->   "%p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:930]   --->   Operation 145 'call' 'p_x_assign_6' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.65>
ST_19 : Operation 146 [2/4] (3.65ns)   --->   "%p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:930]   --->   Operation 146 'call' 'p_x_assign_6' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.84>
ST_20 : Operation 147 [1/4] (1.10ns)   --->   "%p_x_assign_6 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:930]   --->   Operation 147 'call' 'p_x_assign_6' <Predicate = (and_ln929)> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 148 [1/1] (0.88ns)   --->   "%sub_ln180_5 = sub i32 0, i32 %p_x_assign_6" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 148 'sub' 'sub_ln180_5' <Predicate = (and_ln929)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node phitmp3)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_x_assign_6, i32 31" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 149 'bitselect' 'tmp_26' <Predicate = (and_ln929)> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node phitmp3)   --->   "%select_ln180_5 = select i1 %tmp_26, i32 %sub_ln180_5, i32 %p_x_assign_6" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 150 'select' 'select_ln180_5' <Predicate = (and_ln929)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 151 [1/1] (0.85ns) (out node of the LUT)   --->   "%phitmp3 = icmp_ugt  i32 %select_ln180_5, i32 299999999" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 151 'icmp' 'phitmp3' <Predicate = (and_ln929)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 152 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge9"   --->   Operation 152 'br' 'br_ln0' <Predicate = (and_ln929)> <Delay = 0.38>
ST_20 : Operation 153 [2/2] (1.64ns)   --->   "%complementary_topL_jR_V_3 = load i12 %patches_parameters_addr_14" [patchMaker.cpp:932]   --->   Operation 153 'load' 'complementary_topL_jR_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 21 <SV = 20> <Delay = 3.40>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%empty_84 = phi i1 %phitmp3, void, i1 1, void %._crit_edge7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 154 'phi' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 155 [1/2] (1.64ns)   --->   "%complementary_topL_jR_V_3 = load i12 %patches_parameters_addr_14" [patchMaker.cpp:932]   --->   Operation 155 'load' 'complementary_topL_jR_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_21 : Operation 156 [1/1] (0.85ns)   --->   "%icmp_ln886_4 = icmp_sgt  i32 %complementary_topL_jR_V_3, i32 %complementary_apexZ0_read"   --->   Operation 156 'icmp' 'icmp_ln886_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln215_14 = sext i32 %complementary_topL_jR_V_3"   --->   Operation 157 'sext' 'sext_ln215_14' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.38ns)   --->   "%br_ln934 = br i1 %icmp_ln886_4, void %._crit_edge10, void" [patchMaker.cpp:934]   --->   Operation 158 'br' 'br_ln934' <Predicate = true> <Delay = 0.38>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln215_15 = sext i32 %apexZ0_read"   --->   Operation 159 'sext' 'sext_ln215_15' <Predicate = (icmp_ln886_4)> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.88ns)   --->   "%ret_10 = sub i33 %sext_ln215_14, i33 %sext_ln215_15"   --->   Operation 160 'sub' 'ret_10' <Predicate = (icmp_ln886_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 161 [1/1] (0.88ns)   --->   "%icmp_ln878_4 = icmp_slt  i33 %ret_10, i33 8589934492"   --->   Operation 161 'icmp' 'icmp_ln878_4' <Predicate = (icmp_ln886_4)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.53>
ST_22 : Operation 162 [1/1] (0.38ns)   --->   "%br_ln934 = br i1 %icmp_ln878_4, void %._crit_edge10, void" [patchMaker.cpp:934]   --->   Operation 162 'br' 'br_ln934' <Predicate = true> <Delay = 0.38>
ST_22 : Operation 163 [4/4] (3.53ns)   --->   "%p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:935]   --->   Operation 163 'call' 'p_x_assign_7' <Predicate = (icmp_ln878_4)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 3.65>
ST_23 : Operation 164 [3/4] (3.65ns)   --->   "%p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:935]   --->   Operation 164 'call' 'p_x_assign_7' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 3.65>
ST_24 : Operation 165 [2/4] (3.65ns)   --->   "%p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:935]   --->   Operation 165 'call' 'p_x_assign_7' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.53>
ST_25 : Operation 166 [1/4] (1.10ns)   --->   "%p_x_assign_7 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:935]   --->   Operation 166 'call' 'p_x_assign_7' <Predicate = (icmp_ln886_4 & icmp_ln878_4)> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 167 [1/1] (0.88ns)   --->   "%sub_ln180_6 = sub i32 0, i32 %p_x_assign_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 167 'sub' 'sub_ln180_6' <Predicate = (icmp_ln886_4 & icmp_ln878_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_x_assign_7, i32 31" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 168 'bitselect' 'tmp_27' <Predicate = (icmp_ln886_4 & icmp_ln878_4)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%select_ln180_6 = select i1 %tmp_27, i32 %sub_ln180_6, i32 %p_x_assign_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 169 'select' 'select_ln180_6' <Predicate = (icmp_ln886_4 & icmp_ln878_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 170 [1/1] (0.85ns) (out node of the LUT)   --->   "%phitmp5 = icmp_ugt  i32 %select_ln180_6, i32 299999999" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 170 'icmp' 'phitmp5' <Predicate = (icmp_ln886_4 & icmp_ln878_4)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 171 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge10"   --->   Operation 171 'br' 'br_ln0' <Predicate = (icmp_ln886_4 & icmp_ln878_4)> <Delay = 0.38>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%horizontalOverlapBottom_V = alloca i32 1"   --->   Operation 172 'alloca' 'horizontalOverlapBottom_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%horizontalOverlapTop_V = alloca i32 1"   --->   Operation 173 'alloca' 'horizontalOverlapTop_V' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [4/4] (3.53ns)   --->   "%z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:959]   --->   Operation 174 'call' 'z0_original_bCorner_V' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 175 [4/4] (3.53ns)   --->   "%z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:960]   --->   Operation 175 'call' 'z0_complementary_cCorner_V' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 176 [1/1] (0.12ns)   --->   "%or_ln989 = or i1 %empty, i1 %empty_84" [patchMaker.cpp:989]   --->   Operation 176 'or' 'or_ln989' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.38ns)   --->   "%store_ln989 = store i32 4293967296, i32 %horizontalOverlapTop_V" [patchMaker.cpp:989]   --->   Operation 177 'store' 'store_ln989' <Predicate = true> <Delay = 0.38>
ST_25 : Operation 178 [1/1] (0.38ns)   --->   "%store_ln989 = store i32 4293967296, i32 %horizontalOverlapBottom_V" [patchMaker.cpp:989]   --->   Operation 178 'store' 'store_ln989' <Predicate = true> <Delay = 0.38>

State 26 <SV = 25> <Delay = 3.65>
ST_26 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln989_2)   --->   "%empty_85 = phi i1 %phitmp5, void, i1 1, void %._crit_edge9, i1 1, void" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 179 'phi' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 180 [2/2] (1.64ns)   --->   "%complementary_topR_jL_V = load i12 %patches_parameters_addr_15" [patchMaker.cpp:940]   --->   Operation 180 'load' 'complementary_topR_jL_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_26 : Operation 181 [2/2] (1.64ns)   --->   "%complementary_topL_jL_V = load i12 %patches_parameters_addr_16" [patchMaker.cpp:941]   --->   Operation 181 'load' 'complementary_topL_jL_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_26 : Operation 182 [3/4] (3.65ns)   --->   "%z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:959]   --->   Operation 182 'call' 'z0_original_bCorner_V' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 183 [3/4] (3.65ns)   --->   "%z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:960]   --->   Operation 183 'call' 'z0_complementary_cCorner_V' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 184 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln989_2 = or i1 %empty_83, i1 %empty_85" [patchMaker.cpp:989]   --->   Operation 184 'or' 'or_ln989_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.65>
ST_27 : Operation 185 [1/2] (1.64ns)   --->   "%complementary_topR_jL_V = load i12 %patches_parameters_addr_15" [patchMaker.cpp:940]   --->   Operation 185 'load' 'complementary_topR_jL_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_27 : Operation 186 [1/2] (1.64ns)   --->   "%complementary_topL_jL_V = load i12 %patches_parameters_addr_16" [patchMaker.cpp:941]   --->   Operation 186 'load' 'complementary_topL_jL_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_27 : Operation 187 [2/2] (1.64ns)   --->   "%original_topR_jR_V = load i12 %patches_parameters_addr_17" [patchMaker.cpp:942]   --->   Operation 187 'load' 'original_topR_jR_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_27 : Operation 188 [2/2] (1.64ns)   --->   "%original_topL_jR_V = load i12 %patches_parameters_addr_18" [patchMaker.cpp:943]   --->   Operation 188 'load' 'original_topL_jR_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_27 : Operation 189 [2/4] (3.65ns)   --->   "%z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:959]   --->   Operation 189 'call' 'z0_original_bCorner_V' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 190 [2/4] (3.65ns)   --->   "%z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:960]   --->   Operation 190 'call' 'z0_complementary_cCorner_V' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 2.31>
ST_28 : Operation 191 [1/1] (0.88ns)   --->   "%horizontalShiftTop = sub i32 %original_topR_jL_V, i32 %complementary_topR_jR_V_3"   --->   Operation 191 'sub' 'horizontalShiftTop' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 192 [1/1] (0.88ns)   --->   "%horizontalShiftBottom = sub i32 %original_topL_jL_V_3, i32 %complementary_topL_jR_V_3"   --->   Operation 192 'sub' 'horizontalShiftBottom' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 193 [1/2] (1.64ns)   --->   "%original_topR_jR_V = load i12 %patches_parameters_addr_17" [patchMaker.cpp:942]   --->   Operation 193 'load' 'original_topR_jR_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_28 : Operation 194 [1/2] (1.64ns)   --->   "%original_topL_jR_V = load i12 %patches_parameters_addr_18" [patchMaker.cpp:943]   --->   Operation 194 'load' 'original_topL_jR_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_28 : Operation 195 [1/4] (1.10ns)   --->   "%z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:959]   --->   Operation 195 'call' 'z0_original_bCorner_V' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 196 [1/4] (1.10ns)   --->   "%z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:960]   --->   Operation 196 'call' 'z0_complementary_cCorner_V' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %z0_original_bCorner_V, i32 31"   --->   Operation 197 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node shifted_Align_1)   --->   "%shifted_Align = select i1 %tmp_28, i32 %complementary_apexZ0_read, i32 %apexZ0_read" [patchMaker.cpp:963]   --->   Operation 198 'select' 'shifted_Align' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node shiftOriginal_1)   --->   "%shiftOriginal = xor i1 %tmp_28, i1 1" [patchMaker.cpp:963]   --->   Operation 199 'xor' 'shiftOriginal' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 200 [1/1] (0.85ns)   --->   "%icmp_ln886_5 = icmp_sgt  i32 %z0_complementary_cCorner_V, i32 0"   --->   Operation 200 'icmp' 'icmp_ln886_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 201 [1/1] (0.22ns) (out node of the LUT)   --->   "%shifted_Align_1 = select i1 %icmp_ln886_5, i32 %apexZ0_read, i32 %shifted_Align" [patchMaker.cpp:969]   --->   Operation 201 'select' 'shifted_Align_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln969 = sext i32 %shifted_Align_1" [patchMaker.cpp:969]   --->   Operation 202 'sext' 'sext_ln969' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (0.12ns) (out node of the LUT)   --->   "%shiftOriginal_1 = or i1 %icmp_ln886_5, i1 %shiftOriginal" [patchMaker.cpp:969]   --->   Operation 203 'or' 'shiftOriginal_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node lnot)   --->   "%cmp_i_i297_not = xor i1 %icmp_ln886_5, i1 1"   --->   Operation 204 'xor' 'cmp_i_i297_not' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 205 [1/1] (0.12ns) (out node of the LUT)   --->   "%lnot = and i1 %tmp_28, i1 %cmp_i_i297_not"   --->   Operation 205 'and' 'lnot' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 206 [1/1] (0.22ns)   --->   "%newZtop_V_1 = select i1 %shiftOriginal_1, i32 %z_top_max_read, i32 %z_top_min_read" [patchMaker.cpp:969]   --->   Operation 206 'select' 'newZtop_V_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 207 [1/1] (0.38ns)   --->   "%br_ln989 = br void" [patchMaker.cpp:989]   --->   Operation 207 'br' 'br_ln989' <Predicate = true> <Delay = 0.38>

State 29 <SV = 28> <Delay = 2.64>
ST_29 : Operation 208 [1/1] (0.00ns)   --->   "%ppl_assign_0 = phi i32 %ppl_read, void %._crit_edge10, i32 %ppl_assign1, void" [patchMaker.cpp:1013]   --->   Operation 208 'phi' 'ppl_assign_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 209 [1/1] (0.00ns)   --->   "%empty_86 = phi i32 %horizontalShiftBottom, void %._crit_edge10, i32 %horizontalShiftBottom_1, void"   --->   Operation 209 'phi' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 210 [1/1] (0.00ns)   --->   "%empty_87 = phi i32 %horizontalShiftTop, void %._crit_edge10, i32 %horizontalShiftTop_1, void"   --->   Operation 210 'phi' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 211 [1/1] (0.00ns)   --->   "%complementary_topR_jR_V = phi i32 %complementary_topR_jR_V_3, void %._crit_edge10, i32 %complementary_topR_jR_V_4, void"   --->   Operation 211 'phi' 'complementary_topR_jR_V' <Predicate = (shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 212 [1/1] (0.00ns)   --->   "%original_topL_jL_V = phi i32 %original_topL_jL_V_3, void %._crit_edge10, i32 %original_topL_jL_V_4, void"   --->   Operation 212 'phi' 'original_topL_jL_V' <Predicate = (!shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 213 [1/1] (0.00ns)   --->   "%original_topR_jL_V_1 = phi i32 %original_topR_jL_V, void %._crit_edge10, i32 %original_topR_jL_V_3, void"   --->   Operation 213 'phi' 'original_topR_jL_V_1' <Predicate = (!shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 214 [1/1] (0.00ns)   --->   "%complementary_topL_jR_V = phi i32 %complementary_topL_jR_V_3, void %._crit_edge10, i32 %complementary_topL_jR_V_4, void"   --->   Operation 214 'phi' 'complementary_topL_jR_V' <Predicate = (shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%complementary_topR_jL_V_1 = phi i32 %complementary_topR_jL_V, void %._crit_edge10, i32 %complementary_topR_jL_V_3, void"   --->   Operation 215 'phi' 'complementary_topR_jL_V_1' <Predicate = (shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 216 [1/1] (0.00ns)   --->   "%complementary_topL_jL_V_1 = phi i32 %complementary_topL_jL_V, void %._crit_edge10, i32 %complementary_topL_jL_V_3, void"   --->   Operation 216 'phi' 'complementary_topL_jL_V_1' <Predicate = (shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 217 [1/1] (0.00ns)   --->   "%original_topR_jR_V_1 = phi i32 %original_topR_jR_V, void %._crit_edge10, i32 %original_topR_jR_V_3, void"   --->   Operation 217 'phi' 'original_topR_jR_V_1' <Predicate = (!shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "%original_topL_jR_V_1 = phi i32 %original_topL_jR_V, void %._crit_edge10, i32 %original_topL_jR_V_3, void"   --->   Operation 218 'phi' 'original_topL_jR_V_1' <Predicate = (!shiftOriginal_1)> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%newZtop_V = phi i32 0, void %._crit_edge10, i32 %newZtop_V_1, void"   --->   Operation 219 'phi' 'newZtop_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (0.00ns)   --->   "%makeHorizontallyShiftedPatch = phi i1 0, void %._crit_edge10, i1 1, void"   --->   Operation 220 'phi' 'makeHorizontallyShiftedPatch' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 221 [1/1] (0.00ns)   --->   "%shifted_Align_2 = phi i64 %sext_ln969, void %._crit_edge10, i64 %shifted_Align_5, void"   --->   Operation 221 'phi' 'shifted_Align_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 222 [1/1] (0.00ns)   --->   "%loopCounter = phi i32 0, void %._crit_edge10, i32 %loopCounter_2, void"   --->   Operation 222 'phi' 'loopCounter' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln957 = trunc i64 %shifted_Align_2" [patchMaker.cpp:957]   --->   Operation 223 'trunc' 'trunc_ln957' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 224 [1/1] (0.00ns)   --->   "%specloopname_ln957 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [patchMaker.cpp:957]   --->   Operation 224 'specloopname' 'specloopname_ln957' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_87, i32 1, i32 31" [patchMaker.cpp:989]   --->   Operation 225 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 226 [1/1] (0.84ns)   --->   "%icmp_ln989 = icmp_slt  i31 %tmp_29, i31 1" [patchMaker.cpp:989]   --->   Operation 226 'icmp' 'icmp_ln989' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 227 [1/1] (0.12ns)   --->   "%or_ln989_1 = or i1 %or_ln989, i1 %icmp_ln989" [patchMaker.cpp:989]   --->   Operation 227 'or' 'or_ln989_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 228 [1/1] (0.88ns)   --->   "%loopCounter_2 = add i32 %loopCounter, i32 1" [patchMaker.cpp:1059]   --->   Operation 228 'add' 'loopCounter_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 229 [1/1] (0.00ns)   --->   "%horizontalOverlapBottom_V_load = load i32 %horizontalOverlapBottom_V"   --->   Operation 229 'load' 'horizontalOverlapBottom_V_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 230 [1/1] (0.00ns)   --->   "%horizontalOverlapTop_V_load = load i32 %horizontalOverlapTop_V"   --->   Operation 230 'load' 'horizontalOverlapTop_V_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln989 = br i1 %or_ln989_1, void, void" [patchMaker.cpp:989]   --->   Operation 231 'br' 'br_ln989' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 232 [1/1] (0.85ns)   --->   "%icmp_ln890_2 = icmp_slt  i32 %horizontalOverlapTop_V_load, i32 1"   --->   Operation 232 'icmp' 'icmp_ln890_2' <Predicate = (!or_ln989_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 233 [1/1] (0.85ns)   --->   "%icmp_ln890_3 = icmp_slt  i32 %horizontalOverlapBottom_V_load, i32 1"   --->   Operation 233 'icmp' 'icmp_ln890_3' <Predicate = (!or_ln989_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 234 [1/1] (0.12ns)   --->   "%and_ln989_2 = and i1 %icmp_ln890_2, i1 %icmp_ln890_3" [patchMaker.cpp:989]   --->   Operation 234 'and' 'and_ln989_2' <Predicate = (!or_ln989_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln989 = br i1 %and_ln989_2, void %.loopexit, void %._crit_edge12" [patchMaker.cpp:989]   --->   Operation 235 'br' 'br_ln989' <Predicate = (!or_ln989_1)> <Delay = 0.00>
ST_29 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_86, i32 1, i32 31" [patchMaker.cpp:989]   --->   Operation 236 'partselect' 'tmp_31' <Predicate = (or_ln989_1)> <Delay = 0.00>
ST_29 : Operation 237 [1/1] (0.84ns)   --->   "%icmp_ln989_1 = icmp_slt  i31 %tmp_31, i31 1" [patchMaker.cpp:989]   --->   Operation 237 'icmp' 'icmp_ln989_1' <Predicate = (or_ln989_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln989_1)   --->   "%or_ln989_3 = or i1 %or_ln989_2, i1 %icmp_ln989_1" [patchMaker.cpp:989]   --->   Operation 238 'or' 'or_ln989_3' <Predicate = (or_ln989_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln989_1)   --->   "%xor_ln989 = xor i1 %or_ln989_3, i1 1" [patchMaker.cpp:989]   --->   Operation 239 'xor' 'xor_ln989' <Predicate = (or_ln989_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 240 [1/1] (0.85ns)   --->   "%icmp_ln890 = icmp_slt  i32 %horizontalOverlapBottom_V_load, i32 1"   --->   Operation 240 'icmp' 'icmp_ln890' <Predicate = (or_ln989_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln989_1)   --->   "%and_ln989 = and i1 %icmp_ln890, i1 %xor_ln989" [patchMaker.cpp:989]   --->   Operation 241 'and' 'and_ln989' <Predicate = (or_ln989_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 242 [1/1] (0.85ns)   --->   "%icmp_ln890_1 = icmp_slt  i32 %horizontalOverlapTop_V_load, i32 1"   --->   Operation 242 'icmp' 'icmp_ln890_1' <Predicate = (or_ln989_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 243 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln989_1 = and i1 %and_ln989, i1 %icmp_ln890_1" [patchMaker.cpp:989]   --->   Operation 243 'and' 'and_ln989_1' <Predicate = (or_ln989_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln989 = br i1 %and_ln989_1, void %.loopexit, void %._crit_edge12" [patchMaker.cpp:989]   --->   Operation 244 'br' 'br_ln989' <Predicate = (or_ln989_1)> <Delay = 0.00>
ST_29 : Operation 245 [1/1] (0.85ns)   --->   "%icmp_ln878_5 = icmp_slt  i32 %empty_87, i32 %empty_86"   --->   Operation 245 'icmp' 'icmp_ln878_5' <Predicate = (or_ln989_1 & and_ln989_1) | (!or_ln989_1 & and_ln989_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 246 [1/1] (0.22ns)   --->   "%select_ln534 = select i1 %icmp_ln878_5, i32 %empty_86, i32 %empty_87"   --->   Operation 246 'select' 'select_ln534' <Predicate = (or_ln989_1 & and_ln989_1) | (!or_ln989_1 & and_ln989_2)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i32 %select_ln534"   --->   Operation 247 'sext' 'sext_ln534' <Predicate = (or_ln989_1 & and_ln989_1) | (!or_ln989_1 & and_ln989_2)> <Delay = 0.00>
ST_29 : Operation 248 [1/1] (1.14ns)   --->   "%shifted_Align_3 = sub i64 %shifted_Align_2, i64 %sext_ln534" [patchMaker.cpp:999]   --->   Operation 248 'sub' 'shifted_Align_3' <Predicate = (or_ln989_1 & and_ln989_1 & shiftOriginal_1) | (!or_ln989_1 & and_ln989_2 & shiftOriginal_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 249 [1/1] (1.14ns)   --->   "%shifted_Align_4 = add i64 %shifted_Align_2, i64 %sext_ln534" [patchMaker.cpp:1003]   --->   Operation 249 'add' 'shifted_Align_4' <Predicate = (or_ln989_1 & and_ln989_1 & !shiftOriginal_1) | (!or_ln989_1 & and_ln989_2 & !shiftOriginal_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 250 [1/1] (0.41ns)   --->   "%shifted_Align_5 = select i1 %shiftOriginal_1, i64 %shifted_Align_3, i64 %shifted_Align_4" [patchMaker.cpp:997]   --->   Operation 250 'select' 'shifted_Align_5' <Predicate = (or_ln989_1 & and_ln989_1) | (!or_ln989_1 & and_ln989_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln957_1 = trunc i64 %shifted_Align_5" [patchMaker.cpp:957]   --->   Operation 251 'trunc' 'trunc_ln957_1' <Predicate = (or_ln989_1 & and_ln989_1) | (!or_ln989_1 & and_ln989_2)> <Delay = 0.00>
ST_29 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln1007 = br i1 %makeHorizontallyShiftedPatch, void %._crit_edge15, void" [patchMaker.cpp:1007]   --->   Operation 252 'br' 'br_ln1007' <Predicate = (or_ln989_1 & and_ln989_1) | (!or_ln989_1 & and_ln989_2)> <Delay = 0.00>
ST_29 : Operation 253 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1009]   --->   Operation 253 'read' 'n_patches_read' <Predicate = (or_ln989_1 & and_ln989_1 & makeHorizontallyShiftedPatch) | (!or_ln989_1 & and_ln989_2 & makeHorizontallyShiftedPatch)> <Delay = 0.00>
ST_29 : Operation 254 [1/1] (0.38ns)   --->   "%br_ln1062 = br i1 %makeHorizontallyShiftedPatch, void %.loopexit._crit_edge, void %.loopexit.thread" [patchMaker.cpp:1062]   --->   Operation 254 'br' 'br_ln1062' <Predicate = (or_ln989_1 & !and_ln989_1) | (!or_ln989_1 & !and_ln989_2)> <Delay = 0.38>

State 30 <SV = 29> <Delay = 1.79>
ST_30 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln1009 = zext i8 %n_patches_read" [patchMaker.cpp:1009]   --->   Operation 255 'zext' 'zext_ln1009' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 256 [1/1] (0.70ns)   --->   "%add_ln1009 = add i9 %zext_ln1009, i9 511" [patchMaker.cpp:1009]   --->   Operation 256 'add' 'add_ln1009' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 257 [2/2] (1.09ns)   --->   "%call_ln1009 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i9 %add_ln1009, i32 %patches_parameters" [patchMaker.cpp:1009]   --->   Operation 257 'call' 'call_ln1009' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 258 [1/2] (0.00ns)   --->   "%call_ln1009 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i9 %add_ln1009, i32 %patches_parameters" [patchMaker.cpp:1009]   --->   Operation 258 'call' 'call_ln1009' <Predicate = (makeHorizontallyShiftedPatch)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln1011 = br void %._crit_edge15" [patchMaker.cpp:1011]   --->   Operation 259 'br' 'br_ln1011' <Predicate = (makeHorizontallyShiftedPatch)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 260 [2/2] (0.00ns)   --->   "%ppl_assign1 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %trunc_ln957_1, i32 %newZtop_V_1, i32 %ppl_assign_0, i1 %lnot, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:1013]   --->   Operation 260 'call' 'ppl_assign1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 261 [1/2] (0.00ns)   --->   "%ppl_assign1 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %trunc_ln957_1, i32 %newZtop_V_1, i32 %ppl_assign_0, i1 %lnot, i32 %GDarrayDecoded, i32 %patches_parameters, i35 %radiiDivisionList, i26 %trapezoid_edges_V" [patchMaker.cpp:1013]   --->   Operation 261 'call' 'ppl_assign1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 2.61>
ST_34 : Operation 262 [1/1] (0.00ns)   --->   "%n_patches_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1015]   --->   Operation 262 'read' 'n_patches_read_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1015 = zext i8 %n_patches_read_2" [patchMaker.cpp:1015]   --->   Operation 263 'zext' 'zext_ln1015' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln1015 = trunc i8 %n_patches_read_2" [patchMaker.cpp:1015]   --->   Operation 264 'trunc' 'trunc_ln1015' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 265 [1/1] (0.70ns)   --->   "%add_ln1015 = add i9 %zext_ln1015, i9 511" [patchMaker.cpp:1015]   --->   Operation 265 'add' 'add_ln1015' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln1019 = trunc i9 %add_ln1015" [patchMaker.cpp:1019]   --->   Operation 266 'trunc' 'trunc_ln1019' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_29_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln1019, i7 0" [patchMaker.cpp:1019]   --->   Operation 267 'bitconcatenate' 'tmp_29_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln1015, i3 0" [patchMaker.cpp:1019]   --->   Operation 268 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 269 [1/1] (0.74ns)   --->   "%sub_ln1019 = sub i12 %tmp_29_cast, i12 %tmp_23" [patchMaker.cpp:1019]   --->   Operation 269 'sub' 'sub_ln1019' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 270 [1/1] (0.70ns)   --->   "%add_ln1015_1 = add i5 %trunc_ln1015, i5 31" [patchMaker.cpp:1015]   --->   Operation 270 'add' 'add_ln1015_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 271 [2/2] (1.90ns)   --->   "%call_ln1015 = call void @getShadows, i64 %patches_superpoints, i9 %add_ln1015, i32 %patches_parameters, i5 %add_ln1015_1, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList" [patchMaker.cpp:1015]   --->   Operation 271 'call' 'call_ln1015' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 272 [1/2] (0.00ns)   --->   "%call_ln1015 = call void @getShadows, i64 %patches_superpoints, i9 %add_ln1015, i32 %patches_parameters, i5 %add_ln1015_1, i32 %z_top_min_read, i32 %z_top_max_read, i35 %radiiDivisionList" [patchMaker.cpp:1015]   --->   Operation 272 'call' 'call_ln1015' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 2.39>
ST_36 : Operation 273 [1/1] (0.74ns)   --->   "%add_ln1019 = add i12 %sub_ln1019, i12 36" [patchMaker.cpp:1019]   --->   Operation 273 'add' 'add_ln1019' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln1019 = zext i12 %add_ln1019" [patchMaker.cpp:1019]   --->   Operation 274 'zext' 'zext_ln1019' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 275 [1/1] (0.00ns)   --->   "%patches_parameters_addr_19 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1019" [patchMaker.cpp:1019]   --->   Operation 275 'getelementptr' 'patches_parameters_addr_19' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 276 [1/1] (0.74ns)   --->   "%add_ln1020 = add i12 %sub_ln1019, i12 24" [patchMaker.cpp:1020]   --->   Operation 276 'add' 'add_ln1020' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln1020 = zext i12 %add_ln1020" [patchMaker.cpp:1020]   --->   Operation 277 'zext' 'zext_ln1020' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 278 [1/1] (0.00ns)   --->   "%patches_parameters_addr_20 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1020" [patchMaker.cpp:1020]   --->   Operation 278 'getelementptr' 'patches_parameters_addr_20' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 279 [2/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr_19" [patchMaker.cpp:1019]   --->   Operation 279 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_36 : Operation 280 [2/2] (1.64ns)   --->   "%patches_parameters_load_13 = load i12 %patches_parameters_addr_20" [patchMaker.cpp:1020]   --->   Operation 280 'load' 'patches_parameters_load_13' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>

State 37 <SV = 36> <Delay = 2.39>
ST_37 : Operation 281 [1/1] (0.74ns)   --->   "%add_ln1021 = add i12 %sub_ln1019, i12 42" [patchMaker.cpp:1021]   --->   Operation 281 'add' 'add_ln1021' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1021 = zext i12 %add_ln1021" [patchMaker.cpp:1021]   --->   Operation 282 'zext' 'zext_ln1021' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 283 [1/1] (0.00ns)   --->   "%patches_parameters_addr_21 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1021" [patchMaker.cpp:1021]   --->   Operation 283 'getelementptr' 'patches_parameters_addr_21' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 284 [1/1] (0.74ns)   --->   "%add_ln1022 = add i12 %sub_ln1019, i12 30" [patchMaker.cpp:1022]   --->   Operation 284 'add' 'add_ln1022' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1022 = zext i12 %add_ln1022" [patchMaker.cpp:1022]   --->   Operation 285 'zext' 'zext_ln1022' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 286 [1/1] (0.00ns)   --->   "%patches_parameters_addr_22 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1022" [patchMaker.cpp:1022]   --->   Operation 286 'getelementptr' 'patches_parameters_addr_22' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 287 [1/2] (1.64ns)   --->   "%patches_parameters_load = load i12 %patches_parameters_addr_19" [patchMaker.cpp:1019]   --->   Operation 287 'load' 'patches_parameters_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_37 : Operation 288 [1/2] (1.64ns)   --->   "%patches_parameters_load_13 = load i12 %patches_parameters_addr_20" [patchMaker.cpp:1020]   --->   Operation 288 'load' 'patches_parameters_load_13' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_37 : Operation 289 [2/2] (1.64ns)   --->   "%patches_parameters_load_14 = load i12 %patches_parameters_addr_21" [patchMaker.cpp:1021]   --->   Operation 289 'load' 'patches_parameters_load_14' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_37 : Operation 290 [2/2] (1.64ns)   --->   "%patches_parameters_load_15 = load i12 %patches_parameters_addr_22" [patchMaker.cpp:1022]   --->   Operation 290 'load' 'patches_parameters_load_15' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_37 : Operation 291 [1/1] (0.22ns)   --->   "%original_topL_jL_V_4 = select i1 %shiftOriginal_1, i32 %patches_parameters_load_13, i32 %original_topL_jL_V" [patchMaker.cpp:1023]   --->   Operation 291 'select' 'original_topL_jL_V_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 292 [1/1] (0.22ns)   --->   "%original_topR_jL_V_3 = select i1 %shiftOriginal_1, i32 %patches_parameters_load, i32 %original_topR_jL_V_1" [patchMaker.cpp:1023]   --->   Operation 292 'select' 'original_topR_jL_V_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 293 [1/1] (0.22ns)   --->   "%complementary_topR_jL_V_3 = select i1 %shiftOriginal_1, i32 %complementary_topR_jL_V_1, i32 %patches_parameters_load" [patchMaker.cpp:1023]   --->   Operation 293 'select' 'complementary_topR_jL_V_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 294 [1/1] (0.22ns)   --->   "%complementary_topL_jL_V_3 = select i1 %shiftOriginal_1, i32 %complementary_topL_jL_V_1, i32 %patches_parameters_load_13" [patchMaker.cpp:1023]   --->   Operation 294 'select' 'complementary_topL_jL_V_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.75>
ST_38 : Operation 295 [1/2] (1.64ns)   --->   "%patches_parameters_load_14 = load i12 %patches_parameters_addr_21" [patchMaker.cpp:1021]   --->   Operation 295 'load' 'patches_parameters_load_14' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_38 : Operation 296 [1/2] (1.64ns)   --->   "%patches_parameters_load_15 = load i12 %patches_parameters_addr_22" [patchMaker.cpp:1022]   --->   Operation 296 'load' 'patches_parameters_load_15' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_38 : Operation 297 [1/1] (0.22ns)   --->   "%complementary_topR_jR_V_4 = select i1 %shiftOriginal_1, i32 %complementary_topR_jR_V, i32 %patches_parameters_load_14" [patchMaker.cpp:1023]   --->   Operation 297 'select' 'complementary_topR_jR_V_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 298 [1/1] (0.22ns)   --->   "%complementary_topL_jR_V_4 = select i1 %shiftOriginal_1, i32 %complementary_topL_jR_V, i32 %patches_parameters_load_15" [patchMaker.cpp:1023]   --->   Operation 298 'select' 'complementary_topL_jR_V_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 299 [1/1] (0.22ns)   --->   "%original_topR_jR_V_3 = select i1 %shiftOriginal_1, i32 %patches_parameters_load_14, i32 %original_topR_jR_V_1" [patchMaker.cpp:1023]   --->   Operation 299 'select' 'original_topR_jR_V_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 300 [1/1] (0.22ns)   --->   "%original_topL_jR_V_3 = select i1 %shiftOriginal_1, i32 %patches_parameters_load_15, i32 %original_topL_jR_V_1" [patchMaker.cpp:1023]   --->   Operation 300 'select' 'original_topL_jR_V_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 301 [1/1] (0.88ns)   --->   "%horizontalShiftTop_1 = sub i32 %original_topR_jL_V_3, i32 %complementary_topR_jR_V_4"   --->   Operation 301 'sub' 'horizontalShiftTop_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 302 [1/1] (0.88ns)   --->   "%horizontalShiftBottom_1 = sub i32 %original_topL_jL_V_4, i32 %complementary_topL_jR_V_4"   --->   Operation 302 'sub' 'horizontalShiftBottom_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.53>
ST_39 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln215_16 = sext i32 %original_topR_jL_V_3"   --->   Operation 303 'sext' 'sext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln215_17 = sext i32 %complementary_topR_jR_V_4"   --->   Operation 304 'sext' 'sext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln215_18 = sext i32 %original_topL_jL_V_4"   --->   Operation 305 'sext' 'sext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln215_19 = sext i32 %complementary_topL_jR_V_4"   --->   Operation 306 'sext' 'sext_ln215_19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln1035 = br i1 %shiftOriginal_1, void %.critedge, void" [patchMaker.cpp:1035]   --->   Operation 307 'br' 'br_ln1035' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 308 [4/4] (3.53ns)   --->   "%op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1035]   --->   Operation 308 'call' 'op_V' <Predicate = (shiftOriginal_1)> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 3.65>
ST_40 : Operation 309 [3/4] (3.65ns)   --->   "%op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1035]   --->   Operation 309 'call' 'op_V' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 3.65>
ST_41 : Operation 310 [2/4] (3.65ns)   --->   "%op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1035]   --->   Operation 310 'call' 'op_V' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 2.37>
ST_42 : Operation 311 [1/4] (1.10ns)   --->   "%op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1035]   --->   Operation 311 'call' 'op_V' <Predicate = (shiftOriginal_1)> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 312 [1/1] (0.85ns)   --->   "%icmp_ln878_6 = icmp_slt  i32 %op_V, i32 15000000"   --->   Operation 312 'icmp' 'icmp_ln878_6' <Predicate = (shiftOriginal_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln1035 = br i1 %icmp_ln878_6, void %.critedge, void" [patchMaker.cpp:1035]   --->   Operation 313 'br' 'br_ln1035' <Predicate = (shiftOriginal_1)> <Delay = 0.00>
ST_42 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln215_20 = sext i32 %complementary_topR_jL_V_3"   --->   Operation 314 'sext' 'sext_ln215_20' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 315 [1/1] (0.88ns)   --->   "%ret_11 = sub i33 %sext_ln215_20, i33 %sext_ln215_16"   --->   Operation 315 'sub' 'ret_11' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln215_21 = sext i32 %original_topR_jR_V_3"   --->   Operation 316 'sext' 'sext_ln215_21' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 317 [1/1] (0.88ns)   --->   "%ret_12 = sub i33 %sext_ln215_17, i33 %sext_ln215_21"   --->   Operation 317 'sub' 'ret_12' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 318 [1/1] (0.88ns)   --->   "%icmp_ln878_7 = icmp_slt  i33 %ret_11, i33 %ret_12"   --->   Operation 318 'icmp' 'icmp_ln878_7' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln1037 = trunc i33 %ret_12" [patchMaker.cpp:1037]   --->   Operation 319 'trunc' 'trunc_ln1037' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln1037_1 = trunc i33 %ret_11" [patchMaker.cpp:1037]   --->   Operation 320 'trunc' 'trunc_ln1037_1' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 321 [1/1] (0.22ns)   --->   "%horizontalOverlapTop_V_1 = select i1 %icmp_ln878_7, i32 %trunc_ln1037, i32 %trunc_ln1037_1" [patchMaker.cpp:1037]   --->   Operation 321 'select' 'horizontalOverlapTop_V_1' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln215_22 = sext i32 %complementary_topL_jL_V_3"   --->   Operation 322 'sext' 'sext_ln215_22' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 323 [1/1] (0.88ns)   --->   "%ret_13 = sub i33 %sext_ln215_22, i33 %sext_ln215_18"   --->   Operation 323 'sub' 'ret_13' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln215_23 = sext i32 %original_topL_jR_V_3"   --->   Operation 324 'sext' 'sext_ln215_23' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 325 [1/1] (0.88ns)   --->   "%ret_14 = sub i33 %sext_ln215_19, i33 %sext_ln215_23"   --->   Operation 325 'sub' 'ret_14' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 326 [1/1] (0.88ns)   --->   "%icmp_ln878_8 = icmp_slt  i33 %ret_13, i33 %ret_14"   --->   Operation 326 'icmp' 'icmp_ln878_8' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln1038 = trunc i33 %ret_14" [patchMaker.cpp:1038]   --->   Operation 327 'trunc' 'trunc_ln1038' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln1038_1 = trunc i33 %ret_13" [patchMaker.cpp:1038]   --->   Operation 328 'trunc' 'trunc_ln1038_1' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 329 [1/1] (0.22ns)   --->   "%horizontalOverlapBottom_V_1 = select i1 %icmp_ln878_8, i32 %trunc_ln1038, i32 %trunc_ln1038_1" [patchMaker.cpp:1038]   --->   Operation 329 'select' 'horizontalOverlapBottom_V_1' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 330 [1/1] (0.38ns)   --->   "%store_ln1042 = store i32 %horizontalOverlapTop_V_1, i32 %horizontalOverlapTop_V" [patchMaker.cpp:1042]   --->   Operation 330 'store' 'store_ln1042' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.38>
ST_42 : Operation 331 [1/1] (0.38ns)   --->   "%store_ln1042 = store i32 %horizontalOverlapBottom_V_1, i32 %horizontalOverlapBottom_V" [patchMaker.cpp:1042]   --->   Operation 331 'store' 'store_ln1042' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.38>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln1042 = br void %.critedge" [patchMaker.cpp:1042]   --->   Operation 332 'br' 'br_ln1042' <Predicate = (shiftOriginal_1 & icmp_ln878_6)> <Delay = 0.00>
ST_42 : Operation 333 [1/1] (0.85ns)   --->   "%icmp_ln1054 = icmp_sgt  i32 %loopCounter, i32 25" [patchMaker.cpp:1054]   --->   Operation 333 'icmp' 'icmp_ln1054' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln1054 = br i1 %icmp_ln1054, void, void %.loopexit.thread.loopexit" [patchMaker.cpp:1054]   --->   Operation 334 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln989 = br void" [patchMaker.cpp:989]   --->   Operation 335 'br' 'br_ln989' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_42 : Operation 336 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.loopexit.thread"   --->   Operation 336 'br' 'br_ln0' <Predicate = (icmp_ln1054)> <Delay = 0.38>

State 43 <SV = 42> <Delay = 3.53>
ST_43 : Operation 337 [1/1] (0.00ns)   --->   "%phi_ln166 = phi i32 %trunc_ln957, void %.loopexit, i32 %trunc_ln957_1, void %.loopexit.thread.loopexit"   --->   Operation 337 'phi' 'phi_ln166' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 338 [1/1] (0.00ns)   --->   "%agg_tmp210_0 = phi i32 %newZtop_V, void %.loopexit, i32 %newZtop_V_1, void %.loopexit.thread.loopexit"   --->   Operation 338 'phi' 'agg_tmp210_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 339 [4/4] (3.53ns)   --->   "%op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp210_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1064]   --->   Operation 339 'call' 'op_V_2' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 3.65>
ST_44 : Operation 340 [3/4] (3.65ns)   --->   "%op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp210_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1064]   --->   Operation 340 'call' 'op_V_2' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 44> <Delay = 3.65>
ST_45 : Operation 341 [2/4] (3.65ns)   --->   "%op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp210_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1064]   --->   Operation 341 'call' 'op_V_2' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 2.08>
ST_46 : Operation 342 [1/4] (1.10ns)   --->   "%op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %phi_ln166, i32 %agg_tmp210_0, i3 1, i3 5, i3 0, i35 %radiiDivisionList" [patchMaker.cpp:1064]   --->   Operation 342 'call' 'op_V_2' <Predicate = true> <Delay = 1.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 343 [1/1] (0.85ns)   --->   "%icmp_ln886_6 = icmp_sgt  i32 %op_V_2, i32 15000000"   --->   Operation 343 'icmp' 'icmp_ln886_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 344 [1/1] (0.12ns)   --->   "%and_ln1064 = and i1 %icmp_ln886_6, i1 %shiftOriginal_1" [patchMaker.cpp:1064]   --->   Operation 344 'and' 'and_ln1064' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln1064 = br i1 %and_ln1064, void %.loopexit._crit_edge, void" [patchMaker.cpp:1064]   --->   Operation 345 'br' 'br_ln1064' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 346 [1/1] (0.00ns)   --->   "%n_patches_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1066]   --->   Operation 346 'read' 'n_patches_read_3' <Predicate = (and_ln1064)> <Delay = 0.00>
ST_46 : Operation 347 [1/1] (0.58ns)   --->   "%icmp_ln1066 = icmp_ugt  i8 %n_patches_read_3, i8 2" [patchMaker.cpp:1066]   --->   Operation 347 'icmp' 'icmp_ln1066' <Predicate = (and_ln1064)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln1066 = br i1 %icmp_ln1066, void %.loopexit._crit_edge, void" [patchMaker.cpp:1066]   --->   Operation 348 'br' 'br_ln1066' <Predicate = (and_ln1064)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 1.79>
ST_47 : Operation 349 [1/1] (0.70ns)   --->   "%add_ln1068 = add i8 %n_patches_read_3, i8 253" [patchMaker.cpp:1068]   --->   Operation 349 'add' 'add_ln1068' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln1068 = zext i8 %add_ln1068" [patchMaker.cpp:1068]   --->   Operation 350 'zext' 'zext_ln1068' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 351 [2/2] (1.09ns)   --->   "%call_ln1068 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read_3, i64 %patches_superpoints, i9 %zext_ln1068, i32 %patches_parameters" [patchMaker.cpp:1068]   --->   Operation 351 'call' 'call_ln1068' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.00>
ST_48 : Operation 352 [1/2] (0.00ns)   --->   "%call_ln1068 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read_3, i64 %patches_superpoints, i9 %zext_ln1068, i32 %patches_parameters" [patchMaker.cpp:1068]   --->   Operation 352 'call' 'call_ln1068' <Predicate = (makeHorizontallyShiftedPatch & and_ln1064 & icmp_ln1066) | (or_ln989_1 & and_ln989_1 & and_ln1064 & icmp_ln1066) | (!or_ln989_1 & and_ln989_2 & and_ln1064 & icmp_ln1066)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln1069 = br void %.loopexit._crit_edge" [patchMaker.cpp:1069]   --->   Operation 353 'br' 'br_ln1069' <Predicate = (makeHorizontallyShiftedPatch & and_ln1064 & icmp_ln1066) | (or_ln989_1 & and_ln989_1 & and_ln1064 & icmp_ln1066) | (!or_ln989_1 & and_ln989_2 & and_ln1064 & icmp_ln1066)> <Delay = 0.00>
ST_48 : Operation 354 [1/1] (0.00ns)   --->   "%ret_ln1072 = ret" [patchMaker.cpp:1072]   --->   Operation 354 'ret' 'ret_ln1072' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.91ns
The critical path consists of the following:
	wire read on port 'z_top_max' [19]  (0 ns)
	'call' operation ('call_ln915', patchMaker.cpp:915) to 'getShadows' [45]  (1.91 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.92ns
The critical path consists of the following:
	'add' operation ('secondLastPatchIndex', patchMaker.cpp:911) [25]  (0.705 ns)
	'select' operation ('secondLastPatchIndex', patchMaker.cpp:905) [26]  (0.303 ns)
	'call' operation ('call_ln916', patchMaker.cpp:916) to 'getShadows' [64]  (1.91 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln918', patchMaker.cpp:918) [51]  (0.745 ns)
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:918) [53]  (0 ns)
	'load' operation ('original_topR_jL.V', patchMaker.cpp:918) on array 'patches_parameters' [65]  (1.65 ns)

 <State 6>: 2.63ns
The critical path consists of the following:
	'load' operation ('original_topR_jL.V', patchMaker.cpp:918) on array 'patches_parameters' [65]  (1.65 ns)
	'icmp' operation ('icmp_ln886') [66]  (0.859 ns)
	'and' operation ('and_ln919', patchMaker.cpp:919) [68]  (0.122 ns)

 <State 7>: 3.54ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:920) to 'straightLineProjectorFromLayerIJtoK' [71]  (3.54 ns)

 <State 8>: 3.65ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:920) to 'straightLineProjectorFromLayerIJtoK' [71]  (3.65 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:920) to 'straightLineProjectorFromLayerIJtoK' [71]  (3.65 ns)

 <State 10>: 2.85ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:920) to 'straightLineProjectorFromLayerIJtoK' [71]  (1.11 ns)
	'sub' operation ('sub_ln180', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [72]  (0.88 ns)
	'select' operation ('select_ln180', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [74]  (0 ns)
	'icmp' operation ('phitmp', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [75]  (0.859 ns)

 <State 11>: 3.41ns
The critical path consists of the following:
	'load' operation ('original_topL_jL.V', patchMaker.cpp:922) on array 'patches_parameters' [79]  (1.65 ns)
	'sub' operation ('ret') [85]  (0.88 ns)
	'icmp' operation ('icmp_ln878_2') [86]  (0.884 ns)

 <State 12>: 3.54ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:925) to 'straightLineProjectorFromLayerIJtoK' [89]  (3.54 ns)

 <State 13>: 3.65ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:925) to 'straightLineProjectorFromLayerIJtoK' [89]  (3.65 ns)

 <State 14>: 3.65ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:925) to 'straightLineProjectorFromLayerIJtoK' [89]  (3.65 ns)

 <State 15>: 2.85ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:925) to 'straightLineProjectorFromLayerIJtoK' [89]  (1.11 ns)
	'sub' operation ('sub_ln180_4', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [90]  (0.88 ns)
	'select' operation ('select_ln180_4', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [92]  (0 ns)
	'icmp' operation ('phitmp4', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [93]  (0.859 ns)

 <State 16>: 3.53ns
The critical path consists of the following:
	'load' operation ('complementary_topR_jR.V', patchMaker.cpp:927) on array 'patches_parameters' [97]  (1.65 ns)
	'sub' operation ('ret') [100]  (0.88 ns)
	'icmp' operation ('icmp_ln886_3') [101]  (0.884 ns)
	'and' operation ('and_ln929', patchMaker.cpp:929) [103]  (0.122 ns)

 <State 17>: 3.54ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:930) to 'straightLineProjectorFromLayerIJtoK' [106]  (3.54 ns)

 <State 18>: 3.65ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:930) to 'straightLineProjectorFromLayerIJtoK' [106]  (3.65 ns)

 <State 19>: 3.65ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:930) to 'straightLineProjectorFromLayerIJtoK' [106]  (3.65 ns)

 <State 20>: 2.85ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:930) to 'straightLineProjectorFromLayerIJtoK' [106]  (1.11 ns)
	'sub' operation ('sub_ln180_5', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [107]  (0.88 ns)
	'select' operation ('select_ln180_5', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [109]  (0 ns)
	'icmp' operation ('phitmp3', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [110]  (0.859 ns)

 <State 21>: 3.41ns
The critical path consists of the following:
	'load' operation ('complementary_topL_jR.V', patchMaker.cpp:932) on array 'patches_parameters' [114]  (1.65 ns)
	'sub' operation ('ret') [120]  (0.88 ns)
	'icmp' operation ('icmp_ln878_4') [121]  (0.884 ns)

 <State 22>: 3.54ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:935) to 'straightLineProjectorFromLayerIJtoK' [124]  (3.54 ns)

 <State 23>: 3.65ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:935) to 'straightLineProjectorFromLayerIJtoK' [124]  (3.65 ns)

 <State 24>: 3.65ns
The critical path consists of the following:
	'call' operation ('__x', patchMaker.cpp:935) to 'straightLineProjectorFromLayerIJtoK' [124]  (3.65 ns)

 <State 25>: 3.54ns
The critical path consists of the following:
	'call' operation ('z0_original_bCorner.V', patchMaker.cpp:959) to 'straightLineProjectorFromLayerIJtoK' [140]  (3.54 ns)

 <State 26>: 3.65ns
The critical path consists of the following:
	'call' operation ('z0_original_bCorner.V', patchMaker.cpp:959) to 'straightLineProjectorFromLayerIJtoK' [140]  (3.65 ns)

 <State 27>: 3.65ns
The critical path consists of the following:
	'call' operation ('z0_original_bCorner.V', patchMaker.cpp:959) to 'straightLineProjectorFromLayerIJtoK' [140]  (3.65 ns)

 <State 28>: 2.31ns
The critical path consists of the following:
	'call' operation ('z0_complementary_cCorner.V', patchMaker.cpp:960) to 'straightLineProjectorFromLayerIJtoK' [141]  (1.11 ns)
	'icmp' operation ('icmp_ln886_5') [145]  (0.859 ns)
	'or' operation ('shiftOriginal', patchMaker.cpp:969) [148]  (0.122 ns)
	'select' operation ('newZtop.V', patchMaker.cpp:969) [151]  (0.227 ns)

 <State 29>: 2.64ns
The critical path consists of the following:
	'phi' operation ('horizontalShiftBottom') with incoming values : ('horizontalShiftBottom') [159]  (0 ns)
	'icmp' operation ('icmp_ln878_5') [198]  (0.859 ns)
	'select' operation ('select_ln534') [199]  (0.227 ns)
	'add' operation ('shifted_Align', patchMaker.cpp:1003) [202]  (1.15 ns)
	'select' operation ('shifted_Align', patchMaker.cpp:997) [203]  (0.411 ns)

 <State 30>: 1.8ns
The critical path consists of the following:
	'add' operation ('add_ln1009', patchMaker.cpp:1009) [209]  (0.705 ns)
	'call' operation ('call_ln1009', patchMaker.cpp:1009) to 'delete_patch' [210]  (1.09 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 2.62ns
The critical path consists of the following:
	wire read on port 'n_patches' (patchMaker.cpp:1015) [214]  (0 ns)
	'add' operation ('add_ln1015_1', patchMaker.cpp:1015) [234]  (0.707 ns)
	'call' operation ('call_ln1015', patchMaker.cpp:1015) to 'getShadows' [235]  (1.91 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln1019', patchMaker.cpp:1019) [222]  (0.745 ns)
	'getelementptr' operation ('patches_parameters_addr_19', patchMaker.cpp:1019) [224]  (0 ns)
	'load' operation ('patches_parameters_load', patchMaker.cpp:1019) on array 'patches_parameters' [236]  (1.65 ns)

 <State 37>: 2.39ns
The critical path consists of the following:
	'add' operation ('add_ln1021', patchMaker.cpp:1021) [228]  (0.745 ns)
	'getelementptr' operation ('patches_parameters_addr_21', patchMaker.cpp:1021) [230]  (0 ns)
	'load' operation ('patches_parameters_load_14', patchMaker.cpp:1021) on array 'patches_parameters' [238]  (1.65 ns)

 <State 38>: 2.75ns
The critical path consists of the following:
	'load' operation ('patches_parameters_load_14', patchMaker.cpp:1021) on array 'patches_parameters' [238]  (1.65 ns)
	'select' operation ('complementary_topR_jR.V', patchMaker.cpp:1023) [240]  (0.227 ns)
	'sub' operation ('horizontalShiftTop') [250]  (0.88 ns)

 <State 39>: 3.54ns
The critical path consists of the following:
	'call' operation ('op_V', patchMaker.cpp:1035) to 'straightLineProjectorFromLayerIJtoK' [256]  (3.54 ns)

 <State 40>: 3.65ns
The critical path consists of the following:
	'call' operation ('op_V', patchMaker.cpp:1035) to 'straightLineProjectorFromLayerIJtoK' [256]  (3.65 ns)

 <State 41>: 3.65ns
The critical path consists of the following:
	'call' operation ('op_V', patchMaker.cpp:1035) to 'straightLineProjectorFromLayerIJtoK' [256]  (3.65 ns)

 <State 42>: 2.38ns
The critical path consists of the following:
	'sub' operation ('ret') [261]  (0.88 ns)
	'icmp' operation ('icmp_ln878_7') [264]  (0.884 ns)
	'select' operation ('horizontalOverlapTop.V', patchMaker.cpp:1037) [267]  (0.227 ns)
	'store' operation ('store_ln1042', patchMaker.cpp:1042) of variable 'horizontalOverlapTop.V', patchMaker.cpp:1037 on local variable 'horizontalOverlapTop.V' [276]  (0.387 ns)

 <State 43>: 3.54ns
The critical path consists of the following:
	'phi' operation ('phi_ln166') with incoming values : ('trunc_ln957', patchMaker.cpp:957) ('trunc_ln957_1', patchMaker.cpp:957) [289]  (0 ns)
	'call' operation ('op_V_2', patchMaker.cpp:1064) to 'straightLineProjectorFromLayerIJtoK' [291]  (3.54 ns)

 <State 44>: 3.65ns
The critical path consists of the following:
	'call' operation ('op_V_2', patchMaker.cpp:1064) to 'straightLineProjectorFromLayerIJtoK' [291]  (3.65 ns)

 <State 45>: 3.65ns
The critical path consists of the following:
	'call' operation ('op_V_2', patchMaker.cpp:1064) to 'straightLineProjectorFromLayerIJtoK' [291]  (3.65 ns)

 <State 46>: 2.09ns
The critical path consists of the following:
	'call' operation ('op_V_2', patchMaker.cpp:1064) to 'straightLineProjectorFromLayerIJtoK' [291]  (1.11 ns)
	'icmp' operation ('icmp_ln886_6') [292]  (0.859 ns)
	'and' operation ('and_ln1064', patchMaker.cpp:1064) [293]  (0.122 ns)

 <State 47>: 1.8ns
The critical path consists of the following:
	'add' operation ('add_ln1068', patchMaker.cpp:1068) [300]  (0.705 ns)
	'call' operation ('call_ln1068', patchMaker.cpp:1068) to 'delete_patch' [302]  (1.09 ns)

 <State 48>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
