<HTML>

<HEAD>
<TITLE>Classic Timing Analyzer report for Design1</TITLE>
</HEAD>

<BODY>

<A NAME="top"></A>

<CENTER>
<H1>Classic Timing Analyzer report for Design1</H1>
<H3>Thu Dec 21 12:56:20 2023<BR>
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition</H3>
</CENTER>

<P><HR></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Table of Contents</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<OL>
<LI><A HREF="#1">Legal Notice</A></LI>
<LI><A HREF="#2">Timing Analyzer Summary</A></LI>
<LI><A HREF="#3">Timing Analyzer Settings</A></LI>
<LI><A HREF="#4">Clock Settings Summary</A></LI>
<LI><A HREF="#5">Parallel Compilation</A></LI>
<LI><A HREF="#6">Clock Setup: 'clk50'</A></LI>
<LI><A HREF="#7">Clock Hold: 'clk50'</A></LI>
<LI><A HREF="#8">tsu</A></LI>
<LI><A HREF="#9">tco</A></LI>
<LI><A HREF="#10">th</A></LI>
<LI><A HREF="#11">Timing Analyzer Messages</A></LI>
</OL>

<P><A NAME="1"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Legal Notice</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
</PRE>

<P><A NAME="2"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Type</TH>
<TH>Slack</TH>
<TH>Required Time</TH>
<TH>Actual Time</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Failed Paths</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case tsu</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.652 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case tco</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">12.224 ns</TD>
<TD ALIGN="LEFT">X_To_Sent[1]$latch</TD>
<TD ALIGN="LEFT">X_To_Sent[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case th</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.500 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_whites</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Clock Setup: 'clk50'</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">250.82 MHz ( period = 3.987 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Clock Hold: 'clk50'</TD>
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">piece_To_Write[0]</TD>
<TD ALIGN="LEFT">Write_Piece[0]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">15</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Total number of failed paths</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">15</TD>
</TR>
</TABLE>
<P><A NAME="3"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Setting</TH>
<TH>From</TH>
<TH>To</TH>
<TH>Entity Name</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Device Name</TD>
<TD ALIGN="LEFT">EP2C35F672C6</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing Models</TD>
<TD ALIGN="LEFT">Final</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Default hold multicycle</TD>
<TD ALIGN="LEFT">Same as Multicycle</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut paths between unrelated clock domains</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut off read during write signal paths</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut off feedback from I/O pins</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report Combined Fast/Slow Timing</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore Clock Settings</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Analyze latches as synchronous elements</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable Recovery/Removal analysis</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable Clock Latency</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Use TimeQuest Timing Analyzer</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of source nodes to report per destination node</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of destination nodes to report</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of paths to report</TD>
<TD ALIGN="LEFT">200</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report Minimum Timing Checks</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Use Fast Timing Models</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report IO Paths Separately</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Perform Multicorner Analysis</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Reports the worst-case path for each clock domain and analysis</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Reports worst-case timing paths for each clock domain and analysis</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis</TD>
<TD ALIGN="LEFT">100</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Removes common clock path pessimism (CCPP) during slack computation</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Output I/O Timing Endpoint</TD>
<TD ALIGN="LEFT">Near End</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="4"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Settings Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Clock Node Name</TH>
<TH>Clock Setting Name</TH>
<TH>Type</TH>
<TH>Fmax Requirement</TH>
<TH>Early Latency</TH>
<TH>Late Latency</TH>
<TH>Based on</TH>
<TH>Multiply Base Fmax by</TH>
<TH>Divide Base Fmax by</TH>
<TH>Offset</TH>
<TH>Phase offset</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">User Pin</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="5"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Parallel Compilation</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.<br>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Processors</TH>
<TH>Number</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number detected on machine</TD>
<TD ALIGN="LEFT">4</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum allowed</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
</TABLE>
<P><A NAME="6"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Setup: 'clk50'</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Actual fmax (period)</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Required Setup Relationship</TH>
<TH>Required Longest P2P Time</TH>
<TH>Actual Longest P2P Time</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">250.82 MHz ( period = 3.987 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.772 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">250.82 MHz ( period = 3.987 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.772 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">250.82 MHz ( period = 3.987 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.772 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">250.82 MHz ( period = 3.987 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.772 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">250.82 MHz ( period = 3.987 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.772 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">250.82 MHz ( period = 3.987 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.772 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">251.95 MHz ( period = 3.969 ns )</TD>
<TD ALIGN="LEFT">state.st_Write_Ram</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.062 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">257.73 MHz ( period = 3.880 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">257.73 MHz ( period = 3.880 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">257.73 MHz ( period = 3.880 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">257.73 MHz ( period = 3.880 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">257.73 MHz ( period = 3.880 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">257.73 MHz ( period = 3.880 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.667 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">260.62 MHz ( period = 3.837 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.622 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">260.62 MHz ( period = 3.837 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.622 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">260.62 MHz ( period = 3.837 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.622 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">260.62 MHz ( period = 3.837 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.622 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">260.62 MHz ( period = 3.837 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.622 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">260.62 MHz ( period = 3.837 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.622 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">265.82 MHz ( period = 3.762 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">265.82 MHz ( period = 3.762 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">265.82 MHz ( period = 3.762 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">265.82 MHz ( period = 3.762 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">265.82 MHz ( period = 3.762 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">265.82 MHz ( period = 3.762 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.549 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">266.95 MHz ( period = 3.746 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.533 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">266.95 MHz ( period = 3.746 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.533 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">266.95 MHz ( period = 3.746 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.533 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">266.95 MHz ( period = 3.746 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.533 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">266.95 MHz ( period = 3.746 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.533 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">266.95 MHz ( period = 3.746 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.533 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">268.17 MHz ( period = 3.729 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.514 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">268.17 MHz ( period = 3.729 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.514 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">268.17 MHz ( period = 3.729 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.514 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">268.17 MHz ( period = 3.729 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.514 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">268.17 MHz ( period = 3.729 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.514 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">268.17 MHz ( period = 3.729 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.514 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">269.11 MHz ( period = 3.716 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.508 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">271.30 MHz ( period = 3.686 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.471 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">271.30 MHz ( period = 3.686 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.471 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">271.30 MHz ( period = 3.686 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.471 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">271.30 MHz ( period = 3.686 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.471 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">271.30 MHz ( period = 3.686 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.471 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">271.30 MHz ( period = 3.686 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.471 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">272.78 MHz ( period = 3.666 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.462 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">274.88 MHz ( period = 3.638 ns )</TD>
<TD ALIGN="LEFT">state.st_Assign_Position</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.425 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">277.01 MHz ( period = 3.610 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.396 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">277.01 MHz ( period = 3.610 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.396 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">277.01 MHz ( period = 3.610 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.396 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">277.01 MHz ( period = 3.610 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.396 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">277.01 MHz ( period = 3.610 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.396 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">277.01 MHz ( period = 3.610 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.396 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">277.93 MHz ( period = 3.598 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.390 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">279.25 MHz ( period = 3.581 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.367 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">279.25 MHz ( period = 3.581 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.367 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">279.25 MHz ( period = 3.581 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.367 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">279.25 MHz ( period = 3.581 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.367 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">279.25 MHz ( period = 3.581 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.367 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">279.25 MHz ( period = 3.581 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.367 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">280.43 MHz ( period = 3.566 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.653 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">280.43 MHz ( period = 3.566 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.653 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">280.43 MHz ( period = 3.566 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.653 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">280.74 MHz ( period = 3.562 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.353 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">281.21 MHz ( period = 3.556 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.343 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">282.81 MHz ( period = 3.536 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.629 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">282.81 MHz ( period = 3.536 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.629 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">282.81 MHz ( period = 3.536 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.629 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">284.90 MHz ( period = 3.510 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.297 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">284.98 MHz ( period = 3.509 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.301 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">285.31 MHz ( period = 3.505 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.296 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">285.31 MHz ( period = 3.505 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.296 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">285.31 MHz ( period = 3.505 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.296 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">288.35 MHz ( period = 3.468 ns )</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.255 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">288.60 MHz ( period = 3.465 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.258 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">289.60 MHz ( period = 3.453 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.239 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">290.19 MHz ( period = 3.446 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.237 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">290.70 MHz ( period = 3.440 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.225 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">290.70 MHz ( period = 3.440 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.225 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">290.70 MHz ( period = 3.440 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.225 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">290.70 MHz ( period = 3.440 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.225 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">290.70 MHz ( period = 3.440 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.225 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">290.70 MHz ( period = 3.440 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.225 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">290.78 MHz ( period = 3.439 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.231 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">293.08 MHz ( period = 3.412 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.203 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">294.12 MHz ( period = 3.400 ns )</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.187 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">294.20 MHz ( period = 3.399 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.186 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">294.20 MHz ( period = 3.399 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.186 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">294.20 MHz ( period = 3.399 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.186 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">294.20 MHz ( period = 3.399 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.186 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">294.20 MHz ( period = 3.399 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.186 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">294.20 MHz ( period = 3.399 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.186 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">294.81 MHz ( period = 3.392 ns )</TD>
<TD ALIGN="LEFT">s_whites</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.179 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">295.16 MHz ( period = 3.388 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.180 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">295.42 MHz ( period = 3.385 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.167 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">295.42 MHz ( period = 3.385 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.167 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">295.42 MHz ( period = 3.385 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.167 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">295.86 MHz ( period = 3.380 ns )</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.167 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">296.91 MHz ( period = 3.368 ns )</TD>
<TD ALIGN="LEFT">piece_Moved</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.164 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">297.18 MHz ( period = 3.365 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.155 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">297.80 MHz ( period = 3.358 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.148 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">297.80 MHz ( period = 3.358 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.148 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">297.80 MHz ( period = 3.358 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.148 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">298.33 MHz ( period = 3.352 ns )</TD>
<TD ALIGN="LEFT">state.st_Write_Ram</TD>
<TD ALIGN="LEFT">piece_Moved</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.435 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">299.04 MHz ( period = 3.344 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.137 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">299.31 MHz ( period = 3.341 ns )</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.137 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">299.85 MHz ( period = 3.335 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.127 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">300.75 MHz ( period = 3.325 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.121 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">300.75 MHz ( period = 3.325 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.121 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">300.75 MHz ( period = 3.325 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.121 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">300.84 MHz ( period = 3.324 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.106 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">300.84 MHz ( period = 3.324 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.106 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">300.84 MHz ( period = 3.324 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.106 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">301.11 MHz ( period = 3.321 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.114 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">302.39 MHz ( period = 3.307 ns )</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.097 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">302.39 MHz ( period = 3.307 ns )</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.097 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">302.39 MHz ( period = 3.307 ns )</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.097 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">302.66 MHz ( period = 3.304 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.095 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">303.86 MHz ( period = 3.291 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.379 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">303.86 MHz ( period = 3.291 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.379 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">303.86 MHz ( period = 3.291 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.379 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">304.51 MHz ( period = 3.284 ns )</TD>
<TD ALIGN="LEFT">state.st_Assign_Position</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.071 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">306.65 MHz ( period = 3.261 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.052 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">307.41 MHz ( period = 3.253 ns )</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.049 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">307.41 MHz ( period = 3.253 ns )</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.049 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">307.41 MHz ( period = 3.253 ns )</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.049 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">307.60 MHz ( period = 3.251 ns )</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.036 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">307.60 MHz ( period = 3.251 ns )</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.036 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">307.60 MHz ( period = 3.251 ns )</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.036 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">308.07 MHz ( period = 3.246 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">piece_Moved</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.032 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">308.83 MHz ( period = 3.238 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.019 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">308.83 MHz ( period = 3.238 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.019 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">308.83 MHz ( period = 3.238 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.019 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">309.02 MHz ( period = 3.236 ns )</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.018 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">309.02 MHz ( period = 3.236 ns )</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.018 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">309.02 MHz ( period = 3.236 ns )</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.018 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">309.12 MHz ( period = 3.235 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.027 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">310.27 MHz ( period = 3.223 ns )</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">s_Ram_y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.006 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">310.85 MHz ( period = 3.217 ns )</TD>
<TD ALIGN="LEFT">sel_Selected</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.007 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">310.85 MHz ( period = 3.217 ns )</TD>
<TD ALIGN="LEFT">sel_Selected</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.007 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">310.85 MHz ( period = 3.217 ns )</TD>
<TD ALIGN="LEFT">sel_Selected</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.007 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">310.85 MHz ( period = 3.217 ns )</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.004 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">310.95 MHz ( period = 3.216 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.013 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">311.04 MHz ( period = 3.215 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.005 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">311.33 MHz ( period = 3.212 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.003 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">312.01 MHz ( period = 3.205 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.992 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">312.01 MHz ( period = 3.205 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.992 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">312.01 MHz ( period = 3.205 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.992 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">313.68 MHz ( period = 3.188 ns )</TD>
<TD ALIGN="LEFT">sel_Selected</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.984 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">313.68 MHz ( period = 3.188 ns )</TD>
<TD ALIGN="LEFT">sel_Selected</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.984 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">313.68 MHz ( period = 3.188 ns )</TD>
<TD ALIGN="LEFT">sel_Selected</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.984 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">313.97 MHz ( period = 3.185 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.977 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">314.76 MHz ( period = 3.177 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.958 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">314.76 MHz ( period = 3.177 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.958 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">314.76 MHz ( period = 3.177 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.958 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">315.66 MHz ( period = 3.168 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.960 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">315.96 MHz ( period = 3.165 ns )</TD>
<TD ALIGN="LEFT">state.st_Assign_Position</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.950 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">315.96 MHz ( period = 3.165 ns )</TD>
<TD ALIGN="LEFT">state.st_Assign_Position</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.950 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">315.96 MHz ( period = 3.165 ns )</TD>
<TD ALIGN="LEFT">state.st_Assign_Position</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.950 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">317.06 MHz ( period = 3.154 ns )</TD>
<TD ALIGN="LEFT">state.st_W_Rdy</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.941 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">317.16 MHz ( period = 3.153 ns )</TD>
<TD ALIGN="LEFT">sel_X[0]</TD>
<TD ALIGN="LEFT">s_Ram_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.946 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">317.66 MHz ( period = 3.148 ns )</TD>
<TD ALIGN="LEFT">sel_Selected</TD>
<TD ALIGN="LEFT">s_Ram_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.941 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">318.07 MHz ( period = 3.144 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.931 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">318.07 MHz ( period = 3.144 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.931 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">318.07 MHz ( period = 3.144 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.931 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">318.88 MHz ( period = 3.136 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">piece_Moved</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.913 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">319.18 MHz ( period = 3.133 ns )</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">s_Ram_y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.916 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">319.49 MHz ( period = 3.130 ns )</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">s_Ram_y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.913 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">320.20 MHz ( period = 3.123 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.217 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.13 MHz ( period = 3.114 ns )</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.901 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.85 MHz ( period = 3.107 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.897 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.96 MHz ( period = 3.106 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.894 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">322.68 MHz ( period = 3.099 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.896 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">323.31 MHz ( period = 3.093 ns )</TD>
<TD ALIGN="LEFT">s_whites</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.879 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">323.31 MHz ( period = 3.093 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.885 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">323.62 MHz ( period = 3.090 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">piece_Moved</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.867 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">323.73 MHz ( period = 3.089 ns )</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.870 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">323.73 MHz ( period = 3.089 ns )</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.870 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">323.73 MHz ( period = 3.089 ns )</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.870 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">325.52 MHz ( period = 3.072 ns )</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.858 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">326.37 MHz ( period = 3.064 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.854 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">326.69 MHz ( period = 3.061 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.851 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">326.80 MHz ( period = 3.060 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.848 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">327.23 MHz ( period = 3.056 ns )</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.843 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">327.23 MHz ( period = 3.056 ns )</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.843 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">327.23 MHz ( period = 3.056 ns )</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.843 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">328.52 MHz ( period = 3.044 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.830 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">328.52 MHz ( period = 3.044 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.830 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">328.52 MHz ( period = 3.044 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.830 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">328.52 MHz ( period = 3.044 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.830 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">328.52 MHz ( period = 3.044 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.830 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">328.95 MHz ( period = 3.040 ns )</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">s_Ram_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.823 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">329.38 MHz ( period = 3.036 ns )</TD>
<TD ALIGN="LEFT">state.st_Wait_Turn</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.822 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">329.49 MHz ( period = 3.035 ns )</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">s_Ram_y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.828 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">330.03 MHz ( period = 3.030 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.811 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">330.03 MHz ( period = 3.030 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.811 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">330.03 MHz ( period = 3.030 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.811 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">330.03 MHz ( period = 3.030 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.811 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">330.03 MHz ( period = 3.030 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.811 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">330.03 MHz ( period = 3.030 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.811 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">330.47 MHz ( period = 3.026 ns )</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.813 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing analysis restricted to 200 rows.</TD>
<TD ALIGN="LEFT">To change the limit use Settings (Assignments menu)</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="7"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Hold: 'clk50'</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Minimum Slack</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Required Hold Relationship</TH>
<TH>Required Shortest P2P Time</TH>
<TH>Actual Shortest P2P Time</TH>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">piece_To_Write[0]</TD>
<TD ALIGN="LEFT">Write_Piece[0]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.584 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Ram_y[1]</TD>
<TD ALIGN="LEFT">Ram_Y[1]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.711 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Ram_X[1]</TD>
<TD ALIGN="LEFT">Ram_X[1]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.712 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Ram_y[0]</TD>
<TD ALIGN="LEFT">Ram_Y[0]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.747 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Ram_X[2]</TD>
<TD ALIGN="LEFT">Ram_X[2]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.746 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Ram_X[0]</TD>
<TD ALIGN="LEFT">Ram_X[0]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.750 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Ram_y[1]</TD>
<TD ALIGN="LEFT">Y_To_Sent[1]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.735 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Ram_X[1]</TD>
<TD ALIGN="LEFT">X_To_Sent[1]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.738 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">piece_To_Write[1]</TD>
<TD ALIGN="LEFT">Write_Piece[1]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.724 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">piece_To_Write[2]</TD>
<TD ALIGN="LEFT">Write_Piece[2]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.735 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Ram_X[2]</TD>
<TD ALIGN="LEFT">X_To_Sent[2]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.771 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Ram_y[0]</TD>
<TD ALIGN="LEFT">Y_To_Sent[0]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.773 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Ram_X[0]</TD>
<TD ALIGN="LEFT">X_To_Sent[0]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.774 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Ram_y[2]</TD>
<TD ALIGN="LEFT">Ram_Y[2]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.986 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Ram_y[2]</TD>
<TD ALIGN="LEFT">Y_To_Sent[2]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.987 ns</TD>
</TR>
</TABLE>
<P><A NAME="8"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>tsu</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Required tsu</TH>
<TH>Actual tsu</TH>
<TH>From</TH>
<TH>To</TH>
<TH>To Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.652 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.465 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.298 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.179 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.111 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.825 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.823 ns</TD>
<TD ALIGN="LEFT">New_Game</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.691 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.469 ns</TD>
<TD ALIGN="LEFT">New_Game</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.369 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">s_Ram_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.369 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">s_Ram_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.369 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">s_Ram_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.369 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">s_Ram_y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.369 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">s_Ram_y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.369 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">s_Ram_y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.337 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.741 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.584 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.302 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.302 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.214 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.162 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.124 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Assign_Position</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.047 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.040 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.011 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_W_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.001 ns</TD>
<TD ALIGN="LEFT">Pos_Y[1]</TD>
<TD ALIGN="LEFT">sel_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.995 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.943 ns</TD>
<TD ALIGN="LEFT">Pos_Y[2]</TD>
<TD ALIGN="LEFT">sel_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.937 ns</TD>
<TD ALIGN="LEFT">Color</TD>
<TD ALIGN="LEFT">s_whites</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.868 ns</TD>
<TD ALIGN="LEFT">Pos_X[2]</TD>
<TD ALIGN="LEFT">sel_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.860 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Wait_Turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.819 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.816 ns</TD>
<TD ALIGN="LEFT">Pos_X[1]</TD>
<TD ALIGN="LEFT">sel_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.724 ns</TD>
<TD ALIGN="LEFT">Pos_Y[0]</TD>
<TD ALIGN="LEFT">sel_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.717 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.618 ns</TD>
<TD ALIGN="LEFT">Pos_X[0]</TD>
<TD ALIGN="LEFT">sel_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.617 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.576 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.245 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Ram_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.245 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Ram_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.245 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Ram_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.245 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Ram_y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.245 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Ram_y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.245 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Ram_y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.080 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.080 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.080 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.066 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.066 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.028 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.028 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.028 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.960 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Write[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.960 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Write[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.960 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Write[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.907 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.907 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.907 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.907 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.907 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.907 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.774 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.774 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.774 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.754 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.735 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.735 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.735 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.661 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.661 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.661 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.536 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.536 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.536 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.332 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.332 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.332 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.908 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.908 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_Moved</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.908 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.908 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.908 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Selected</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.908 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.908 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.908 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.908 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.908 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.730 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_whites</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
</TABLE>
<P><A NAME="9"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>tco</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Required tco</TH>
<TH>Actual tco</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">12.224 ns</TD>
<TD ALIGN="LEFT">X_To_Sent[1]$latch</TD>
<TD ALIGN="LEFT">X_To_Sent[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.904 ns</TD>
<TD ALIGN="LEFT">Write_Piece[2]$latch</TD>
<TD ALIGN="LEFT">Write_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.881 ns</TD>
<TD ALIGN="LEFT">Write_Piece[1]$latch</TD>
<TD ALIGN="LEFT">Write_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.664 ns</TD>
<TD ALIGN="LEFT">X_To_Sent[2]$latch</TD>
<TD ALIGN="LEFT">X_To_Sent[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.607 ns</TD>
<TD ALIGN="LEFT">X_To_Sent[0]$latch</TD>
<TD ALIGN="LEFT">X_To_Sent[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.587 ns</TD>
<TD ALIGN="LEFT">Ram_X[1]$latch</TD>
<TD ALIGN="LEFT">Ram_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.551 ns</TD>
<TD ALIGN="LEFT">Ram_X[0]$latch</TD>
<TD ALIGN="LEFT">Ram_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.532 ns</TD>
<TD ALIGN="LEFT">Y_To_Sent[1]$latch</TD>
<TD ALIGN="LEFT">Y_To_Sent[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.478 ns</TD>
<TD ALIGN="LEFT">Write_Piece[0]$latch</TD>
<TD ALIGN="LEFT">Write_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.366 ns</TD>
<TD ALIGN="LEFT">Ram_Y[0]$latch</TD>
<TD ALIGN="LEFT">Ram_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.352 ns</TD>
<TD ALIGN="LEFT">Ram_Y[1]$latch</TD>
<TD ALIGN="LEFT">Ram_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.331 ns</TD>
<TD ALIGN="LEFT">Ram_X[2]$latch</TD>
<TD ALIGN="LEFT">Ram_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.324 ns</TD>
<TD ALIGN="LEFT">Y_To_Sent[0]$latch</TD>
<TD ALIGN="LEFT">Y_To_Sent[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.261 ns</TD>
<TD ALIGN="LEFT">Ram_Y[2]$latch</TD>
<TD ALIGN="LEFT">Ram_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.210 ns</TD>
<TD ALIGN="LEFT">Y_To_Sent[2]$latch</TD>
<TD ALIGN="LEFT">Y_To_Sent[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">8.148 ns</TD>
<TD ALIGN="LEFT">state.st_Write_Ram</TD>
<TD ALIGN="LEFT">SEND_DT</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.695 ns</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">led_turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.675 ns</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">turn_read</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.478 ns</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">freeze_kb</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
</TABLE>
<P><A NAME="10"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>th</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Minimum Slack</TH>
<TH>Required th</TH>
<TH>Actual th</TH>
<TH>From</TH>
<TH>To</TH>
<TH>To Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.500 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_whites</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.678 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.678 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_Moved</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.678 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.678 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.678 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Selected</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.678 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.678 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.678 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.678 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-0.678 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.102 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.102 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.102 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.306 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.306 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.306 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.431 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.431 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.431 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.505 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.505 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.505 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.524 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.544 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.544 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.544 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.677 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.677 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.677 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.677 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.677 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.677 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.730 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Write[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.730 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Write[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.730 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Write[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.798 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.798 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.798 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.836 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.836 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.850 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.850 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.850 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.015 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Ram_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.015 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Ram_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.015 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Ram_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.015 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Ram_y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.015 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Ram_y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.015 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Ram_y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.346 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.387 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.388 ns</TD>
<TD ALIGN="LEFT">Pos_X[0]</TD>
<TD ALIGN="LEFT">sel_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.487 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.494 ns</TD>
<TD ALIGN="LEFT">Pos_Y[0]</TD>
<TD ALIGN="LEFT">sel_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.586 ns</TD>
<TD ALIGN="LEFT">Pos_X[1]</TD>
<TD ALIGN="LEFT">sel_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.589 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.630 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Wait_Turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.638 ns</TD>
<TD ALIGN="LEFT">Pos_X[2]</TD>
<TD ALIGN="LEFT">sel_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.707 ns</TD>
<TD ALIGN="LEFT">Color</TD>
<TD ALIGN="LEFT">s_whites</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.713 ns</TD>
<TD ALIGN="LEFT">New_Game</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.713 ns</TD>
<TD ALIGN="LEFT">Pos_Y[2]</TD>
<TD ALIGN="LEFT">sel_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.765 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.771 ns</TD>
<TD ALIGN="LEFT">Pos_Y[1]</TD>
<TD ALIGN="LEFT">sel_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.781 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_W_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.810 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.817 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.894 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Assign_Position</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.932 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.984 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.072 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.072 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.354 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.511 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.107 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.139 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">s_Ram_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.139 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">s_Ram_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.139 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">s_Ram_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.139 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">s_Ram_y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.139 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">s_Ram_y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.139 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">s_Ram_y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.239 ns</TD>
<TD ALIGN="LEFT">New_Game</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.461 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.595 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.881 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.949 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.068 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.235 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.422 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
</TABLE>
<P><A NAME="11"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Messages</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 21 12:56:20 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Ram_X[0]$latch" is a latch
    Warning: Node "Ram_X[1]$latch" is a latch
    Warning: Node "Ram_X[2]$latch" is a latch
    Warning: Node "Ram_Y[0]$latch" is a latch
    Warning: Node "Ram_Y[1]$latch" is a latch
    Warning: Node "Ram_Y[2]$latch" is a latch
    Warning: Node "X_To_Sent[0]$latch" is a latch
    Warning: Node "X_To_Sent[1]$latch" is a latch
    Warning: Node "X_To_Sent[2]$latch" is a latch
    Warning: Node "Y_To_Sent[0]$latch" is a latch
    Warning: Node "Y_To_Sent[1]$latch" is a latch
    Warning: Node "Y_To_Sent[2]$latch" is a latch
    Warning: Node "Write_Piece[0]$latch" is a latch
    Warning: Node "Write_Piece[1]$latch" is a latch
    Warning: Node "Write_Piece[2]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk50" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "WideOr9~0" as buffer
    Info: Detected ripple clock "state.st_Read_Ram" as buffer
    Info: Detected ripple clock "state.st_Write_Ram" as buffer
Info: Clock "clk50" has Internal fmax of 250.82 MHz between source register "old_Y[0]" and destination register "pos_To_Capture_X[0]" (period= 3.987 ns)
    Info: + Longest register to register delay is 3.772 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y24_N7; Fanout = 11; REG Node = 'old_Y[0]'
        Info: 2: + IC(0.348 ns) + CELL(0.438 ns) = 0.786 ns; Loc. = LCCOMB_X42_Y24_N12; Fanout = 2; COMB Node = 'Equal8~0'
        Info: 3: + IC(0.441 ns) + CELL(0.389 ns) = 1.616 ns; Loc. = LCCOMB_X41_Y24_N20; Fanout = 2; COMB Node = 'Equal8~2'
        Info: 4: + IC(0.276 ns) + CELL(0.438 ns) = 2.330 ns; Loc. = LCCOMB_X41_Y24_N16; Fanout = 3; COMB Node = 'pos_To_Capture_X[0]~0'
        Info: 5: + IC(0.278 ns) + CELL(0.275 ns) = 2.883 ns; Loc. = LCCOMB_X41_Y24_N6; Fanout = 6; COMB Node = 'pos_To_Capture_X[0]~2'
        Info: 6: + IC(0.229 ns) + CELL(0.660 ns) = 3.772 ns; Loc. = LCFF_X41_Y24_N15; Fanout = 1; REG Node = 'pos_To_Capture_X[0]'
        Info: Total cell delay = 2.200 ns ( 58.32 % )
        Info: Total interconnect delay = 1.572 ns ( 41.68 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "clk50" to destination register is 2.665 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'clk50~clkctrl'
            Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X41_Y24_N15; Fanout = 1; REG Node = 'pos_To_Capture_X[0]'
            Info: Total cell delay = 1.536 ns ( 57.64 % )
            Info: Total interconnect delay = 1.129 ns ( 42.36 % )
        Info: - Longest clock path from clock "clk50" to source register is 2.666 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'clk50~clkctrl'
            Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X42_Y24_N7; Fanout = 11; REG Node = 'old_Y[0]'
            Info: Total cell delay = 1.536 ns ( 57.61 % )
            Info: Total interconnect delay = 1.130 ns ( 42.39 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock "clk50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "piece_To_Write[0]" and destination pin or register "Write_Piece[0]$latch" for clock "clk50" (Hold time is 3.695 ns)
    Info: + Largest clock skew is 4.529 ns
        Info: + Longest clock path from clock "clk50" to destination register is 7.194 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
            Info: 2: + IC(1.827 ns) + CELL(0.787 ns) = 3.613 ns; Loc. = LCFF_X40_Y23_N5; Fanout = 11; REG Node = 'state.st_Write_Ram'
            Info: 3: + IC(2.099 ns) + CELL(0.000 ns) = 5.712 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'state.st_Write_Ram~clkctrl'
            Info: 4: + IC(1.332 ns) + CELL(0.150 ns) = 7.194 ns; Loc. = LCCOMB_X38_Y23_N10; Fanout = 1; REG Node = 'Write_Piece[0]$latch'
            Info: Total cell delay = 1.936 ns ( 26.91 % )
            Info: Total interconnect delay = 5.258 ns ( 73.09 % )
        Info: - Shortest clock path from clock "clk50" to source register is 2.665 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'clk50~clkctrl'
            Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X38_Y23_N9; Fanout = 1; REG Node = 'piece_To_Write[0]'
            Info: Total cell delay = 1.536 ns ( 57.64 % )
            Info: Total interconnect delay = 1.129 ns ( 42.36 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.584 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y23_N9; Fanout = 1; REG Node = 'piece_To_Write[0]'
        Info: 2: + IC(0.313 ns) + CELL(0.271 ns) = 0.584 ns; Loc. = LCCOMB_X38_Y23_N10; Fanout = 1; REG Node = 'Write_Piece[0]$latch'
        Info: Total cell delay = 0.271 ns ( 46.40 % )
        Info: Total interconnect delay = 0.313 ns ( 53.60 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "state.st_W_Tx1" (data pin = "RDY_RECEIVED", clock pin = "clk50") is 6.652 ns
    Info: + Longest pin to register delay is 9.359 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_L24; Fanout = 3; PIN Node = 'RDY_RECEIVED'
        Info: 2: + IC(5.815 ns) + CELL(0.419 ns) = 7.076 ns; Loc. = LCCOMB_X42_Y23_N10; Fanout = 1; COMB Node = 'Selector0~3'
        Info: 3: + IC(0.274 ns) + CELL(0.438 ns) = 7.788 ns; Loc. = LCCOMB_X42_Y23_N2; Fanout = 1; COMB Node = 'Selector0~6'
        Info: 4: + IC(0.264 ns) + CELL(0.149 ns) = 8.201 ns; Loc. = LCCOMB_X42_Y23_N20; Fanout = 2; COMB Node = 'Selector0~7'
        Info: 5: + IC(0.272 ns) + CELL(0.275 ns) = 8.748 ns; Loc. = LCCOMB_X42_Y23_N14; Fanout = 1; COMB Node = 'Selector1~3'
        Info: 6: + IC(0.252 ns) + CELL(0.275 ns) = 9.275 ns; Loc. = LCCOMB_X42_Y23_N24; Fanout = 1; COMB Node = 'Selector1~2'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 9.359 ns; Loc. = LCFF_X42_Y23_N25; Fanout = 4; REG Node = 'state.st_W_Tx1'
        Info: Total cell delay = 2.482 ns ( 26.52 % )
        Info: Total interconnect delay = 6.877 ns ( 73.48 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk50" to destination register is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'clk50~clkctrl'
        Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X42_Y23_N25; Fanout = 4; REG Node = 'state.st_W_Tx1'
        Info: Total cell delay = 1.536 ns ( 57.51 % )
        Info: Total interconnect delay = 1.135 ns ( 42.49 % )
Info: tco from clock "clk50" to destination pin "X_To_Sent[1]" through register "X_To_Sent[1]$latch" is 12.224 ns
    Info: + Longest clock path from clock "clk50" to source register is 7.230 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
        Info: 2: + IC(1.827 ns) + CELL(0.787 ns) = 3.613 ns; Loc. = LCFF_X40_Y23_N5; Fanout = 11; REG Node = 'state.st_Write_Ram'
        Info: 3: + IC(2.099 ns) + CELL(0.000 ns) = 5.712 ns; Loc. = CLKCTRL_G4; Fanout = 9; COMB Node = 'state.st_Write_Ram~clkctrl'
        Info: 4: + IC(1.368 ns) + CELL(0.150 ns) = 7.230 ns; Loc. = LCCOMB_X43_Y24_N24; Fanout = 1; REG Node = 'X_To_Sent[1]$latch'
        Info: Total cell delay = 1.936 ns ( 26.78 % )
        Info: Total interconnect delay = 5.294 ns ( 73.22 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.994 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X43_Y24_N24; Fanout = 1; REG Node = 'X_To_Sent[1]$latch'
        Info: 2: + IC(2.226 ns) + CELL(2.768 ns) = 4.994 ns; Loc. = PIN_W15; Fanout = 0; PIN Node = 'X_To_Sent[1]'
        Info: Total cell delay = 2.768 ns ( 55.43 % )
        Info: Total interconnect delay = 2.226 ns ( 44.57 % )
Info: th for register "s_whites" (data pin = "nrst", clock pin = "clk50") is -0.500 ns
    Info: + Longest clock path from clock "clk50" to destination register is 2.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 65; COMB Node = 'clk50~clkctrl'
        Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X41_Y23_N29; Fanout = 3; REG Node = 's_whites'
        Info: Total cell delay = 1.536 ns ( 57.53 % )
        Info: Total interconnect delay = 1.134 ns ( 42.47 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.436 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 21; PIN Node = 'nrst'
        Info: 2: + IC(1.915 ns) + CELL(0.438 ns) = 3.352 ns; Loc. = LCCOMB_X41_Y23_N28; Fanout = 1; COMB Node = 's_whites~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.436 ns; Loc. = LCFF_X41_Y23_N29; Fanout = 3; REG Node = 's_whites'
        Info: Total cell delay = 1.521 ns ( 44.27 % )
        Info: Total interconnect delay = 1.915 ns ( 55.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Thu Dec 21 12:56:20 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01
</PRE>
<HR>

<A HREF="#top">Top</A>

</BODY>

</HTML>

