Analysis & Synthesis report for ghost_test
Wed Nov 27 13:50:22 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |main|graphicsNEW:p1|current_state
 12. State Machine - |main|graphicsNEW:p1|next_state
 13. State Machine - |main|Level:u0|current_state
 14. State Machine - |main|Level:u0|Gamemode
 15. State Machine - |main|Level:u0|last_state
 16. State Machine - |main|Level:u0|next_state
 17. State Machine - |main|Level:u0|currentPipeLineState
 18. State Machine - |main|Level:u0|nextPipeLineState
 19. State Machine - |main|PS2_Controller:keyboard|s_ps2_transceiver
 20. State Machine - |main|PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 21. State Machine - |main|PS2_Controller:keyboard|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated
 28. Source assignments for Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated
 29. Source assignments for Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated
 30. Source assignments for Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated
 31. Source assignments for Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated
 32. Source assignments for Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated
 33. Source assignments for Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated
 34. Source assignments for Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated
 35. Source assignments for Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated
 36. Source assignments for Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated
 37. Source assignments for Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated
 38. Source assignments for Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated
 39. Source assignments for Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated
 40. Source assignments for Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated
 41. Source assignments for graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component|altsyncram_hig1:auto_generated
 42. Source assignments for graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component|altsyncram_q7h1:auto_generated
 43. Source assignments for graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component|altsyncram_b4h1:auto_generated
 44. Source assignments for graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component|altsyncram_83h1:auto_generated
 45. Source assignments for graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated
 46. Source assignments for graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component|altsyncram_s7h1:auto_generated
 47. Source assignments for graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component|altsyncram_94h1:auto_generated
 48. Source assignments for graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component|altsyncram_3ug1:auto_generated
 49. Source assignments for graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component|altsyncram_m4h1:auto_generated
 50. Source assignments for graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated
 51. Parameter Settings for User Entity Instance: PS2_Controller:keyboard
 52. Parameter Settings for User Entity Instance: PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out
 53. Parameter Settings for User Entity Instance: vga_adapter:VGA
 54. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 55. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 56. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 57. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 58. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 59. Parameter Settings for User Entity Instance: Level:u0
 60. Parameter Settings for User Entity Instance: Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component
 65. Parameter Settings for User Entity Instance: Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component
 66. Parameter Settings for User Entity Instance: Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component
 67. Parameter Settings for User Entity Instance: Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component
 68. Parameter Settings for User Entity Instance: Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component
 69. Parameter Settings for User Entity Instance: Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component
 70. Parameter Settings for User Entity Instance: Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component
 72. Parameter Settings for User Entity Instance: Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component
 73. Parameter Settings for User Entity Instance: graphicsNEW:p1
 74. Parameter Settings for User Entity Instance: graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component
 75. Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component
 76. Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component
 77. Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component
 78. Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component
 79. Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component
 80. Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component
 81. Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component
 82. Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component
 84. altsyncram Parameter Settings by Entity Instance
 85. altpll Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "graphicsNEW:p1|rom_FRUIT:u21"
 87. Port Connectivity Checks: "graphicsNEW:p1|rom_BLUE_down:u8"
 88. Port Connectivity Checks: "graphicsNEW:p1|rom_BLUE_up:u7"
 89. Port Connectivity Checks: "graphicsNEW:p1|rom_BLUE_left:u6"
 90. Port Connectivity Checks: "graphicsNEW:p1|rom_BLUE_right:u5"
 91. Port Connectivity Checks: "graphicsNEW:p1|rom_PACMAN_down:u4"
 92. Port Connectivity Checks: "graphicsNEW:p1|rom_PACMAN_up:u3"
 93. Port Connectivity Checks: "graphicsNEW:p1|rom_PACMAN_left:u2"
 94. Port Connectivity Checks: "graphicsNEW:p1|rom_PACMAN_right:u1"
 95. Port Connectivity Checks: "graphicsNEW:p1|rombackground:u0"
 96. Port Connectivity Checks: "graphicsNEW:p1"
 97. Port Connectivity Checks: "Level:u0|Clyde:u3|dis:Pac"
 98. Port Connectivity Checks: "Level:u0|Clyde:u3|clearRom:u0"
 99. Port Connectivity Checks: "Level:u0|Pinky:u2|clearRom:u0"
100. Port Connectivity Checks: "Level:u0|Inky:u1|clearRom:u0"
101. Port Connectivity Checks: "Level:u0|Blinky:u0|clearRom:u0"
102. Port Connectivity Checks: "Level:u0|clearRom:clearPacman"
103. Port Connectivity Checks: "Level:u0"
104. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
105. Port Connectivity Checks: "vga_adapter:VGA"
106. Port Connectivity Checks: "PS2_Controller:keyboard"
107. Post-Synthesis Netlist Statistics for Top Partition
108. Elapsed Time Per Partition
109. Analysis & Synthesis Messages
110. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov 27 13:50:22 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; ghost_test                                  ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 973                                         ;
; Total pins                      ; 98                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,402,064                                   ;
; Total DSP Blocks                ; 18                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main               ; ghost_test         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                     ;
+--------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                             ; Library ;
+--------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rom_PACMAN_up.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_up.v                            ;         ;
; rom_PACMAN_right.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_right.v                         ;         ;
; rom_PACMAN_left.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_left.v                          ;         ;
; rom_PACMAN_down.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_down.v                          ;         ;
; rom_FRUIT.v                                ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_FRUIT.v                                ;         ;
; rom_BLUE_up.v                              ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_up.v                              ;         ;
; rom_BLUE_right.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_right.v                           ;         ;
; rom_BLUE_left.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_left.v                            ;         ;
; rom_BLUE_down.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_down.v                            ;         ;
; Level.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v                                    ;         ;
; graphicsNEW.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v                              ;         ;
; Pinky.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v                                    ;         ;
; Inky.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v                                     ;         ;
; Clyde.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v                                    ;         ;
; PS2_Controller/PS2_Controller.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/PS2_Controller/PS2_Controller.v            ;         ;
; PS2_Controller/Altera_UP_PS2_Data_In.v     ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/PS2_Controller/Altera_UP_PS2_Data_In.v     ;         ;
; PS2_Controller/Altera_UP_PS2_Command_Out.v ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/PS2_Controller/Altera_UP_PS2_Command_Out.v ;         ;
; vga_adapter/vga_pll.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_pll.v                      ;         ;
; vga_adapter/vga_controller.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_controller.v               ;         ;
; vga_adapter/vga_address_translator.v       ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_address_translator.v       ;         ;
; vga_adapter/vga_adapter.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_adapter.v                  ;         ;
; main.v                                     ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v                                     ;         ;
; rombackground.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rombackground.v                            ;         ;
; clearRom.v                                 ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/clearRom.v                                 ;         ;
; Helper.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Helper.v                                   ;         ;
; Blinky.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v                                   ;         ;
; LeftRightData.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/LeftRightData.v                            ;         ;
; LeftRightDownData.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/LeftRightDownData.v                        ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                    ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                             ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                       ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                    ;         ;
; aglobal181.inc                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                    ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                     ;         ;
; altrom.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                        ;         ;
; altram.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                        ;         ;
; altdpram.inc                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                      ;         ;
; db/altsyncram_olm1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_olm1.tdf                     ;         ;
; untitled.mif                               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/untitled.mif                               ;         ;
; db/decode_nma.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/decode_nma.tdf                          ;         ;
; db/decode_g2a.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/decode_g2a.tdf                          ;         ;
; db/mux_iib.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/mux_iib.tdf                             ;         ;
; altpll.tdf                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                                        ;         ;
; stratix_pll.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                   ;         ;
; stratixii_pll.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                 ;         ;
; cycloneii_pll.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                 ;         ;
; db/altpll_80u.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altpll_80u.tdf                          ;         ;
; db/altsyncram_h0g1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_h0g1.tdf                     ;         ;
; out.mif                                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/out.mif                                    ;         ;
; db/mux_3hb.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/mux_3hb.tdf                             ;         ;
; db/altsyncram_2sg1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_2sg1.tdf                     ;         ;
; leftrightdata.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/leftrightdata.mif                          ;         ;
; db/altsyncram_q9h1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_q9h1.tdf                     ;         ;
; leftrightdowndata.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/leftrightdowndata.mif                      ;         ;
; db/altsyncram_hig1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_hig1.tdf                     ;         ;
; db/altsyncram_q7h1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_q7h1.tdf                     ;         ;
; rsz_pacman_right.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rsz_pacman_right.mif                       ;         ;
; db/altsyncram_b4h1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_b4h1.tdf                     ;         ;
; rsz_pacman_left.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rsz_pacman_left.mif                        ;         ;
; db/altsyncram_83h1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf                     ;         ;
; rsz_pacman_up (2).mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rsz_pacman_up (2).mif                      ;         ;
; db/altsyncram_o4h1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_o4h1.tdf                     ;         ;
; rsz_pacman_down.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rsz_pacman_down.mif                        ;         ;
; db/altsyncram_s7h1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_s7h1.tdf                     ;         ;
; blue_right_ghost.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/blue_right_ghost.mif                       ;         ;
; db/altsyncram_94h1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_94h1.tdf                     ;         ;
; blue_left_ghost.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/blue_left_ghost.mif                        ;         ;
; db/altsyncram_3ug1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_3ug1.tdf                     ;         ;
; blue_up_ghost.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/blue_up_ghost.mif                          ;         ;
; db/altsyncram_m4h1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_m4h1.tdf                     ;         ;
; blue_down_ghost.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/blue_down_ghost.mif                        ;         ;
; db/altsyncram_rhg1.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf                     ;         ;
; rsz_fruit.mif                              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rsz_fruit.mif                              ;         ;
+--------------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1965           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3196           ;
;     -- 7 input functions                    ; 40             ;
;     -- 6 input functions                    ; 678            ;
;     -- 5 input functions                    ; 435            ;
;     -- 4 input functions                    ; 315            ;
;     -- <=3 input functions                  ; 1728           ;
;                                             ;                ;
; Dedicated logic registers                   ; 973            ;
;                                             ;                ;
; I/O pins                                    ; 98             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 3402064        ;
;                                             ;                ;
; Total DSP Blocks                            ; 18             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1302           ;
; Total fan-out                               ; 24314          ;
; Average fan-out                             ; 4.92           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |main                                                   ; 3196 (7)            ; 973 (5)                   ; 3402064           ; 18         ; 98   ; 0            ; |main                                                                                                                           ; main                   ; work         ;
;    |Level:u0|                                           ; 2540 (558)          ; 763 (232)                 ; 1540096           ; 18         ; 0    ; 0            ; |main|Level:u0                                                                                                                  ; Level                  ; work         ;
;       |Blinky:u0|                                       ; 480 (200)           ; 133 (46)                  ; 308224            ; 4          ; 0    ; 0            ; |main|Level:u0|Blinky:u0                                                                                                        ; Blinky                 ; work         ;
;          |clearRom:u0|                                  ; 18 (0)              ; 4 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|clearRom:u0                                                                                            ; clearRom               ; work         ;
;             |altsyncram:altsyncram_component|           ; 18 (0)              ; 4 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component                                                            ; altsyncram             ; work         ;
;                |altsyncram_h0g1:auto_generated|         ; 18 (0)              ; 4 (4)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated                             ; altsyncram_h0g1        ; work         ;
;                   |decode_g2a:rden_decode|              ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|decode_g2a:rden_decode      ; decode_g2a             ; work         ;
;                   |mux_3hb:mux2|                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2                ; mux_3hb                ; work         ;
;          |dis:down|                                     ; 35 (35)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|dis:down                                                                                               ; dis                    ; work         ;
;          |dis:left|                                     ; 35 (35)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|dis:left                                                                                               ; dis                    ; work         ;
;          |dis:right|                                    ; 26 (26)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|dis:right                                                                                              ; dis                    ; work         ;
;          |dis:up|                                       ; 35 (35)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|dis:up                                                                                                 ; dis                    ; work         ;
;          |minvalue:bestdir|                             ; 109 (109)           ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|minvalue:bestdir                                                                                       ; minvalue               ; work         ;
;          |randomDirection:u1|                           ; 22 (22)             ; 12 (12)                   ; 1024              ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|randomDirection:u1                                                                                     ; randomDirection        ; work         ;
;             |LeftRightData:u0|                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0                                                                    ; LeftRightData          ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component                                    ; altsyncram             ; work         ;
;                   |altsyncram_2sg1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated     ; altsyncram_2sg1        ; work         ;
;             |LeftRightDownData:u1|                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1                                                                ; LeftRightDownData      ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component                                ; altsyncram             ; work         ;
;                   |altsyncram_q9h1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated ; altsyncram_q9h1        ; work         ;
;       |Clyde:u3|                                        ; 524 (234)           ; 142 (46)                  ; 308224            ; 5          ; 0    ; 0            ; |main|Level:u0|Clyde:u3                                                                                                         ; Clyde                  ; work         ;
;          |clearRom:u0|                                  ; 18 (0)              ; 4 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|clearRom:u0                                                                                             ; clearRom               ; work         ;
;             |altsyncram:altsyncram_component|           ; 18 (0)              ; 4 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component                                                             ; altsyncram             ; work         ;
;                |altsyncram_h0g1:auto_generated|         ; 18 (0)              ; 4 (4)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated                              ; altsyncram_h0g1        ; work         ;
;                   |decode_g2a:rden_decode|              ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|decode_g2a:rden_decode       ; decode_g2a             ; work         ;
;                   |mux_3hb:mux2|                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2                 ; mux_3hb                ; work         ;
;          |dis:Pac|                                      ; 18 (18)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|dis:Pac                                                                                                 ; dis                    ; work         ;
;          |dis:down|                                     ; 35 (35)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|dis:down                                                                                                ; dis                    ; work         ;
;          |dis:left|                                     ; 35 (35)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|dis:left                                                                                                ; dis                    ; work         ;
;          |dis:right|                                    ; 26 (26)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|dis:right                                                                                               ; dis                    ; work         ;
;          |dis:up|                                       ; 35 (35)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|dis:up                                                                                                  ; dis                    ; work         ;
;          |minvalue:bestdir|                             ; 109 (109)           ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|minvalue:bestdir                                                                                        ; minvalue               ; work         ;
;          |randomDirection:u1|                           ; 14 (14)             ; 4 (4)                     ; 1024              ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|randomDirection:u1                                                                                      ; randomDirection        ; work         ;
;             |LeftRightData:u0|                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0                                                                     ; LeftRightData          ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component                                     ; altsyncram             ; work         ;
;                   |altsyncram_2sg1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated      ; altsyncram_2sg1        ; work         ;
;             |LeftRightDownData:u1|                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1                                                                 ; LeftRightDownData      ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component                                 ; altsyncram             ; work         ;
;                   |altsyncram_q9h1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated  ; altsyncram_q9h1        ; work         ;
;       |Inky:u1|                                         ; 487 (214)           ; 133 (46)                  ; 308224            ; 4          ; 0    ; 0            ; |main|Level:u0|Inky:u1                                                                                                          ; Inky                   ; work         ;
;          |clearRom:u0|                                  ; 18 (0)              ; 4 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|clearRom:u0                                                                                              ; clearRom               ; work         ;
;             |altsyncram:altsyncram_component|           ; 18 (0)              ; 4 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component                                                              ; altsyncram             ; work         ;
;                |altsyncram_h0g1:auto_generated|         ; 18 (0)              ; 4 (4)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated                               ; altsyncram_h0g1        ; work         ;
;                   |decode_g2a:rden_decode|              ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|decode_g2a:rden_decode        ; decode_g2a             ; work         ;
;                   |mux_3hb:mux2|                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2                  ; mux_3hb                ; work         ;
;          |dis:down|                                     ; 35 (35)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Inky:u1|dis:down                                                                                                 ; dis                    ; work         ;
;          |dis:left|                                     ; 35 (35)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Inky:u1|dis:left                                                                                                 ; dis                    ; work         ;
;          |dis:right|                                    ; 26 (26)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Inky:u1|dis:right                                                                                                ; dis                    ; work         ;
;          |dis:up|                                       ; 35 (35)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Inky:u1|dis:up                                                                                                   ; dis                    ; work         ;
;          |minvalue:bestdir|                             ; 105 (105)           ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|minvalue:bestdir                                                                                         ; minvalue               ; work         ;
;          |randomDirection:u1|                           ; 19 (19)             ; 12 (12)                   ; 1024              ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|randomDirection:u1                                                                                       ; randomDirection        ; work         ;
;             |LeftRightData:u0|                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0                                                                      ; LeftRightData          ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component                                      ; altsyncram             ; work         ;
;                   |altsyncram_2sg1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated       ; altsyncram_2sg1        ; work         ;
;             |LeftRightDownData:u1|                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1                                                                  ; LeftRightDownData      ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component                                  ; altsyncram             ; work         ;
;                   |altsyncram_q9h1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated   ; altsyncram_q9h1        ; work         ;
;       |Pinky:u2|                                        ; 482 (210)           ; 119 (40)                  ; 308224            ; 4          ; 0    ; 0            ; |main|Level:u0|Pinky:u2                                                                                                         ; Pinky                  ; work         ;
;          |clearRom:u0|                                  ; 18 (0)              ; 4 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|clearRom:u0                                                                                             ; clearRom               ; work         ;
;             |altsyncram:altsyncram_component|           ; 18 (0)              ; 4 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component                                                             ; altsyncram             ; work         ;
;                |altsyncram_h0g1:auto_generated|         ; 18 (0)              ; 4 (4)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated                              ; altsyncram_h0g1        ; work         ;
;                   |decode_g2a:rden_decode|              ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|decode_g2a:rden_decode       ; decode_g2a             ; work         ;
;                   |mux_3hb:mux2|                        ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2                 ; mux_3hb                ; work         ;
;          |dis:down|                                     ; 35 (35)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|dis:down                                                                                                ; dis                    ; work         ;
;          |dis:left|                                     ; 35 (35)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|dis:left                                                                                                ; dis                    ; work         ;
;          |dis:right|                                    ; 26 (26)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|dis:right                                                                                               ; dis                    ; work         ;
;          |dis:up|                                       ; 35 (35)             ; 17 (17)                   ; 0                 ; 1          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|dis:up                                                                                                  ; dis                    ; work         ;
;          |minvalue:bestdir|                             ; 109 (109)           ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|minvalue:bestdir                                                                                        ; minvalue               ; work         ;
;          |randomDirection:u1|                           ; 14 (14)             ; 4 (4)                     ; 1024              ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|randomDirection:u1                                                                                      ; randomDirection        ; work         ;
;             |LeftRightData:u0|                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0                                                                     ; LeftRightData          ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component                                     ; altsyncram             ; work         ;
;                   |altsyncram_2sg1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated      ; altsyncram_2sg1        ; work         ;
;             |LeftRightDownData:u1|                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1                                                                 ; LeftRightDownData      ; work         ;
;                |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component                                 ; altsyncram             ; work         ;
;                   |altsyncram_q9h1:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated  ; altsyncram_q9h1        ; work         ;
;       |clearRom:clearPacman|                            ; 9 (0)               ; 4 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|clearRom:clearPacman                                                                                             ; clearRom               ; work         ;
;          |altsyncram:altsyncram_component|              ; 9 (0)               ; 4 (0)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component                                                             ; altsyncram             ; work         ;
;             |altsyncram_h0g1:auto_generated|            ; 9 (0)               ; 4 (4)                     ; 307200            ; 0          ; 0    ; 0            ; |main|Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated                              ; altsyncram_h0g1        ; work         ;
;                |decode_g2a:rden_decode|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|decode_g2a:rden_decode       ; decode_g2a             ; work         ;
;                |mux_3hb:mux2|                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2                 ; mux_3hb                ; work         ;
;    |PS2_Controller:keyboard|                            ; 15 (3)              ; 30 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |main|PS2_Controller:keyboard                                                                                                   ; PS2_Controller         ; work         ;
;       |Altera_UP_PS2_Data_In:PS2_Data_In|               ; 12 (12)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |main|PS2_Controller:keyboard|Altera_UP_PS2_Data_In:PS2_Data_In                                                                 ; Altera_UP_PS2_Data_In  ; work         ;
;    |graphicsNEW:p1|                                     ; 482 (460)           ; 141 (137)                 ; 940368            ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1                                                                                                            ; graphicsNEW            ; work         ;
;       |rom_BLUE_down:u8|                                ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_BLUE_down:u8                                                                                           ; rom_BLUE_down          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component                                                           ; altsyncram             ; work         ;
;             |altsyncram_m4h1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component|altsyncram_m4h1:auto_generated                            ; altsyncram_m4h1        ; work         ;
;       |rom_BLUE_left:u6|                                ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_BLUE_left:u6                                                                                           ; rom_BLUE_left          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component                                                           ; altsyncram             ; work         ;
;             |altsyncram_94h1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component|altsyncram_94h1:auto_generated                            ; altsyncram_94h1        ; work         ;
;       |rom_BLUE_right:u5|                               ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_BLUE_right:u5                                                                                          ; rom_BLUE_right         ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component                                                          ; altsyncram             ; work         ;
;             |altsyncram_s7h1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component|altsyncram_s7h1:auto_generated                           ; altsyncram_s7h1        ; work         ;
;       |rom_BLUE_up:u7|                                  ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_BLUE_up:u7                                                                                             ; rom_BLUE_up            ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component                                                             ; altsyncram             ; work         ;
;             |altsyncram_3ug1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component|altsyncram_3ug1:auto_generated                              ; altsyncram_3ug1        ; work         ;
;       |rom_PACMAN_down:u4|                              ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_PACMAN_down:u4                                                                                         ; rom_PACMAN_down        ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component                                                         ; altsyncram             ; work         ;
;             |altsyncram_o4h1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated                          ; altsyncram_o4h1        ; work         ;
;       |rom_PACMAN_left:u2|                              ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_PACMAN_left:u2                                                                                         ; rom_PACMAN_left        ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component                                                         ; altsyncram             ; work         ;
;             |altsyncram_b4h1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component|altsyncram_b4h1:auto_generated                          ; altsyncram_b4h1        ; work         ;
;       |rom_PACMAN_right:u1|                             ; 0 (0)               ; 0 (0)                     ; 2304              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_PACMAN_right:u1                                                                                        ; rom_PACMAN_right       ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 2304              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component                                                        ; altsyncram             ; work         ;
;             |altsyncram_q7h1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 2304              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component|altsyncram_q7h1:auto_generated                         ; altsyncram_q7h1        ; work         ;
;       |rom_PACMAN_up:u3|                                ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_PACMAN_up:u3                                                                                           ; rom_PACMAN_up          ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component                                                           ; altsyncram             ; work         ;
;             |altsyncram_83h1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 2352              ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component|altsyncram_83h1:auto_generated                            ; altsyncram_83h1        ; work         ;
;       |rombackground:u0|                                ; 22 (0)              ; 4 (0)                     ; 921600            ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rombackground:u0                                                                                           ; rombackground          ; work         ;
;          |altsyncram:altsyncram_component|              ; 22 (0)              ; 4 (0)                     ; 921600            ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component                                                           ; altsyncram             ; work         ;
;             |altsyncram_hig1:auto_generated|            ; 22 (0)              ; 4 (4)                     ; 921600            ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component|altsyncram_hig1:auto_generated                            ; altsyncram_hig1        ; work         ;
;                |decode_g2a:rden_decode|                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component|altsyncram_hig1:auto_generated|decode_g2a:rden_decode     ; decode_g2a             ; work         ;
;                |mux_iib:mux2|                           ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component|altsyncram_hig1:auto_generated|mux_iib:mux2               ; mux_iib                ; work         ;
;    |seg7_HEX0:hex0|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|seg7_HEX0:hex0                                                                                                            ; seg7_HEX0              ; work         ;
;    |seg7_HEX0:hex1|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|seg7_HEX0:hex1                                                                                                            ; seg7_HEX0              ; work         ;
;    |seg7_HEX0:hex2|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|seg7_HEX0:hex2                                                                                                            ; seg7_HEX0              ; work         ;
;    |seg7_HEX0:hex3|                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|seg7_HEX0:hex3                                                                                                            ; seg7_HEX0              ; work         ;
;    |vga_adapter:VGA|                                    ; 124 (2)             ; 34 (0)                    ; 921600            ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA                                                                                                           ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 68 (0)              ; 8 (0)                     ; 921600            ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory                                                                                    ; altsyncram             ; work         ;
;          |altsyncram_olm1:auto_generated|               ; 68 (0)              ; 8 (8)                     ; 921600            ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated                                                     ; altsyncram_olm1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated|decode_g2a:rden_decode_b                            ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated|decode_nma:decode2                                  ; decode_nma             ; work         ;
;             |mux_iib:mux3|                              ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated|mux_iib:mux3                                        ; mux_iib                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_address_translator:user_input_translator                                                              ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_controller:controller                                                                                 ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                    ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_pll:mypll                                                                                             ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                     ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                           ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Name                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                   ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200 ; out.mif               ;
; Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 256          ; 2            ; --           ; --           ; 512    ; LeftRightData.mif     ;
; Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 2            ; --           ; --           ; 512    ; LeftRightDownData.mif ;
; Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|ALTSYNCRAM                              ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200 ; out.mif               ;
; Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 256          ; 2            ; --           ; --           ; 512    ; LeftRightData.mif     ;
; Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; 256          ; 2            ; --           ; --           ; 512    ; LeftRightDownData.mif ;
; Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|ALTSYNCRAM                               ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200 ; out.mif               ;
; Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 256          ; 2            ; --           ; --           ; 512    ; LeftRightData.mif     ;
; Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 256          ; 2            ; --           ; --           ; 512    ; LeftRightDownData.mif ;
; Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|ALTSYNCRAM                              ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200 ; out.mif               ;
; Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 256          ; 2            ; --           ; --           ; 512    ; LeftRightData.mif     ;
; Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; 256          ; 2            ; --           ; --           ; 512    ; LeftRightDownData.mif ;
; Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|ALTSYNCRAM                              ; AUTO ; ROM              ; 76800        ; 4            ; --           ; --           ; 307200 ; out.mif               ;
; graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component|altsyncram_m4h1:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM              ; 196          ; 12           ; --           ; --           ; 2352   ; blue_down_ghost.mif   ;
; graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component|altsyncram_94h1:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM              ; 196          ; 12           ; --           ; --           ; 2352   ; blue_left_ghost.mif   ;
; graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component|altsyncram_s7h1:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM              ; 196          ; 12           ; --           ; --           ; 2352   ; blue_right_ghost.mif  ;
; graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component|altsyncram_3ug1:auto_generated|ALTSYNCRAM                              ; AUTO ; ROM              ; 196          ; 12           ; --           ; --           ; 2352   ; blue_up_ghost.mif     ;
; graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 196          ; 12           ; --           ; --           ; 2352   ; rsz_pacman_down.mif   ;
; graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component|altsyncram_b4h1:auto_generated|ALTSYNCRAM                          ; AUTO ; ROM              ; 196          ; 12           ; --           ; --           ; 2352   ; rsz_pacman_left.mif   ;
; graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component|altsyncram_q7h1:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM              ; 192          ; 12           ; --           ; --           ; 2304   ; rsz_pacman_right.mif  ;
; graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component|altsyncram_83h1:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM              ; 196          ; 12           ; --           ; --           ; 2352   ; rsz_pacman_up (2).mif ;
; graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component|altsyncram_hig1:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM              ; 76800        ; 12           ; --           ; --           ; 921600 ; Untitled.mif          ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 76800        ; 12           ; 76800        ; 12           ; 921600 ; Untitled.mif          ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Sum of two 18x18                ; 17          ;
; Total number of DSP blocks      ; 18          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 35          ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                  ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+---------------------+
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|clearRom:clearPacman                              ; clearRom.v          ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|Blinky:u0|clearRom:u0                             ; clearRom.v          ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0     ; LeftRightData.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1 ; LeftRightDownData.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|Inky:u1|clearRom:u0                               ; clearRom.v          ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0       ; LeftRightData.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1   ; LeftRightDownData.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|Pinky:u2|clearRom:u0                              ; clearRom.v          ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0      ; LeftRightData.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1  ; LeftRightDownData.v ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|Clyde:u3|clearRom:u0                              ; clearRom.v          ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0      ; LeftRightData.v     ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |main|Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1  ; LeftRightDownData.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|graphicsNEW:p1|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------+----------------------+------------------------+------------------------+---------------------------+---------------------------+-------------------------+-------------------------+------------------------+------------------------+-------------------------+-------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------------------+-------------------------------+
; Name                                 ; current_state.Preset ; current_state.Wait_PAC ; current_state.Load_PAC ; current_state.Wait_YELLOW ; current_state.Load_YELLOW ; current_state.Wait_PINK ; current_state.Load_PINK ; current_state.Wait_RED ; current_state.Load_RED ; current_state.Wait_BLUE ; current_state.Load_BLUE ; current_state.Wait_FRUIT4 ; current_state.Load_FRUIT4 ; current_state.Wait_FRUIT3 ; current_state.Load_FRUIT3 ; current_state.Wait_FRUIT2 ; current_state.Load_FRUIT2 ; current_state.Wait_FRUIT1 ; current_state.Load_FRUIT1 ; current_state.BackgroundtoBlock_Wait ; current_state.Load_Background ;
+--------------------------------------+----------------------+------------------------+------------------------+---------------------------+---------------------------+-------------------------+-------------------------+------------------------+------------------------+-------------------------+-------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------------------+-------------------------------+
; current_state.Load_Background        ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 0                             ;
; current_state.BackgroundtoBlock_Wait ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                                    ; 1                             ;
; current_state.Load_FRUIT1            ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                                    ; 1                             ;
; current_state.Wait_FRUIT1            ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Load_FRUIT2            ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Wait_FRUIT2            ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Load_FRUIT3            ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Wait_FRUIT3            ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Load_FRUIT4            ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Wait_FRUIT4            ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Load_BLUE              ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 1                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Wait_BLUE              ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 1                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Load_RED               ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 1                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Wait_RED               ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 1                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Load_PINK              ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 1                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Wait_PINK              ; 0                    ; 0                      ; 0                      ; 0                         ; 0                         ; 1                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Load_YELLOW            ; 0                    ; 0                      ; 0                      ; 0                         ; 1                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Wait_YELLOW            ; 0                    ; 0                      ; 0                      ; 1                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Load_PAC               ; 0                    ; 0                      ; 1                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Wait_PAC               ; 0                    ; 1                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
; current_state.Preset                 ; 1                    ; 0                      ; 0                      ; 0                         ; 0                         ; 0                       ; 0                       ; 0                      ; 0                      ; 0                       ; 0                       ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                                    ; 1                             ;
+--------------------------------------+----------------------+------------------------+------------------------+---------------------------+---------------------------+-------------------------+-------------------------+------------------------+------------------------+-------------------------+-------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+--------------------------------------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|graphicsNEW:p1|next_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------+-------------------+---------------------+---------------------+------------------------+------------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------------------+----------------------------+
; Name                              ; next_state.Preset ; next_state.Wait_PAC ; next_state.Load_PAC ; next_state.Wait_YELLOW ; next_state.Load_YELLOW ; next_state.Wait_PINK ; next_state.Load_PINK ; next_state.Wait_RED ; next_state.Load_RED ; next_state.Wait_BLUE ; next_state.Load_BLUE ; next_state.Wait_FRUIT4 ; next_state.Load_FRUIT4 ; next_state.Wait_FRUIT3 ; next_state.Load_FRUIT3 ; next_state.Wait_FRUIT2 ; next_state.Load_FRUIT2 ; next_state.Wait_FRUIT1 ; next_state.Load_FRUIT1 ; next_state.BackgroundtoBlock_Wait ; next_state.Load_Background ;
+-----------------------------------+-------------------+---------------------+---------------------+------------------------+------------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------------------+----------------------------+
; next_state.Load_Background        ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 0                          ;
; next_state.BackgroundtoBlock_Wait ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                                 ; 1                          ;
; next_state.Load_FRUIT1            ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                                 ; 1                          ;
; next_state.Wait_FRUIT1            ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Load_FRUIT2            ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Wait_FRUIT2            ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Load_FRUIT3            ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Wait_FRUIT3            ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Load_FRUIT4            ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Wait_FRUIT4            ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Load_BLUE              ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 1                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Wait_BLUE              ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 1                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Load_RED               ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 1                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Wait_RED               ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 1                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Load_PINK              ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 1                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Wait_PINK              ; 0                 ; 0                   ; 0                   ; 0                      ; 0                      ; 1                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Load_YELLOW            ; 0                 ; 0                   ; 0                   ; 0                      ; 1                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Wait_YELLOW            ; 0                 ; 0                   ; 0                   ; 1                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Load_PAC               ; 0                 ; 0                   ; 1                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Wait_PAC               ; 0                 ; 1                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
; next_state.Preset                 ; 1                 ; 0                   ; 0                   ; 0                      ; 0                      ; 0                    ; 0                    ; 0                   ; 0                   ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                                 ; 1                          ;
+-----------------------------------+-------------------+---------------------+---------------------+------------------------+------------------------+----------------------+----------------------+---------------------+---------------------+----------------------+----------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|Level:u0|current_state                                                                                                                                                                                                                    ;
+--------------------------------+----------------------+------------------------+----------------------+------------------------+----------------------+------------------------+----------------------+------------------------+--------------------------------+
; Name                           ; current_state.ChaseD ; current_state.ScatterD ; current_state.ChaseC ; current_state.ScatterC ; current_state.ChaseB ; current_state.ScatterB ; current_state.ChaseA ; current_state.ScatterA ; current_state.Frightened_State ;
+--------------------------------+----------------------+------------------------+----------------------+------------------------+----------------------+------------------------+----------------------+------------------------+--------------------------------+
; current_state.ScatterA         ; 0                    ; 0                      ; 0                    ; 0                      ; 0                    ; 0                      ; 0                    ; 0                      ; 0                              ;
; current_state.ChaseA           ; 0                    ; 0                      ; 0                    ; 0                      ; 0                    ; 0                      ; 1                    ; 1                      ; 0                              ;
; current_state.ScatterB         ; 0                    ; 0                      ; 0                    ; 0                      ; 0                    ; 1                      ; 0                    ; 1                      ; 0                              ;
; current_state.ChaseB           ; 0                    ; 0                      ; 0                    ; 0                      ; 1                    ; 0                      ; 0                    ; 1                      ; 0                              ;
; current_state.ScatterC         ; 0                    ; 0                      ; 0                    ; 1                      ; 0                    ; 0                      ; 0                    ; 1                      ; 0                              ;
; current_state.ChaseC           ; 0                    ; 0                      ; 1                    ; 0                      ; 0                    ; 0                      ; 0                    ; 1                      ; 0                              ;
; current_state.ScatterD         ; 0                    ; 1                      ; 0                    ; 0                      ; 0                    ; 0                      ; 0                    ; 1                      ; 0                              ;
; current_state.ChaseD           ; 1                    ; 0                      ; 0                    ; 0                      ; 0                    ; 0                      ; 0                    ; 1                      ; 0                              ;
; current_state.Frightened_State ; 0                    ; 0                      ; 0                    ; 0                      ; 0                    ; 0                      ; 0                    ; 1                      ; 1                              ;
+--------------------------------+----------------------+------------------------+----------------------+------------------------+----------------------+------------------------+----------------------+------------------------+--------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |main|Level:u0|Gamemode                                       ;
+---------------------+----------------+------------------+---------------------+
; Name                ; Gamemode.Chase ; Gamemode.Scatter ; Gamemode.Frightened ;
+---------------------+----------------+------------------+---------------------+
; Gamemode.Frightened ; 0              ; 0                ; 0                   ;
; Gamemode.Scatter    ; 0              ; 1                ; 1                   ;
; Gamemode.Chase      ; 1              ; 0                ; 1                   ;
+---------------------+----------------+------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|Level:u0|last_state                                                                                                                                                                                         ;
+-----------------------------+-------------------+---------------------+-------------------+---------------------+-------------------+---------------------+-------------------+---------------------+-----------------------------+
; Name                        ; last_state.ChaseD ; last_state.ScatterD ; last_state.ChaseC ; last_state.ScatterC ; last_state.ChaseB ; last_state.ScatterB ; last_state.ChaseA ; last_state.ScatterA ; last_state.Frightened_State ;
+-----------------------------+-------------------+---------------------+-------------------+---------------------+-------------------+---------------------+-------------------+---------------------+-----------------------------+
; last_state.ScatterA         ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 0                   ; 0                           ;
; last_state.ChaseA           ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 0                   ; 1                 ; 1                   ; 0                           ;
; last_state.ScatterB         ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 1                   ; 0                 ; 1                   ; 0                           ;
; last_state.ChaseB           ; 0                 ; 0                   ; 0                 ; 0                   ; 1                 ; 0                   ; 0                 ; 1                   ; 0                           ;
; last_state.ScatterC         ; 0                 ; 0                   ; 0                 ; 1                   ; 0                 ; 0                   ; 0                 ; 1                   ; 0                           ;
; last_state.ChaseC           ; 0                 ; 0                   ; 1                 ; 0                   ; 0                 ; 0                   ; 0                 ; 1                   ; 0                           ;
; last_state.ScatterD         ; 0                 ; 1                   ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 1                   ; 0                           ;
; last_state.ChaseD           ; 1                 ; 0                   ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 1                   ; 0                           ;
; last_state.Frightened_State ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 1                   ; 1                           ;
+-----------------------------+-------------------+---------------------+-------------------+---------------------+-------------------+---------------------+-------------------+---------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|Level:u0|next_state                                                                                                                                                                                         ;
+-----------------------------+-------------------+---------------------+-------------------+---------------------+-------------------+---------------------+-------------------+---------------------+-----------------------------+
; Name                        ; next_state.ChaseD ; next_state.ScatterD ; next_state.ChaseC ; next_state.ScatterC ; next_state.ChaseB ; next_state.ScatterB ; next_state.ChaseA ; next_state.ScatterA ; next_state.Frightened_State ;
+-----------------------------+-------------------+---------------------+-------------------+---------------------+-------------------+---------------------+-------------------+---------------------+-----------------------------+
; next_state.ScatterA         ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 0                   ; 0                           ;
; next_state.ChaseA           ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 0                   ; 1                 ; 1                   ; 0                           ;
; next_state.ScatterB         ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 1                   ; 0                 ; 1                   ; 0                           ;
; next_state.ChaseB           ; 0                 ; 0                   ; 0                 ; 0                   ; 1                 ; 0                   ; 0                 ; 1                   ; 0                           ;
; next_state.ScatterC         ; 0                 ; 0                   ; 0                 ; 1                   ; 0                 ; 0                   ; 0                 ; 1                   ; 0                           ;
; next_state.ChaseC           ; 0                 ; 0                   ; 1                 ; 0                   ; 0                 ; 0                   ; 0                 ; 1                   ; 0                           ;
; next_state.ScatterD         ; 0                 ; 1                   ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 1                   ; 0                           ;
; next_state.ChaseD           ; 1                 ; 0                   ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 1                   ; 0                           ;
; next_state.Frightened_State ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 0                   ; 0                 ; 1                   ; 1                           ;
+-----------------------------+-------------------+---------------------+-------------------+---------------------+-------------------+---------------------+-------------------+---------------------+-----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|Level:u0|currentPipeLineState                                                                                                                                                              ;
+--------------------------------------+------------------------------------+--------------------------------------+-------------------------------+--------------------------------+------------------------------+
; Name                                 ; currentPipeLineState.GameModeLogic ; currentPipeLineState.UpdateLocations ; currentPipeLineState.gameWait ; currentPipeLineState.runGhosts ; currentPipeLineState.Scoring ;
+--------------------------------------+------------------------------------+--------------------------------------+-------------------------------+--------------------------------+------------------------------+
; currentPipeLineState.runGhosts       ; 0                                  ; 0                                    ; 0                             ; 0                              ; 0                            ;
; currentPipeLineState.gameWait        ; 0                                  ; 0                                    ; 1                             ; 1                              ; 0                            ;
; currentPipeLineState.UpdateLocations ; 0                                  ; 1                                    ; 0                             ; 1                              ; 0                            ;
; currentPipeLineState.GameModeLogic   ; 1                                  ; 0                                    ; 0                             ; 1                              ; 0                            ;
; currentPipeLineState.Scoring         ; 0                                  ; 0                                    ; 0                             ; 1                              ; 1                            ;
+--------------------------------------+------------------------------------+--------------------------------------+-------------------------------+--------------------------------+------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|Level:u0|nextPipeLineState                                                                                                                                               ;
+-----------------------------------+---------------------------------+-----------------------------------+----------------------------+-----------------------------+---------------------------+
; Name                              ; nextPipeLineState.GameModeLogic ; nextPipeLineState.UpdateLocations ; nextPipeLineState.gameWait ; nextPipeLineState.runGhosts ; nextPipeLineState.Scoring ;
+-----------------------------------+---------------------------------+-----------------------------------+----------------------------+-----------------------------+---------------------------+
; nextPipeLineState.runGhosts       ; 0                               ; 0                                 ; 0                          ; 0                           ; 0                         ;
; nextPipeLineState.gameWait        ; 0                               ; 0                                 ; 1                          ; 1                           ; 0                         ;
; nextPipeLineState.UpdateLocations ; 0                               ; 1                                 ; 0                          ; 1                           ; 0                         ;
; nextPipeLineState.GameModeLogic   ; 1                               ; 0                                 ; 0                          ; 1                           ; 0                         ;
; nextPipeLineState.Scoring         ; 0                               ; 0                                 ; 0                          ; 1                           ; 1                         ;
+-----------------------------------+---------------------------------+-----------------------------------+----------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|PS2_Controller:keyboard|s_ps2_transceiver                                                                                                                                                                                              ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|PS2_Controller:keyboard|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                         ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                                                                                          ; Reason for Removal                                                    ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Level:u0|Clyde:u3|next_state[3]                                                                                        ; Stuck at GND due to stuck port data_in                                ;
; Level:u0|Pinky:u2|next_state[3]                                                                                        ; Stuck at GND due to stuck port data_in                                ;
; Level:u0|Inky:u1|next_state[3]                                                                                         ; Stuck at GND due to stuck port data_in                                ;
; Level:u0|Blinky:u0|next_state[3]                                                                                       ; Stuck at GND due to stuck port data_in                                ;
; Level:u0|Clyde:u3|current_state[3]                                                                                     ; Stuck at GND due to stuck port data_in                                ;
; Level:u0|Pinky:u2|current_state[3]                                                                                     ; Stuck at GND due to stuck port data_in                                ;
; Level:u0|Inky:u1|current_state[3]                                                                                      ; Stuck at GND due to stuck port data_in                                ;
; Level:u0|Blinky:u0|current_state[3]                                                                                    ; Stuck at GND due to stuck port data_in                                ;
; PS2_Controller:keyboard|idle_counter[0..7]                                                                             ; Lost fanout                                                           ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0..7]                                    ; Stuck at GND due to stuck port data_in                                ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                       ; Stuck at VCC due to stuck port data_in                                ;
; Move[9..15]                                                                                                            ; Merged with LEDR[1]~reg0                                              ;
; Move[1..7]                                                                                                             ; Merged with LEDR[3]~reg0                                              ;
; LEDR[7]~reg0                                                                                                           ; Merged with LEDR[4]~reg0                                              ;
; LEDR[8]~reg0                                                                                                           ; Merged with LEDR[4]~reg0                                              ;
; LEDR[9]~reg0                                                                                                           ; Merged with LEDR[4]~reg0                                              ;
; LEDR[5]~reg0                                                                                                           ; Merged with LEDR[4]~reg0                                              ;
; LEDR[6]~reg0                                                                                                           ; Merged with LEDR[4]~reg0                                              ;
; Level:u0|TopLeftFruit[0..14]                                                                                           ; Merged with Level:u0|TopLeftFruit[15]                                 ;
; Level:u0|TopRightFruit[0..14]                                                                                          ; Merged with Level:u0|TopRightFruit[15]                                ;
; Level:u0|BottomLeftFruit[0..14]                                                                                        ; Merged with Level:u0|BottomLeftFruit[15]                              ;
; Level:u0|BottomRightFruit[0..14]                                                                                       ; Merged with Level:u0|BottomRightFruit[15]                             ;
; Level:u0|Clyde:u3|minvalue:bestdir|direction[9..14]                                                                    ; Merged with Level:u0|Clyde:u3|minvalue:bestdir|direction[15]          ;
; Level:u0|Clyde:u3|minvalue:bestdir|direction[1..6]                                                                     ; Merged with Level:u0|Clyde:u3|minvalue:bestdir|direction[7]           ;
; Level:u0|Clyde:u3|randomDirection:u1|RandomDirection[9..14]                                                            ; Merged with Level:u0|Clyde:u3|randomDirection:u1|RandomDirection[15]  ;
; Level:u0|Clyde:u3|randomDirection:u1|direction[1]                                                                      ; Merged with Level:u0|Clyde:u3|randomDirection:u1|RandomDirection[8]   ;
; Level:u0|Clyde:u3|randomDirection:u1|RandomDirection[0]                                                                ; Merged with Level:u0|Clyde:u3|randomDirection:u1|RandomDirection[8]   ;
; Level:u0|Clyde:u3|randomDirection:u1|RandomDirection[1..6]                                                             ; Merged with Level:u0|Clyde:u3|randomDirection:u1|RandomDirection[7]   ;
; Level:u0|Pinky:u2|minvalue:bestdir|direction[9..14]                                                                    ; Merged with Level:u0|Pinky:u2|minvalue:bestdir|direction[15]          ;
; Level:u0|Pinky:u2|minvalue:bestdir|direction[1..6]                                                                     ; Merged with Level:u0|Pinky:u2|minvalue:bestdir|direction[7]           ;
; Level:u0|Pinky:u2|randomDirection:u1|RandomDirection[9..14]                                                            ; Merged with Level:u0|Pinky:u2|randomDirection:u1|RandomDirection[15]  ;
; Level:u0|Pinky:u2|randomDirection:u1|direction[1]                                                                      ; Merged with Level:u0|Pinky:u2|randomDirection:u1|RandomDirection[8]   ;
; Level:u0|Pinky:u2|randomDirection:u1|RandomDirection[0]                                                                ; Merged with Level:u0|Pinky:u2|randomDirection:u1|RandomDirection[8]   ;
; Level:u0|Pinky:u2|randomDirection:u1|RandomDirection[1..6]                                                             ; Merged with Level:u0|Pinky:u2|randomDirection:u1|RandomDirection[7]   ;
; Level:u0|Inky:u1|minvalue:bestdir|direction[9..14]                                                                     ; Merged with Level:u0|Inky:u1|minvalue:bestdir|direction[15]           ;
; Level:u0|Inky:u1|minvalue:bestdir|direction[1..6]                                                                      ; Merged with Level:u0|Inky:u1|minvalue:bestdir|direction[7]            ;
; Level:u0|Inky:u1|randomDirection:u1|RandomDirection[9..14]                                                             ; Merged with Level:u0|Inky:u1|randomDirection:u1|RandomDirection[15]   ;
; Level:u0|Inky:u1|randomDirection:u1|direction[1]                                                                       ; Merged with Level:u0|Inky:u1|randomDirection:u1|RandomDirection[8]    ;
; Level:u0|Inky:u1|randomDirection:u1|RandomDirection[0]                                                                 ; Merged with Level:u0|Inky:u1|randomDirection:u1|RandomDirection[8]    ;
; Level:u0|Inky:u1|randomDirection:u1|RandomDirection[1..6]                                                              ; Merged with Level:u0|Inky:u1|randomDirection:u1|RandomDirection[7]    ;
; Level:u0|Blinky:u0|minvalue:bestdir|direction[9..14]                                                                   ; Merged with Level:u0|Blinky:u0|minvalue:bestdir|direction[15]         ;
; Level:u0|Blinky:u0|minvalue:bestdir|direction[1..6]                                                                    ; Merged with Level:u0|Blinky:u0|minvalue:bestdir|direction[7]          ;
; Level:u0|Blinky:u0|randomDirection:u1|RandomDirection[9..14]                                                           ; Merged with Level:u0|Blinky:u0|randomDirection:u1|RandomDirection[15] ;
; Level:u0|Blinky:u0|randomDirection:u1|direction[1]                                                                     ; Merged with Level:u0|Blinky:u0|randomDirection:u1|RandomDirection[8]  ;
; Level:u0|Blinky:u0|randomDirection:u1|RandomDirection[0]                                                               ; Merged with Level:u0|Blinky:u0|randomDirection:u1|RandomDirection[8]  ;
; Level:u0|Blinky:u0|randomDirection:u1|RandomDirection[1..6]                                                            ; Merged with Level:u0|Blinky:u0|randomDirection:u1|RandomDirection[7]  ;
; Level:u0|PacmanLoc[2,3,5,7]                                                                                            ; Merged with Level:u0|PacmanLoc[1]                                     ;
; Level:u0|PacmanLoc[9,12,15]                                                                                            ; Merged with Level:u0|PacmanLoc[11]                                    ;
; Level:u0|BottomRightFruit[15]                                                                                          ; Merged with Level:u0|BottomLeftFruit[15]                              ;
; Level:u0|TopLeftFruit[15]                                                                                              ; Merged with Level:u0|BottomLeftFruit[15]                              ;
; Level:u0|TopRightFruit[15]                                                                                             ; Merged with Level:u0|BottomLeftFruit[15]                              ;
; Level:u0|BlinkyFacing[9,11..15]                                                                                        ; Merged with Level:u0|BlinkyFacing[10]                                 ;
; Level:u0|BlinkyFacing[2..7]                                                                                            ; Merged with Level:u0|BlinkyFacing[1]                                  ;
; Level:u0|InkyFacing[9,11..15]                                                                                          ; Merged with Level:u0|InkyFacing[10]                                   ;
; Level:u0|InkyFacing[2..7]                                                                                              ; Merged with Level:u0|InkyFacing[1]                                    ;
; Level:u0|PacmanFacing[9,11..15]                                                                                        ; Merged with Level:u0|PacmanFacing[10]                                 ;
; Level:u0|Pinky:u2|current_state[0]                                                                                     ; Merged with Level:u0|Blinky:u0|current_state[0]                       ;
; Level:u0|Pinky:u2|current_state[1]                                                                                     ; Merged with Level:u0|Blinky:u0|current_state[1]                       ;
; Level:u0|Pinky:u2|current_state[2]                                                                                     ; Merged with Level:u0|Blinky:u0|current_state[2]                       ;
; Level:u0|PinkyFacing[9,11..15]                                                                                         ; Merged with Level:u0|PinkyFacing[10]                                  ;
; Level:u0|PinkyFacing[2..7]                                                                                             ; Merged with Level:u0|PinkyFacing[1]                                   ;
; Level:u0|ClydeFacing[9,11..15]                                                                                         ; Merged with Level:u0|ClydeFacing[10]                                  ;
; Level:u0|ClydeFacing[2..7]                                                                                             ; Merged with Level:u0|ClydeFacing[1]                                   ;
; Level:u0|Blinky:u0|nextfacing[9,11..15]                                                                                ; Merged with Level:u0|Blinky:u0|nextfacing[10]                         ;
; Level:u0|Blinky:u0|nextfacing[2..7]                                                                                    ; Merged with Level:u0|Blinky:u0|nextfacing[1]                          ;
; Level:u0|Inky:u1|nextfacing[9,11..15]                                                                                  ; Merged with Level:u0|Inky:u1|nextfacing[10]                           ;
; Level:u0|Inky:u1|nextfacing[2..7]                                                                                      ; Merged with Level:u0|Inky:u1|nextfacing[1]                            ;
; Level:u0|Pinky:u2|next_state[0]                                                                                        ; Merged with Level:u0|Blinky:u0|next_state[0]                          ;
; Level:u0|Pinky:u2|next_state[1]                                                                                        ; Merged with Level:u0|Blinky:u0|next_state[1]                          ;
; Level:u0|Pinky:u2|next_state[2]                                                                                        ; Merged with Level:u0|Blinky:u0|next_state[2]                          ;
; Level:u0|Pinky:u2|nextfacing[9,11..15]                                                                                 ; Merged with Level:u0|Pinky:u2|nextfacing[10]                          ;
; Level:u0|Pinky:u2|nextfacing[2..7]                                                                                     ; Merged with Level:u0|Pinky:u2|nextfacing[1]                           ;
; Level:u0|Clyde:u3|nextfacing[9,11..15]                                                                                 ; Merged with Level:u0|Clyde:u3|nextfacing[10]                          ;
; Level:u0|Clyde:u3|nextfacing[2..7]                                                                                     ; Merged with Level:u0|Clyde:u3|nextfacing[1]                           ;
; Level:u0|Clyde:u3|randomDirection:u1|index[0]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[0]            ;
; Level:u0|Pinky:u2|randomDirection:u1|index[0]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[0]            ;
; Level:u0|Clyde:u3|randomDirection:u1|index[1]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[1]            ;
; Level:u0|Pinky:u2|randomDirection:u1|index[1]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[1]            ;
; Level:u0|Clyde:u3|randomDirection:u1|index[2]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[2]            ;
; Level:u0|Pinky:u2|randomDirection:u1|index[2]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[2]            ;
; Level:u0|Clyde:u3|randomDirection:u1|index[3]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[3]            ;
; Level:u0|Pinky:u2|randomDirection:u1|index[3]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[3]            ;
; Level:u0|Clyde:u3|randomDirection:u1|index[4]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[4]            ;
; Level:u0|Pinky:u2|randomDirection:u1|index[4]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[4]            ;
; Level:u0|Clyde:u3|randomDirection:u1|index[5]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[5]            ;
; Level:u0|Pinky:u2|randomDirection:u1|index[5]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[5]            ;
; Level:u0|Clyde:u3|randomDirection:u1|index[6]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[6]            ;
; Level:u0|Pinky:u2|randomDirection:u1|index[6]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[6]            ;
; Level:u0|Clyde:u3|randomDirection:u1|index[7]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[7]            ;
; Level:u0|Pinky:u2|randomDirection:u1|index[7]                                                                          ; Merged with Level:u0|Blinky:u0|randomDirection:u1|index[7]            ;
; Level:u0|PacmanLoc[6]                                                                                                  ; Merged with Level:u0|PacmanLoc[4]                                     ;
; Level:u0|PacmanLoc[13,14]                                                                                              ; Merged with Level:u0|PacmanLoc[10]                                    ;
; Level:u0|PacmanFacing[2..7]                                                                                            ; Merged with Level:u0|PacmanFacing[1]                                  ;
; LEDR[4]~reg0                                                                                                           ; Stuck at GND due to stuck port data_in                                ;
; Level:u0|BottomLeftFruit[15]                                                                                           ; Stuck at GND due to stuck port data_in                                ;
; Move[8]                                                                                                                ; Merged with Move[0]                                                   ;
; graphicsNEW:p1|current_state.Preset                                                                                    ; Lost fanout                                                           ;
; graphicsNEW:p1|next_state.Preset                                                                                       ; Lost fanout                                                           ;
; graphicsNEW:p1|current_state~23                                                                                        ; Lost fanout                                                           ;
; graphicsNEW:p1|current_state~24                                                                                        ; Lost fanout                                                           ;
; graphicsNEW:p1|current_state~25                                                                                        ; Lost fanout                                                           ;
; graphicsNEW:p1|current_state~26                                                                                        ; Lost fanout                                                           ;
; graphicsNEW:p1|current_state~27                                                                                        ; Lost fanout                                                           ;
; graphicsNEW:p1|current_state~28                                                                                        ; Lost fanout                                                           ;
; graphicsNEW:p1|next_state~2                                                                                            ; Lost fanout                                                           ;
; graphicsNEW:p1|next_state~3                                                                                            ; Lost fanout                                                           ;
; graphicsNEW:p1|next_state~4                                                                                            ; Lost fanout                                                           ;
; graphicsNEW:p1|next_state~5                                                                                            ; Lost fanout                                                           ;
; graphicsNEW:p1|next_state~6                                                                                            ; Lost fanout                                                           ;
; graphicsNEW:p1|next_state~7                                                                                            ; Lost fanout                                                           ;
; Level:u0|current_state~2                                                                                               ; Lost fanout                                                           ;
; Level:u0|current_state~3                                                                                               ; Lost fanout                                                           ;
; Level:u0|current_state~4                                                                                               ; Lost fanout                                                           ;
; Level:u0|Gamemode~2                                                                                                    ; Lost fanout                                                           ;
; Level:u0|last_state~2                                                                                                  ; Lost fanout                                                           ;
; Level:u0|last_state~3                                                                                                  ; Lost fanout                                                           ;
; Level:u0|last_state~4                                                                                                  ; Lost fanout                                                           ;
; Level:u0|next_state~11                                                                                                 ; Lost fanout                                                           ;
; Level:u0|next_state~12                                                                                                 ; Lost fanout                                                           ;
; Level:u0|next_state~13                                                                                                 ; Lost fanout                                                           ;
; Level:u0|currentPipeLineState~2                                                                                        ; Lost fanout                                                           ;
; Level:u0|currentPipeLineState~3                                                                                        ; Lost fanout                                                           ;
; Level:u0|currentPipeLineState~5                                                                                        ; Lost fanout                                                           ;
; Level:u0|nextPipeLineState~9                                                                                           ; Lost fanout                                                           ;
; Level:u0|nextPipeLineState~10                                                                                          ; Lost fanout                                                           ;
; Level:u0|nextPipeLineState~12                                                                                          ; Lost fanout                                                           ;
; PS2_Controller:keyboard|s_ps2_transceiver~2                                                                            ; Lost fanout                                                           ;
; PS2_Controller:keyboard|s_ps2_transceiver~3                                                                            ; Lost fanout                                                           ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                                           ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                                           ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                                           ;
; PS2_Controller:keyboard|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                                           ;
; PS2_Controller:keyboard|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                                           ;
; Level:u0|current_state.ChaseD                                                                                          ; Merged with Level:u0|current_state.ChaseB                             ;
; Level:u0|next_state.ChaseD                                                                                             ; Merged with Level:u0|next_state.ChaseB                                ;
; Level:u0|current_state.ScatterB                                                                                        ; Merged with Level:u0|current_state.ChaseC                             ;
; Level:u0|current_state.ScatterC                                                                                        ; Merged with Level:u0|current_state.ChaseC                             ;
; Level:u0|current_state.ScatterD                                                                                        ; Merged with Level:u0|current_state.ChaseC                             ;
; Level:u0|next_state.ScatterB                                                                                           ; Merged with Level:u0|next_state.ChaseC                                ;
; Level:u0|next_state.ScatterC                                                                                           ; Merged with Level:u0|next_state.ChaseC                                ;
; Level:u0|next_state.ScatterD                                                                                           ; Merged with Level:u0|next_state.ChaseC                                ;
; Level:u0|last_state.ChaseD                                                                                             ; Merged with Level:u0|last_state.ChaseB                                ;
; Level:u0|last_state.ScatterB                                                                                           ; Merged with Level:u0|last_state.ChaseC                                ;
; Level:u0|last_state.ScatterC                                                                                           ; Merged with Level:u0|last_state.ChaseC                                ;
; Level:u0|last_state.ScatterD                                                                                           ; Merged with Level:u0|last_state.ChaseC                                ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost fanout                                                           ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port data_in                                ;
; Level:u0|last_state.Frightened_State                                                                                   ; Stuck at GND due to stuck port data_in                                ;
; PS2_Controller:keyboard|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port data_in                                ;
; PS2_Controller:keyboard|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port data_in                                ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Lost fanout                                                           ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Lost fanout                                                           ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Lost fanout                                                           ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Lost fanout                                                           ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                      ; Stuck at GND due to stuck port sclear                                 ;
; PS2_Controller:keyboard|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port data_in                                ;
; PS2_Controller:keyboard|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port data_in                                ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port data_in                                ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                               ; Stuck at GND due to stuck port sclear                                 ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port data_in                                ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                        ; Lost fanout                                                           ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port data_in                                ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port data_in                                ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                              ; Stuck at GND due to stuck port sclear                                 ;
; Level:u0|Blinky:u0|minvalue:bestdir|direction[0]                                                                       ; Merged with Level:u0|Blinky:u0|minvalue:bestdir|direction[8]          ;
; Level:u0|Inky:u1|minvalue:bestdir|direction[0]                                                                         ; Merged with Level:u0|Inky:u1|minvalue:bestdir|direction[8]            ;
; Level:u0|Pinky:u2|minvalue:bestdir|direction[0]                                                                        ; Merged with Level:u0|Pinky:u2|minvalue:bestdir|direction[8]           ;
; Level:u0|Clyde:u3|minvalue:bestdir|direction[0]                                                                        ; Merged with Level:u0|Clyde:u3|minvalue:bestdir|direction[8]           ;
; Total Number of Removed Registers = 476                                                                                ;                                                                       ;
+------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                             ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND              ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                             ;
;                                                                                                                        ; due to stuck port data_in ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                              ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1],                              ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[2],                              ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[3],                              ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[4],                              ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[5],                              ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[6],                              ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                              ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                              ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA,     ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1],                                      ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0],                                      ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT, ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,   ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[2],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[3],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                            ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                             ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                            ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                            ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                            ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                            ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                            ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                            ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16]                             ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND              ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13],                    ;
;                                                                                                                        ; due to stuck port data_in ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                    ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                    ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1],                     ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[5],                     ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                    ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                     ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3],                     ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                     ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                     ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[4],                     ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[6],                     ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[2]                      ;
; PS2_Controller:keyboard|idle_counter[3]                                                                                ; Lost Fanouts              ; PS2_Controller:keyboard|idle_counter[4], PS2_Controller:keyboard|idle_counter[5],                                  ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|idle_counter[6], PS2_Controller:keyboard|idle_counter[7]                                   ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND              ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3],                                      ;
;                                                                                                                        ; due to stuck port data_in ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                       ;
; PS2_Controller:keyboard|s_ps2_transceiver~2                                                                            ; Lost Fanouts              ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ;
; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Lost Fanouts              ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                                                                        ;                           ; PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; PS2_Controller:keyboard|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND              ; PS2_Controller:keyboard|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                                                                        ; due to stuck port data_in ; PS2_Controller:keyboard|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
; Level:u0|Clyde:u3|next_state[3]                                                                                        ; Stuck at GND              ; Level:u0|Clyde:u3|current_state[3]                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                    ;
; Level:u0|Pinky:u2|next_state[3]                                                                                        ; Stuck at GND              ; Level:u0|Pinky:u2|current_state[3]                                                                                 ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                    ;
; Level:u0|Inky:u1|next_state[3]                                                                                         ; Stuck at GND              ; Level:u0|Inky:u1|current_state[3]                                                                                  ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                    ;
; Level:u0|Blinky:u0|next_state[3]                                                                                       ; Stuck at GND              ; Level:u0|Blinky:u0|current_state[3]                                                                                ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 973   ;
; Number of registers using Synchronous Clear  ; 192   ;
; Number of registers using Synchronous Load   ; 67    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 417   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; Level:u0|PacmanLoc[0]                   ; 27      ;
; Level:u0|PacmanLoc[8]                   ; 23      ;
; Level:u0|PacmanLoc[1]                   ; 99      ;
; Level:u0|PacmanLoc[10]                  ; 61      ;
; Level:u0|BlinkyLoc[4]                   ; 14      ;
; Level:u0|BlinkyLoc[6]                   ; 14      ;
; Level:u0|BlinkyLoc[1]                   ; 14      ;
; Level:u0|BlinkyLoc[0]                   ; 14      ;
; Level:u0|BlinkyLoc[13]                  ; 13      ;
; Level:u0|BlinkyLoc[14]                  ; 13      ;
; Level:u0|BlinkyLoc[8]                   ; 12      ;
; Level:u0|BlinkyLoc[10]                  ; 12      ;
; Level:u0|InkyLoc[5]                     ; 13      ;
; Level:u0|InkyLoc[6]                     ; 13      ;
; Level:u0|InkyLoc[1]                     ; 13      ;
; Level:u0|InkyLoc[3]                     ; 13      ;
; Level:u0|InkyLoc[12]                    ; 12      ;
; Level:u0|InkyLoc[14]                    ; 12      ;
; Level:u0|InkyLoc[9]                     ; 12      ;
; Level:u0|InkyLoc[10]                    ; 12      ;
; Level:u0|PinkyLoc[5]                    ; 12      ;
; Level:u0|PinkyLoc[6]                    ; 12      ;
; Level:u0|PinkyLoc[1]                    ; 12      ;
; Level:u0|PinkyLoc[3]                    ; 12      ;
; Level:u0|PinkyLoc[13]                   ; 11      ;
; Level:u0|PinkyLoc[14]                   ; 11      ;
; Level:u0|PinkyLoc[8]                    ; 11      ;
; Level:u0|PinkyLoc[10]                   ; 11      ;
; Level:u0|ClydeLoc[5]                    ; 13      ;
; Level:u0|ClydeLoc[6]                    ; 13      ;
; Level:u0|ClydeLoc[1]                    ; 13      ;
; Level:u0|ClydeLoc[3]                    ; 13      ;
; Level:u0|ClydeLoc[12]                   ; 12      ;
; Level:u0|ClydeLoc[13]                   ; 13      ;
; Level:u0|ClydeLoc[14]                   ; 13      ;
; Level:u0|ClydeLoc[10]                   ; 12      ;
; Level:u0|GhostsEaten[0]                 ; 3       ;
; Level:u0|PacmanFacing[8]                ; 29      ;
; Level:u0|InkyFacing[0]                  ; 9       ;
; Level:u0|InkyFacing[1]                  ; 8       ;
; Level:u0|BlinkyFacing[0]                ; 32      ;
; Level:u0|BlinkyFacing[1]                ; 32      ;
; Level:u0|PinkyFacing[1]                 ; 7       ;
; Level:u0|PinkyFacing[0]                 ; 7       ;
; Level:u0|ClydeFacing[1]                 ; 7       ;
; Level:u0|ClydeFacing[0]                 ; 7       ;
; Total number of inverted registers = 46 ;         ;
+-----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |main|vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |main|PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13]                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |main|PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[2]                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|PS2_Controller:keyboard|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1]                                                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |main|PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8]                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|Level:u0|Blinkymode[2]                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|Level:u0|Inkymode[3]                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|Level:u0|Pinkymode[2]                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|Level:u0|Clydemode[3]                                                                                                           ;
; 5:1                ; 17 bits   ; 51 LEs        ; 0 LEs                ; 51 LEs                 ; Yes        ; |main|graphicsNEW:p1|xout[1]                                                                                                          ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |main|graphicsNEW:p1|blockclrBLUE[4]                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |main|LEDR[0]~reg0                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |main|LEDR[1]~reg0                                                                                                                    ;
; 5:1                ; 26 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |main|Level:u0|PipeLine_counter[8]                                                                                                    ;
; 16:1               ; 4 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; Yes        ; |main|Level:u0|Blinky:u0|nextfacing[10]                                                                                               ;
; 16:1               ; 4 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; Yes        ; |main|Level:u0|Inky:u1|nextfacing[10]                                                                                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; Yes        ; |main|Level:u0|Pinky:u2|nextfacing[8]                                                                                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; Yes        ; |main|Level:u0|Clyde:u3|nextfacing[0]                                                                                                 ;
; 8:1                ; 14 bits   ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |main|Level:u0|Score[2]                                                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |main|Level:u0|PacmanLoc[11]                                                                                                          ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |main|Level:u0|Clyde:u3|target[7]                                                                                                     ;
; 20:1               ; 8 bits    ; 104 LEs       ; 32 LEs               ; 72 LEs                 ; Yes        ; |main|Level:u0|Pinky:u2|target[13]                                                                                                    ;
; 13:1               ; 12 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |main|graphicsNEW:p1|cout[5]                                                                                                          ;
; 14:1               ; 4 bits    ; 36 LEs        ; 16 LEs               ; 20 LEs                 ; Yes        ; |main|Level:u0|Clyde:u3|target[3]                                                                                                     ;
; 19:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |main|Level:u0|Clyde:u3|nextloc[7]                                                                                                    ;
; 19:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |main|Level:u0|Clyde:u3|nextloc[3]                                                                                                    ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |main|Level:u0|Blinky:u0|target[2]                                                                                                    ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |main|Level:u0|Inky:u1|target[6]                                                                                                      ;
; 13:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |main|Level:u0|Pinky:u2|target[3]                                                                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |main|Level:u0|Blinky:u0|target[9]                                                                                                    ;
; 14:1               ; 4 bits    ; 36 LEs        ; 16 LEs               ; 20 LEs                 ; Yes        ; |main|Level:u0|Inky:u1|target[15]                                                                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |main|Level:u0|Clyde:u3|target[14]                                                                                                    ;
; 20:1               ; 8 bits    ; 104 LEs       ; 32 LEs               ; 72 LEs                 ; Yes        ; |main|Level:u0|Blinky:u0|nextloc[9]                                                                                                   ;
; 20:1               ; 8 bits    ; 104 LEs       ; 32 LEs               ; 72 LEs                 ; Yes        ; |main|Level:u0|Inky:u1|nextloc[10]                                                                                                    ;
; 20:1               ; 8 bits    ; 104 LEs       ; 32 LEs               ; 72 LEs                 ; Yes        ; |main|Level:u0|Pinky:u2|nextloc[9]                                                                                                    ;
; 20:1               ; 8 bits    ; 104 LEs       ; 32 LEs               ; 72 LEs                 ; Yes        ; |main|Level:u0|Clyde:u3|nextloc[14]                                                                                                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |main|Level:u0|Blinky:u0|nextloc[7]                                                                                                   ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |main|Level:u0|Blinky:u0|nextloc[1]                                                                                                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |main|Level:u0|Inky:u1|nextloc[4]                                                                                                     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |main|Level:u0|Inky:u1|nextloc[3]                                                                                                     ;
; 16:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |main|Level:u0|Blinky:u0|target[10]                                                                                                   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |main|Level:u0|Inky:u1|target[10]                                                                                                     ;
; 12:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |main|Level:u0|Pinky:u2|nextloc[7]                                                                                                    ;
; 12:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |main|Level:u0|Pinky:u2|nextloc[3]                                                                                                    ;
; 16:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |main|Level:u0|Clyde:u3|target[13]                                                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |main|graphicsNEW:p1|counterY[7]                                                                                                      ;
; 15:1               ; 9 bits    ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |main|graphicsNEW:p1|counterX[7]                                                                                                      ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |main|Level:u0|PacmanLoc[8]                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |main|Level:u0|next_state                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|graphicsNEW:p1|Add32                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |main|Level:u0|Blinky:u0|randomDirection:u1|Add0                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |main|Level:u0|Inky:u1|randomDirection:u1|Add0                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |main|Level:u0|Pinky:u2|randomDirection:u1|Add0                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |main|Level:u0|Clyde:u3|randomDirection:u1|Add0                                                                                       ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |main|graphicsNEW:p1|Selector20                                                                                                       ;
; 5:1                ; 12 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |main|graphicsNEW:p1|Selector76                                                                                                       ;
; 9:1                ; 12 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated|mux_iib:mux3|l4_w7_n0_mux_dataout                         ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2|l4_w2_n0_mux_dataout  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2|l4_w0_n0_mux_dataout ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2|l4_w3_n0_mux_dataout   ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2|l4_w1_n0_mux_dataout  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |main|Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2|l4_w0_n0_mux_dataout  ;
; 9:1                ; 12 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |main|graphicsNEW:p1|Selector41                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component|altsyncram_hig1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component|altsyncram_q7h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component|altsyncram_b4h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component|altsyncram_83h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component|altsyncram_s7h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component|altsyncram_94h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component|altsyncram_3ug1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component|altsyncram_m4h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:keyboard ;
+------------------+-------+-------------------------------------------+
; Parameter Name   ; Value ; Type                                      ;
+------------------+-------+-------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                            ;
+------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                     ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                     ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                    ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                     ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                     ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                    ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                     ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                     ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                    ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                    ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                    ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                    ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                    ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                    ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                    ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                    ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                    ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+--------------+---------------------+
; Parameter Name          ; Value        ; Type                ;
+-------------------------+--------------+---------------------+
; BITS_PER_COLOUR_CHANNEL ; 4            ; Signed Integer      ;
; MONOCHROME              ; FALSE        ; String              ;
; RESOLUTION              ; 320x240      ; String              ;
; BACKGROUND_IMAGE        ; Untitled.mif ; String              ;
+-------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 12                   ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 12                   ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; Untitled.mif         ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_olm1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 4          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0 ;
+----------------+---------+----------------------------+
; Parameter Name ; Value   ; Type                       ;
+----------------+---------+----------------------------+
; dtEaten        ; 5000    ; Signed Integer             ;
; GameWaitTime   ; 5000000 ; Signed Integer             ;
; dtScatterA     ; 7000    ; Signed Integer             ;
; dtChaseA       ; 20000   ; Signed Integer             ;
; dtScatterB     ; 7000    ; Signed Integer             ;
; dtChaseB       ; 20000   ; Signed Integer             ;
; dtScatterC     ; 5000    ; Signed Integer             ;
; dtChaseC       ; 20000   ; Signed Integer             ;
; dtScatterD     ; 5000    ; Signed Integer             ;
; dtFrightened   ; 5000    ; Signed Integer             ;
+----------------+---------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 4                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; out.mif              ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_h0g1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 4                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; out.mif              ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_h0g1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; LeftRightData.mif    ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_2sg1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                       ;
+------------------------------------+-----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                                    ;
; WIDTH_A                            ; 2                     ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                    ;
; INIT_FILE                          ; LeftRightDownData.mif ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_q9h1       ; Untyped                                                                    ;
+------------------------------------+-----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                       ;
; WIDTH_A                            ; 4                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; out.mif              ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_h0g1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                               ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; LeftRightData.mif    ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_2sg1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                     ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                                  ;
; WIDTH_A                            ; 2                     ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                  ;
; WIDTH_B                            ; 1                     ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                  ;
; INIT_FILE                          ; LeftRightDownData.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_q9h1       ; Untyped                                                                  ;
+------------------------------------+-----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 4                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; out.mif              ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_h0g1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; LeftRightData.mif    ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_2sg1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                      ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                                   ;
; WIDTH_A                            ; 2                     ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                   ;
; WIDTH_B                            ; 1                     ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                   ;
; INIT_FILE                          ; LeftRightDownData.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_q9h1       ; Untyped                                                                   ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 4                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; out.mif              ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_h0g1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; LeftRightData.mif    ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_2sg1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                      ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                   ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                                   ;
; WIDTH_A                            ; 2                     ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                   ;
; WIDTH_B                            ; 1                     ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                   ;
; INIT_FILE                          ; LeftRightDownData.mif ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_q9h1       ; Untyped                                                                   ;
+------------------------------------+-----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphicsNEW:p1 ;
+-------------------+--------+--------------------------------+
; Parameter Name    ; Value  ; Type                           ;
+-------------------+--------+--------------------------------+
; Erase_Delay       ; 500000 ; Signed Integer                 ;
; wait_gen          ; 10     ; Signed Integer                 ;
; Background_pixels ; 76800  ; Signed Integer                 ;
; Block_pixels      ; 197    ; Signed Integer                 ;
; Wait_Erase        ; 500000 ; Signed Integer                 ;
+-------------------+--------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                          ;
; WIDTH_A                            ; 12                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; Untitled.mif         ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_hig1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 12                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 192                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; rsz_pacman_right.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_q7h1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 12                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 196                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; rsz_pacman_left.mif  ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_b4h1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                            ;
+------------------------------------+-----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                         ;
; WIDTH_A                            ; 12                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                                  ;
; NUMWORDS_A                         ; 196                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                         ;
; WIDTH_B                            ; 1                     ; Untyped                                         ;
; WIDTHAD_B                          ; 1                     ; Untyped                                         ;
; NUMWORDS_B                         ; 1                     ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                         ;
; BYTE_SIZE                          ; 8                     ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                         ;
; INIT_FILE                          ; rsz_pacman_up (2).mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_83h1       ; Untyped                                         ;
+------------------------------------+-----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                            ;
; WIDTH_A                            ; 12                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 196                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; rsz_pacman_down.mif  ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_o4h1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                           ;
; WIDTH_A                            ; 12                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                    ;
; NUMWORDS_A                         ; 196                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; blue_right_ghost.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_s7h1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                          ;
; WIDTH_A                            ; 12                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 196                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; blue_left_ghost.mif  ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_94h1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                        ;
; WIDTH_A                            ; 12                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                 ;
; NUMWORDS_A                         ; 196                  ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; blue_up_ghost.mif    ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_3ug1      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                          ;
; WIDTH_A                            ; 12                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                   ;
; NUMWORDS_A                         ; 196                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; blue_down_ghost.mif  ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_m4h1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                       ;
; WIDTH_A                            ; 12                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 196                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; rsz_fruit.mif        ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_rhg1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+
; Number of entity instances                ; 24                                                                                         ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                  ;
;     -- WIDTH_A                            ; 12                                                                                         ;
;     -- NUMWORDS_A                         ; 76800                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 12                                                                                         ;
;     -- NUMWORDS_B                         ; 76800                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                          ;
;     -- NUMWORDS_A                         ; 76800                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|Blinky:u0|clearRom:u0|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                          ;
;     -- NUMWORDS_A                         ; 76800                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 2                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 2                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|Inky:u1|clearRom:u0|altsyncram:altsyncram_component                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                          ;
;     -- NUMWORDS_A                         ; 76800                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|Inky:u1|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 2                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|Inky:u1|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 2                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|Pinky:u2|clearRom:u0|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                          ;
;     -- NUMWORDS_A                         ; 76800                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|Pinky:u2|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 2                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|Pinky:u2|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 2                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|Clyde:u3|clearRom:u0|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 4                                                                                          ;
;     -- NUMWORDS_A                         ; 76800                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|Clyde:u3|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 2                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; Level:u0|Clyde:u3|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 2                                                                                          ;
;     -- NUMWORDS_A                         ; 256                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                         ;
;     -- NUMWORDS_A                         ; 76800                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                         ;
;     -- NUMWORDS_A                         ; 192                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                         ;
;     -- NUMWORDS_A                         ; 196                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                         ;
;     -- NUMWORDS_A                         ; 196                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component                          ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                         ;
;     -- NUMWORDS_A                         ; 196                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                         ;
;     -- NUMWORDS_A                         ; 196                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                         ;
;     -- NUMWORDS_A                         ; 196                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                         ;
;     -- NUMWORDS_A                         ; 196                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                         ;
;     -- NUMWORDS_A                         ; 196                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
; Entity Instance                           ; graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                        ;
;     -- WIDTH_A                            ; 12                                                                                         ;
;     -- NUMWORDS_A                         ; 196                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                  ;
+-------------------------------------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphicsNEW:p1|rom_FRUIT:u21"                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphicsNEW:p1|rom_BLUE_down:u8"                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphicsNEW:p1|rom_BLUE_up:u7"                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphicsNEW:p1|rom_BLUE_left:u6"                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphicsNEW:p1|rom_BLUE_right:u5"                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphicsNEW:p1|rom_PACMAN_down:u4"                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphicsNEW:p1|rom_PACMAN_up:u3"                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphicsNEW:p1|rom_PACMAN_left:u2"                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphicsNEW:p1|rom_PACMAN_right:u1"                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphicsNEW:p1|rombackground:u0"                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (17 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "graphicsNEW:p1"                                                                                                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; resetn            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; resetn[-1]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; shift             ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (1 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; shift[-1]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; xLocPAC           ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "xLocPAC[8..8]" will be connected to GND.                                    ;
; stateBLUE[2..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; stateBLUE[3]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; xLocBLUE          ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "xLocBLUE[8..8]" will be connected to GND.                                   ;
; stateRED[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; stateRED[3]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; stateRED[2]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; xLocRED           ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "xLocRED[8..8]" will be connected to GND.                                    ;
; statePINK[3..2]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; statePINK[1]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; statePINK[0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; xLocPINK          ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "xLocPINK[8..8]" will be connected to GND.                                   ;
; stateYELLOW[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; stateYELLOW[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; xLocYELLOW        ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "xLocYELLOW[8..8]" will be connected to GND.                                 ;
; fruit1_loc_x      ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "fruit1_loc_x[8..8]" will be connected to GND.                               ;
; fruit2_loc_x      ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "fruit2_loc_x[8..8]" will be connected to GND.                               ;
; fruit3_loc_x      ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "fruit3_loc_x[8..8]" will be connected to GND.                               ;
; fruit4_loc_x      ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "fruit4_loc_x[8..8]" will be connected to GND.                               ;
; xout              ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (17 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.             ;
; yout              ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (17 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND.             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level:u0|Clyde:u3|dis:Pac"                                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clear[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level:u0|Clyde:u3|clearRom:u0"                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (17 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level:u0|Pinky:u2|clearRom:u0"                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (17 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level:u0|Inky:u1|clearRom:u0"                                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (17 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level:u0|Blinky:u0|clearRom:u0"                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (17 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level:u0|clearRom:clearPacman"                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (17 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Level:u0"                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; GameOver ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                   ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; resetn ; Input ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; x      ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (9 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; y      ; Input ; Warning  ; Input port expression (17 bits) is wider than the input port (8 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:keyboard"                                                                                                                                              ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; received_data_en              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 973                         ;
;     ENA               ; 249                         ;
;     ENA SCLR          ; 101                         ;
;     ENA SCLR SLD      ; 28                          ;
;     ENA SLD           ; 39                          ;
;     SCLR              ; 63                          ;
;     plain             ; 493                         ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 3198                        ;
;     arith             ; 576                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 449                         ;
;         2 data inputs ; 121                         ;
;     extend            ; 40                          ;
;         7 data inputs ; 40                          ;
;     normal            ; 2082                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 71                          ;
;         2 data inputs ; 375                         ;
;         3 data inputs ; 206                         ;
;         4 data inputs ; 315                         ;
;         5 data inputs ; 435                         ;
;         6 data inputs ; 678                         ;
;     shared            ; 500                         ;
;         0 data inputs ; 33                          ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 416                         ;
;         3 data inputs ; 40                          ;
; arriav_mac            ; 18                          ;
; boundary_port         ; 98                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 552                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 27 13:49:22 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ghost_test -c ghost_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rom_pacman_up.v
    Info (12023): Found entity 1: rom_PACMAN_up File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_up.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_pacman_right.v
    Info (12023): Found entity 1: rom_PACMAN_right File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_right.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_pacman_left.v
    Info (12023): Found entity 1: rom_PACMAN_left File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_left.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_pacman_down.v
    Info (12023): Found entity 1: rom_PACMAN_down File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_down.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_fruit.v
    Info (12023): Found entity 1: rom_FRUIT File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_FRUIT.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_fright.v
    Info (12023): Found entity 1: rom_FRIGHT File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_FRIGHT.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_eaten.v
    Info (12023): Found entity 1: rom_EATEN File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_EATEN.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_blue_up.v
    Info (12023): Found entity 1: rom_BLUE_up File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_up.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_blue_right.v
    Info (12023): Found entity 1: rom_BLUE_right File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_right.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_blue_left.v
    Info (12023): Found entity 1: rom_BLUE_left File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_left.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom_blue_down.v
    Info (12023): Found entity 1: rom_BLUE_down File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_down.v Line: 39
Info (12021): Found 0 design units, including 0 entities, in source file rombackground_syn.v
Info (12021): Found 1 design units, including 1 entities, in source file level.v
    Info (12023): Found entity 1: Level File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 1
Warning (10238): Verilog Module Declaration warning at graphicsNEW.v(55): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "graphicsNEW" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file graphicsnew.v
    Info (12023): Found entity 1: graphicsNEW File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file pinky.v
    Info (12023): Found entity 1: Pinky File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file inky.v
    Info (12023): Found entity 1: Inky File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file clyde.v
    Info (12023): Found entity 1: Clyde File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/PS2_Controller/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/PS2_Controller/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/PS2_Controller/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_adapter.v Line: 78
Warning (10090): Verilog HDL syntax warning at main.v(124): extra block comment delimiter characters /* within block comment File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 124
Warning (10090): Verilog HDL syntax warning at main.v(246): extra block comment delimiter characters /* within block comment File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 246
Warning (10090): Verilog HDL syntax warning at main.v(325): extra block comment delimiter characters /* within block comment File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 325
Info (12021): Found 2 design units, including 2 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 412
    Info (12023): Found entity 2: seg7_HEX0 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 593
Info (12021): Found 1 design units, including 1 entities, in source file rombackground.v
    Info (12023): Found entity 1: rombackground File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rombackground.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file clearrom.v
    Info (12023): Found entity 1: clearRom File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/clearRom.v Line: 39
Info (12021): Found 3 design units, including 3 entities, in source file helper.v
    Info (12023): Found entity 1: minvalue File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Helper.v Line: 1
    Info (12023): Found entity 2: dis File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Helper.v Line: 56
    Info (12023): Found entity 3: randomDirection File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Helper.v Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file blinky.v
    Info (12023): Found entity 1: Blinky File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file leftrightdata.v
    Info (12023): Found entity 1: LeftRightData File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/LeftRightData.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file leftrightdowndata.v
    Info (12023): Found entity 1: LeftRightDownData File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/LeftRightDownData.v Line: 39
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Controller:keyboard" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 474
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Controller:keyboard|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/PS2_Controller/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Controller:keyboard|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/PS2_Controller/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 514
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "Untitled.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_olm1.tdf
    Info (12023): Found entity 1: altsyncram_olm1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_olm1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_olm1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated|decode_nma:decode2" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_olm1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated|decode_g2a:rden_decode_b" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_olm1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iib.tdf
    Info (12023): Found entity 1: mux_iib File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/mux_iib.tdf Line: 22
Info (12128): Elaborating entity "mux_iib" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_olm1:auto_generated|mux_iib:mux3" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_olm1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "Level" for hierarchy "Level:u0" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 569
Warning (10858): Verilog HDL warning at Level.v(58): object nextPacmanLoc used but never assigned File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 58
Warning (10230): Verilog HDL assignment warning at Level.v(123): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 123
Warning (10230): Verilog HDL assignment warning at Level.v(133): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 133
Warning (10230): Verilog HDL assignment warning at Level.v(174): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 174
Warning (10230): Verilog HDL assignment warning at Level.v(177): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 177
Warning (10230): Verilog HDL assignment warning at Level.v(180): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 180
Warning (10230): Verilog HDL assignment warning at Level.v(183): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 183
Warning (10230): Verilog HDL assignment warning at Level.v(378): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 378
Warning (10230): Verilog HDL assignment warning at Level.v(379): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 379
Warning (10230): Verilog HDL assignment warning at Level.v(386): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 386
Warning (10230): Verilog HDL assignment warning at Level.v(387): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 387
Warning (10230): Verilog HDL assignment warning at Level.v(397): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 397
Warning (10230): Verilog HDL assignment warning at Level.v(398): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 398
Warning (10230): Verilog HDL assignment warning at Level.v(405): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 405
Warning (10230): Verilog HDL assignment warning at Level.v(406): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 406
Warning (10230): Verilog HDL assignment warning at Level.v(416): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 416
Warning (10230): Verilog HDL assignment warning at Level.v(417): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 417
Warning (10230): Verilog HDL assignment warning at Level.v(424): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 424
Warning (10230): Verilog HDL assignment warning at Level.v(425): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 425
Warning (10230): Verilog HDL assignment warning at Level.v(435): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 435
Warning (10230): Verilog HDL assignment warning at Level.v(436): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 436
Warning (10230): Verilog HDL assignment warning at Level.v(443): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 443
Warning (10230): Verilog HDL assignment warning at Level.v(444): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 444
Warning (10230): Verilog HDL assignment warning at Level.v(454): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 454
Warning (10230): Verilog HDL assignment warning at Level.v(455): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 455
Warning (10230): Verilog HDL assignment warning at Level.v(462): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 462
Warning (10230): Verilog HDL assignment warning at Level.v(463): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 463
Warning (10230): Verilog HDL assignment warning at Level.v(473): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 473
Warning (10230): Verilog HDL assignment warning at Level.v(474): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 474
Warning (10230): Verilog HDL assignment warning at Level.v(481): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 481
Warning (10230): Verilog HDL assignment warning at Level.v(482): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 482
Warning (10230): Verilog HDL assignment warning at Level.v(492): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 492
Warning (10230): Verilog HDL assignment warning at Level.v(493): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 493
Warning (10230): Verilog HDL assignment warning at Level.v(500): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 500
Warning (10230): Verilog HDL assignment warning at Level.v(501): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 501
Warning (10230): Verilog HDL assignment warning at Level.v(511): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 511
Warning (10230): Verilog HDL assignment warning at Level.v(512): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 512
Warning (10230): Verilog HDL assignment warning at Level.v(519): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 519
Warning (10230): Verilog HDL assignment warning at Level.v(520): truncated value with size 32 to match size of target (2) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 520
Warning (10230): Verilog HDL assignment warning at Level.v(533): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 533
Warning (10230): Verilog HDL assignment warning at Level.v(536): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 536
Warning (10230): Verilog HDL assignment warning at Level.v(552): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 552
Warning (10230): Verilog HDL assignment warning at Level.v(560): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 560
Warning (10230): Verilog HDL assignment warning at Level.v(571): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 571
Warning (10230): Verilog HDL assignment warning at Level.v(579): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 579
Warning (10230): Verilog HDL assignment warning at Level.v(590): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 590
Warning (10230): Verilog HDL assignment warning at Level.v(598): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 598
Warning (10230): Verilog HDL assignment warning at Level.v(609): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 609
Warning (10230): Verilog HDL assignment warning at Level.v(617): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 617
Warning (10230): Verilog HDL assignment warning at Level.v(628): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 628
Warning (10230): Verilog HDL assignment warning at Level.v(636): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 636
Warning (10230): Verilog HDL assignment warning at Level.v(647): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 647
Warning (10230): Verilog HDL assignment warning at Level.v(655): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 655
Warning (10230): Verilog HDL assignment warning at Level.v(666): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 666
Warning (10230): Verilog HDL assignment warning at Level.v(674): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 674
Warning (10230): Verilog HDL assignment warning at Level.v(685): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 685
Warning (10230): Verilog HDL assignment warning at Level.v(693): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 693
Warning (10230): Verilog HDL assignment warning at Level.v(740): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 740
Warning (10230): Verilog HDL assignment warning at Level.v(757): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 757
Warning (10230): Verilog HDL assignment warning at Level.v(774): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 774
Warning (10230): Verilog HDL assignment warning at Level.v(791): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 791
Warning (10230): Verilog HDL assignment warning at Level.v(808): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 808
Warning (10230): Verilog HDL assignment warning at Level.v(825): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 825
Warning (10230): Verilog HDL assignment warning at Level.v(842): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 842
Warning (10230): Verilog HDL assignment warning at Level.v(859): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 859
Warning (10230): Verilog HDL assignment warning at Level.v(871): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 871
Warning (10030): Net "nextPacmanLoc" at Level.v(58) has no driver or initial value, using a default initial value '0' File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 58
Info (12128): Elaborating entity "clearRom" for hierarchy "Level:u0|clearRom:clearPacman" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 79
Info (12128): Elaborating entity "altsyncram" for hierarchy "Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/clearRom.v Line: 81
Info (12130): Elaborated megafunction instantiation "Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/clearRom.v Line: 81
Info (12133): Instantiated megafunction "Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/clearRom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "out.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h0g1.tdf
    Info (12023): Found entity 1: altsyncram_h0g1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_h0g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_h0g1" for hierarchy "Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf
    Info (12023): Found entity 1: mux_3hb File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/mux_3hb.tdf Line: 22
Info (12128): Elaborating entity "mux_3hb" for hierarchy "Level:u0|clearRom:clearPacman|altsyncram:altsyncram_component|altsyncram_h0g1:auto_generated|mux_3hb:mux2" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_h0g1.tdf Line: 40
Info (12128): Elaborating entity "Blinky" for hierarchy "Level:u0|Blinky:u0" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 85
Warning (10230): Verilog HDL assignment warning at Blinky.v(101): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 101
Warning (10230): Verilog HDL assignment warning at Blinky.v(102): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 102
Warning (10230): Verilog HDL assignment warning at Blinky.v(103): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 103
Warning (10230): Verilog HDL assignment warning at Blinky.v(104): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 104
Warning (10230): Verilog HDL assignment warning at Blinky.v(105): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 105
Warning (10230): Verilog HDL assignment warning at Blinky.v(106): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 106
Warning (10230): Verilog HDL assignment warning at Blinky.v(107): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 107
Warning (10230): Verilog HDL assignment warning at Blinky.v(108): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 108
Info (10264): Verilog HDL Case Statement information at Blinky.v(190): all case item expressions in this case statement are onehot File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 190
Info (10264): Verilog HDL Case Statement information at Blinky.v(238): all case item expressions in this case statement are onehot File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 238
Info (12128): Elaborating entity "randomDirection" for hierarchy "Level:u0|Blinky:u0|randomDirection:u1" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 185
Info (12128): Elaborating entity "LeftRightData" for hierarchy "Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Helper.v Line: 116
Info (12128): Elaborating entity "altsyncram" for hierarchy "Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/LeftRightData.v Line: 81
Info (12130): Elaborated megafunction instantiation "Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/LeftRightData.v Line: 81
Info (12133): Instantiated megafunction "Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/LeftRightData.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "LeftRightData.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2sg1.tdf
    Info (12023): Found entity 1: altsyncram_2sg1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_2sg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2sg1" for hierarchy "Level:u0|Blinky:u0|randomDirection:u1|LeftRightData:u0|altsyncram:altsyncram_component|altsyncram_2sg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "LeftRightDownData" for hierarchy "Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Helper.v Line: 117
Info (12128): Elaborating entity "altsyncram" for hierarchy "Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/LeftRightDownData.v Line: 81
Info (12130): Elaborated megafunction instantiation "Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/LeftRightDownData.v Line: 81
Info (12133): Instantiated megafunction "Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/LeftRightDownData.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "LeftRightDownData.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q9h1.tdf
    Info (12023): Found entity 1: altsyncram_q9h1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_q9h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q9h1" for hierarchy "Level:u0|Blinky:u0|randomDirection:u1|LeftRightDownData:u1|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dis" for hierarchy "Level:u0|Blinky:u0|dis:left" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 217
Info (12128): Elaborating entity "minvalue" for hierarchy "Level:u0|Blinky:u0|minvalue:bestdir" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Blinky.v Line: 223
Info (12128): Elaborating entity "Inky" for hierarchy "Level:u0|Inky:u1" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 86
Warning (10230): Verilog HDL assignment warning at Inky.v(66): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v Line: 66
Warning (10230): Verilog HDL assignment warning at Inky.v(67): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v Line: 67
Warning (10230): Verilog HDL assignment warning at Inky.v(68): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v Line: 68
Warning (10230): Verilog HDL assignment warning at Inky.v(69): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v Line: 69
Warning (10230): Verilog HDL assignment warning at Inky.v(70): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v Line: 70
Warning (10230): Verilog HDL assignment warning at Inky.v(71): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v Line: 71
Warning (10230): Verilog HDL assignment warning at Inky.v(72): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v Line: 72
Warning (10230): Verilog HDL assignment warning at Inky.v(73): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v Line: 73
Warning (10230): Verilog HDL assignment warning at Inky.v(156): truncated value with size 64 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v Line: 156
Info (10264): Verilog HDL Case Statement information at Inky.v(155): all case item expressions in this case statement are onehot File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v Line: 155
Info (10264): Verilog HDL Case Statement information at Inky.v(203): all case item expressions in this case statement are onehot File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Inky.v Line: 203
Info (12128): Elaborating entity "Pinky" for hierarchy "Level:u0|Pinky:u2" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 87
Warning (10230): Verilog HDL assignment warning at Pinky.v(63): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 63
Warning (10230): Verilog HDL assignment warning at Pinky.v(64): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 64
Warning (10230): Verilog HDL assignment warning at Pinky.v(65): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 65
Warning (10230): Verilog HDL assignment warning at Pinky.v(66): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 66
Warning (10230): Verilog HDL assignment warning at Pinky.v(67): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 67
Warning (10230): Verilog HDL assignment warning at Pinky.v(68): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 68
Warning (10230): Verilog HDL assignment warning at Pinky.v(69): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 69
Warning (10230): Verilog HDL assignment warning at Pinky.v(70): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 70
Warning (10230): Verilog HDL assignment warning at Pinky.v(153): truncated value with size 32 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 153
Warning (10230): Verilog HDL assignment warning at Pinky.v(164): truncated value with size 64 to match size of target (16) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 164
Info (10264): Verilog HDL Case Statement information at Pinky.v(152): all case item expressions in this case statement are onehot File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 152
Info (10264): Verilog HDL Case Statement information at Pinky.v(200): all case item expressions in this case statement are onehot File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Pinky.v Line: 200
Info (12128): Elaborating entity "Clyde" for hierarchy "Level:u0|Clyde:u3" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Level.v Line: 88
Warning (10230): Verilog HDL assignment warning at Clyde.v(65): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v Line: 65
Warning (10230): Verilog HDL assignment warning at Clyde.v(66): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v Line: 66
Warning (10230): Verilog HDL assignment warning at Clyde.v(67): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v Line: 67
Warning (10230): Verilog HDL assignment warning at Clyde.v(68): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v Line: 68
Warning (10230): Verilog HDL assignment warning at Clyde.v(69): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v Line: 69
Warning (10230): Verilog HDL assignment warning at Clyde.v(70): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v Line: 70
Warning (10230): Verilog HDL assignment warning at Clyde.v(71): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v Line: 71
Warning (10230): Verilog HDL assignment warning at Clyde.v(72): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v Line: 72
Warning (10230): Verilog HDL assignment warning at Clyde.v(73): truncated value with size 32 to match size of target (4) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v Line: 73
Info (10264): Verilog HDL Case Statement information at Clyde.v(163): all case item expressions in this case statement are onehot File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v Line: 163
Info (10264): Verilog HDL Case Statement information at Clyde.v(211): all case item expressions in this case statement are onehot File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/Clyde.v Line: 211
Info (12128): Elaborating entity "seg7_HEX0" for hierarchy "seg7_HEX0:hex0" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 571
Info (12128): Elaborating entity "graphicsNEW" for hierarchy "graphicsNEW:p1" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 588
Warning (10858): Verilog HDL warning at graphicsNEW.v(211): object blockclrEATEN used but never assigned File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 211
Warning (10858): Verilog HDL warning at graphicsNEW.v(212): object blockclrFRIGHT used but never assigned File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 212
Warning (10272): Verilog HDL Case Statement warning at graphicsNEW.v(198): case item expression covers a value already covered by a previous case item File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 198
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(276): truncated value with size 32 to match size of target (26) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 276
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(293): truncated value with size 32 to match size of target (8) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 293
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(296): truncated value with size 32 to match size of target (9) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 296
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(325): truncated value with size 32 to match size of target (8) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 325
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(328): truncated value with size 32 to match size of target (9) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 328
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(357): truncated value with size 32 to match size of target (8) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 357
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(360): truncated value with size 32 to match size of target (9) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 360
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(390): truncated value with size 32 to match size of target (8) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 390
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(393): truncated value with size 32 to match size of target (9) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 393
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(423): truncated value with size 32 to match size of target (8) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 423
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(426): truncated value with size 32 to match size of target (9) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 426
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(477): truncated value with size 32 to match size of target (8) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 477
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(481): truncated value with size 32 to match size of target (9) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 481
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(532): truncated value with size 32 to match size of target (8) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 532
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(536): truncated value with size 32 to match size of target (9) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 536
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(580): truncated value with size 32 to match size of target (8) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 580
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(584): truncated value with size 32 to match size of target (9) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 584
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(629): truncated value with size 32 to match size of target (8) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 629
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(633): truncated value with size 32 to match size of target (9) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 633
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(667): truncated value with size 32 to match size of target (8) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 667
Warning (10230): Verilog HDL assignment warning at graphicsNEW.v(670): truncated value with size 32 to match size of target (9) File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 670
Warning (10030): Net "blockclrEATEN" at graphicsNEW.v(211) has no driver or initial value, using a default initial value '0' File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 211
Warning (10030): Net "blockclrFRIGHT" at graphicsNEW.v(212) has no driver or initial value, using a default initial value '0' File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 212
Info (12128): Elaborating entity "rombackground" for hierarchy "graphicsNEW:p1|rombackground:u0" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 240
Info (12128): Elaborating entity "altsyncram" for hierarchy "graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rombackground.v Line: 81
Info (12130): Elaborated megafunction instantiation "graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rombackground.v Line: 81
Info (12133): Instantiated megafunction "graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rombackground.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "Untitled.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hig1.tdf
    Info (12023): Found entity 1: altsyncram_hig1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_hig1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_hig1" for hierarchy "graphicsNEW:p1|rombackground:u0|altsyncram:altsyncram_component|altsyncram_hig1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_PACMAN_right" for hierarchy "graphicsNEW:p1|rom_PACMAN_right:u1" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 242
Info (12128): Elaborating entity "altsyncram" for hierarchy "graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_right.v Line: 81
Info (12130): Elaborated megafunction instantiation "graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_right.v Line: 81
Info (12133): Instantiated megafunction "graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_right.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rsz_pacman_right.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q7h1.tdf
    Info (12023): Found entity 1: altsyncram_q7h1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_q7h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q7h1" for hierarchy "graphicsNEW:p1|rom_PACMAN_right:u1|altsyncram:altsyncram_component|altsyncram_q7h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_PACMAN_left" for hierarchy "graphicsNEW:p1|rom_PACMAN_left:u2" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 243
Info (12128): Elaborating entity "altsyncram" for hierarchy "graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_left.v Line: 81
Info (12130): Elaborated megafunction instantiation "graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_left.v Line: 81
Info (12133): Instantiated megafunction "graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_left.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rsz_pacman_left.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "196"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b4h1.tdf
    Info (12023): Found entity 1: altsyncram_b4h1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_b4h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b4h1" for hierarchy "graphicsNEW:p1|rom_PACMAN_left:u2|altsyncram:altsyncram_component|altsyncram_b4h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_PACMAN_up" for hierarchy "graphicsNEW:p1|rom_PACMAN_up:u3" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 244
Info (12128): Elaborating entity "altsyncram" for hierarchy "graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_up.v Line: 81
Info (12130): Elaborated megafunction instantiation "graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_up.v Line: 81
Info (12133): Instantiated megafunction "graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_up.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rsz_pacman_up (2).mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "196"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[0]|INIT_FILE The value assigned is rsz_pacman_up (2).mif and the valid value list is UNUSED|rsz_pacman_up (2).mif File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 294
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[1]|INIT_FILE The value assigned is rsz_pacman_up (2).mif and the valid value list is UNUSED|rsz_pacman_up (2).mif File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 297
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[2]|INIT_FILE The value assigned is rsz_pacman_up (2).mif and the valid value list is UNUSED|rsz_pacman_up (2).mif File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 300
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[3]|INIT_FILE The value assigned is rsz_pacman_up (2).mif and the valid value list is UNUSED|rsz_pacman_up (2).mif File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 303
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[4]|INIT_FILE The value assigned is rsz_pacman_up (2).mif and the valid value list is UNUSED|rsz_pacman_up (2).mif File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 306
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[5]|INIT_FILE The value assigned is rsz_pacman_up (2).mif and the valid value list is UNUSED|rsz_pacman_up (2).mif File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 309
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[6]|INIT_FILE The value assigned is rsz_pacman_up (2).mif and the valid value list is UNUSED|rsz_pacman_up (2).mif File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 312
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[7]|INIT_FILE The value assigned is rsz_pacman_up (2).mif and the valid value list is UNUSED|rsz_pacman_up (2).mif File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 315
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[8]|INIT_FILE The value assigned is rsz_pacman_up (2).mif and the valid value list is UNUSED|rsz_pacman_up (2).mif File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 318
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[9]|INIT_FILE The value assigned is rsz_pacman_up (2).mif and the valid value list is UNUSED|rsz_pacman_up (2).mif File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 321
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[10]|INIT_FILE The value assigned is rsz_pacman_up (2).mif and the valid value list is UNUSED|rsz_pacman_up (2).mif File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 324
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[11]|INIT_FILE The value assigned is rsz_pacman_up (2).mif and the valid value list is UNUSED|rsz_pacman_up (2).mif File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_83h1.tdf
    Info (12023): Found entity 1: altsyncram_83h1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_83h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_83h1" for hierarchy "graphicsNEW:p1|rom_PACMAN_up:u3|altsyncram:altsyncram_component|altsyncram_83h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_PACMAN_down" for hierarchy "graphicsNEW:p1|rom_PACMAN_down:u4" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 245
Info (12128): Elaborating entity "altsyncram" for hierarchy "graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_down.v Line: 81
Info (12130): Elaborated megafunction instantiation "graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_down.v Line: 81
Info (12133): Instantiated megafunction "graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_PACMAN_down.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rsz_pacman_down.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "196"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o4h1.tdf
    Info (12023): Found entity 1: altsyncram_o4h1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_o4h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o4h1" for hierarchy "graphicsNEW:p1|rom_PACMAN_down:u4|altsyncram:altsyncram_component|altsyncram_o4h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_BLUE_right" for hierarchy "graphicsNEW:p1|rom_BLUE_right:u5" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 247
Info (12128): Elaborating entity "altsyncram" for hierarchy "graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_right.v Line: 81
Info (12130): Elaborated megafunction instantiation "graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_right.v Line: 81
Info (12133): Instantiated megafunction "graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_right.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "blue_right_ghost.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "196"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s7h1.tdf
    Info (12023): Found entity 1: altsyncram_s7h1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_s7h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s7h1" for hierarchy "graphicsNEW:p1|rom_BLUE_right:u5|altsyncram:altsyncram_component|altsyncram_s7h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_BLUE_left" for hierarchy "graphicsNEW:p1|rom_BLUE_left:u6" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 248
Info (12128): Elaborating entity "altsyncram" for hierarchy "graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_left.v Line: 81
Info (12130): Elaborated megafunction instantiation "graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_left.v Line: 81
Info (12133): Instantiated megafunction "graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_left.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "blue_left_ghost.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "196"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_94h1.tdf
    Info (12023): Found entity 1: altsyncram_94h1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_94h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_94h1" for hierarchy "graphicsNEW:p1|rom_BLUE_left:u6|altsyncram:altsyncram_component|altsyncram_94h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_BLUE_up" for hierarchy "graphicsNEW:p1|rom_BLUE_up:u7" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 249
Info (12128): Elaborating entity "altsyncram" for hierarchy "graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_up.v Line: 81
Info (12130): Elaborated megafunction instantiation "graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_up.v Line: 81
Info (12133): Instantiated megafunction "graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_up.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "blue_up_ghost.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "196"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ug1.tdf
    Info (12023): Found entity 1: altsyncram_3ug1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_3ug1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3ug1" for hierarchy "graphicsNEW:p1|rom_BLUE_up:u7|altsyncram:altsyncram_component|altsyncram_3ug1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_BLUE_down" for hierarchy "graphicsNEW:p1|rom_BLUE_down:u8" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 250
Info (12128): Elaborating entity "altsyncram" for hierarchy "graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_down.v Line: 81
Info (12130): Elaborated megafunction instantiation "graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_down.v Line: 81
Info (12133): Instantiated megafunction "graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_BLUE_down.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "blue_down_ghost.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "196"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4h1.tdf
    Info (12023): Found entity 1: altsyncram_m4h1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_m4h1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m4h1" for hierarchy "graphicsNEW:p1|rom_BLUE_down:u8|altsyncram:altsyncram_component|altsyncram_m4h1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "rom_FRUIT" for hierarchy "graphicsNEW:p1|rom_FRUIT:u21" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/graphicsNEW.v Line: 267
Info (12128): Elaborating entity "altsyncram" for hierarchy "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_FRUIT.v Line: 81
Info (12130): Elaborated megafunction instantiation "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_FRUIT.v Line: 81
Info (12133): Instantiated megafunction "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/rom_FRUIT.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rsz_fruit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "196"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rhg1.tdf
    Info (12023): Found entity 1: altsyncram_rhg1 File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rhg1" for hierarchy "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "xout[16]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[15]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[14]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[13]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[12]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[11]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[10]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[9]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "yout[16]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[15]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[14]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[13]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[12]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[11]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[10]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[9]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[8]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "xout[16]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[15]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[14]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[13]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[12]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[11]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[10]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "xout[9]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 476
    Warning (12110): Net "yout[16]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[15]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[14]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[13]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[12]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[11]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[10]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[9]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
    Warning (12110): Net "yout[8]" is missing source, defaulting to GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 477
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated|q_a[0]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 34
        Warning (14320): Synthesized away node "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated|q_a[1]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 55
        Warning (14320): Synthesized away node "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated|q_a[2]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 76
        Warning (14320): Synthesized away node "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated|q_a[3]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 97
        Warning (14320): Synthesized away node "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated|q_a[4]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 118
        Warning (14320): Synthesized away node "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated|q_a[5]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 139
        Warning (14320): Synthesized away node "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated|q_a[6]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 160
        Warning (14320): Synthesized away node "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated|q_a[7]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 181
        Warning (14320): Synthesized away node "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated|q_a[8]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 202
        Warning (14320): Synthesized away node "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated|q_a[9]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 223
        Warning (14320): Synthesized away node "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated|q_a[10]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 244
        Warning (14320): Synthesized away node "graphicsNEW:p1|rom_FRUIT:u21|altsyncram:altsyncram_component|altsyncram_rhg1:auto_generated|q_a[11]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altsyncram_rhg1.tdf Line: 265
Warning (12241): 19 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 522
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 522
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 522
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 522
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 522
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 522
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 436
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 436
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 436
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 436
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 436
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 436
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 436
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 437
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 437
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 437
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 437
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 437
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 437
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 437
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 446
Info (286030): Timing-Driven Synthesis is running
Info (17049): 54 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/output_files/ghost_test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 430
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 430
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 430
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 430
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 429
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 429
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 429
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 429
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 429
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 429
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 429
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 429
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 429
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/main.v Line: 429
Info (21057): Implemented 4045 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 3376 logic cells
    Info (21064): Implemented 552 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 18 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 621 warnings
    Info: Peak virtual memory: 4939 megabytes
    Info: Processing ended: Wed Nov 27 13:50:22 2019
    Info: Elapsed time: 00:01:00
    Info: Total CPU time (on all processors): 00:01:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Urmil/OneDrive/Education/University/Work/Digital_Systems/Pacman/7-58-25th/Ghost_test/output_files/ghost_test.map.smsg.


