// Seed: 253252287
module module_0 ();
  wire id_1;
  logic [7:0] id_2;
  localparam id_3 = -1'd0;
  assign id_1 = id_2;
  localparam id_4 = !1;
  wire id_5;
  wire id_6 = id_6;
  assign id_2[-1&1] = id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd51
) (
    input  wor   id_0,
    input  tri1  id_1,
    input  uwire id_2,
    output tri0  _id_3,
    output wor   id_4,
    inout  wor   id_5
    , id_9,
    output tri   id_6,
    inout  wire  id_7
);
  logic [id_3 : -1 'd0] id_10 = 1;
  assign id_7 = -1;
  wire id_11;
  wire [(  1  ) : 1] id_12;
  logic id_13;
  module_0 modCall_1 ();
  wire id_14;
  wire id_15;
  wire id_16;
  ;
endmodule
