Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Jul 25 17:43:51 2017
| Host             : CCW-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file zynq_system_wrapper_power_routed.rpt -pb zynq_system_wrapper_power_summary_routed.pb
| Design           : zynq_system_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.005 |
| Dynamic (W)              | 1.839 |
| Device Static (W)        | 0.166 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 61.9  |
| Junction Temperature (C) | 48.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.060 |        7 |       --- |             --- |
| Slice Logic              |     0.019 |    19433 |       --- |             --- |
|   LUT as Logic           |     0.015 |     6728 |     53200 |           12.65 |
|   CARRY4                 |     0.002 |      392 |     13300 |            2.95 |
|   Register               |     0.001 |     9561 |    106400 |            8.99 |
|   LUT as Shift Register  |    <0.001 |      345 |     17400 |            1.98 |
|   F7/F8 Muxes            |    <0.001 |       42 |     53200 |            0.08 |
|   LUT as Distributed RAM |    <0.001 |       20 |     17400 |            0.11 |
|   Others                 |     0.000 |      926 |       --- |             --- |
| Signals                  |     0.023 |    14673 |       --- |             --- |
| Block RAM                |     0.016 |      8.5 |       140 |            6.07 |
| MMCM                     |     0.099 |        1 |         4 |           25.00 |
| DSPs                     |     0.006 |        9 |       220 |            4.09 |
| I/O                      |     0.074 |       22 |       200 |           11.00 |
| PS7                      |     1.541 |        1 |       --- |             --- |
| Static Power             |     0.166 |          |           |                 |
| Total                    |     2.005 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.142 |       0.124 |      0.018 |
| Vccaux    |       1.800 |     0.079 |       0.058 |      0.021 |
| Vcco33    |       3.300 |     0.022 |       0.021 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.764 |       0.730 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------+----------------------------------------------------------------------+-----------------+
| Clock         | Domain                                                               | Constraint (ns) |
+---------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0    | zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]       |            10.0 |
| clk_fpga_1    | zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]       |             7.0 |
| clk_fpga_2    | zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]       |             5.0 |
| hhclk         | zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_clk_s    |             6.7 |
| mmcm_fb_clk_s | zynq_system_i/hdmitx_clkgen_U/U0/USER_LOGIC_I/i_clkgen/mmcm_fb_clk_s |            55.0 |
+---------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                                                     | Power (W) |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| zynq_system_wrapper                                                                                                                                                                                                                      |     1.839 |
|   hd_iic_scl_iobuf                                                                                                                                                                                                                       |     0.000 |
|   hd_iic_sda_iobuf                                                                                                                                                                                                                       |     0.000 |
|   zynq_system_i                                                                                                                                                                                                                          |     1.765 |
|     axi_mem_intercon                                                                                                                                                                                                                     |     0.001 |
|       s00_couplers                                                                                                                                                                                                                       |     0.001 |
|         auto_pc                                                                                                                                                                                                                          |     0.001 |
|           inst                                                                                                                                                                                                                           |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                                                                                                                                                                 |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                                                                                                                                                        |     0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                                                                                                                                                  |    <0.001 |
|                   inst                                                                                                                                                                                                                   |    <0.001 |
|                     fifo_gen_inst                                                                                                                                                                                                        |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                                                      |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                                                     |    <0.001 |
|                           grf.rf                                                                                                                                                                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                     |    <0.001 |
|                               gr1.rfwft                                                                                                                                                                                                  |    <0.001 |
|                               grss.rsts                                                                                                                                                                                                  |    <0.001 |
|                               rpntr                                                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                     |    <0.001 |
|                               gwss.wsts                                                                                                                                                                                                  |    <0.001 |
|                               wpntr                                                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                                                        |    <0.001 |
|                               gdm.dm                                                                                                                                                                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                                                                                                                                                         |    <0.001 |
|                             rstblk                                                                                                                                                                                                       |    <0.001 |
|     axi_mem_intercon_1                                                                                                                                                                                                                   |     0.006 |
|       m00_couplers                                                                                                                                                                                                                       |     0.003 |
|         auto_pc                                                                                                                                                                                                                          |     0.003 |
|           inst                                                                                                                                                                                                                           |     0.003 |
|             gen_axi4_axi3.axi3_conv_inst                                                                                                                                                                                                 |     0.003 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                                                                                                                                                        |     0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                                                                                                                                                  |    <0.001 |
|                   inst                                                                                                                                                                                                                   |    <0.001 |
|                     fifo_gen_inst                                                                                                                                                                                                        |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                                                      |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                                                     |    <0.001 |
|                           grf.rf                                                                                                                                                                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                     |    <0.001 |
|                               gr1.rfwft                                                                                                                                                                                                  |    <0.001 |
|                               grss.rsts                                                                                                                                                                                                  |    <0.001 |
|                               rpntr                                                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                     |    <0.001 |
|                               gwss.wsts                                                                                                                                                                                                  |    <0.001 |
|                               wpntr                                                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                                                        |    <0.001 |
|                               gdm.dm                                                                                                                                                                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                                                                                                                                                         |    <0.001 |
|                             rstblk                                                                                                                                                                                                       |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                                                                                                                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                                                                                                                                                  |     0.002 |
|                 USE_BURSTS.cmd_queue                                                                                                                                                                                                     |    <0.001 |
|                   inst                                                                                                                                                                                                                   |    <0.001 |
|                     fifo_gen_inst                                                                                                                                                                                                        |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                                                      |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                                                     |    <0.001 |
|                           grf.rf                                                                                                                                                                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                     |    <0.001 |
|                               gr1.rfwft                                                                                                                                                                                                  |    <0.001 |
|                               grss.rsts                                                                                                                                                                                                  |    <0.001 |
|                               rpntr                                                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                     |    <0.001 |
|                               gwss.wsts                                                                                                                                                                                                  |    <0.001 |
|                               wpntr                                                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                                                        |    <0.001 |
|                               gdm.dm                                                                                                                                                                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                                                                                                                                         |    <0.001 |
|                             rstblk                                                                                                                                                                                                       |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                                                                                                                                                |    <0.001 |
|                   inst                                                                                                                                                                                                                   |    <0.001 |
|                     fifo_gen_inst                                                                                                                                                                                                        |    <0.001 |
|                       inst_fifo_gen                                                                                                                                                                                                      |    <0.001 |
|                         gconvfifo.rf                                                                                                                                                                                                     |    <0.001 |
|                           grf.rf                                                                                                                                                                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                     |    <0.001 |
|                               gr1.rfwft                                                                                                                                                                                                  |    <0.001 |
|                               grss.rsts                                                                                                                                                                                                  |    <0.001 |
|                               rpntr                                                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                     |    <0.001 |
|                               gwss.wsts                                                                                                                                                                                                  |    <0.001 |
|                               wpntr                                                                                                                                                                                                      |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                                                                                                                                        |    <0.001 |
|                               gdm.dm                                                                                                                                                                                                     |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                                                                                                                                         |    <0.001 |
|                             rstblk                                                                                                                                                                                                       |    <0.001 |
|               USE_WRITE.write_data_inst                                                                                                                                                                                                  |    <0.001 |
|       xbar                                                                                                                                                                                                                               |     0.003 |
|         inst                                                                                                                                                                                                                             |     0.003 |
|           gen_samd.crossbar_samd                                                                                                                                                                                                         |     0.003 |
|             addr_arbiter_ar                                                                                                                                                                                                              |    <0.001 |
|             addr_arbiter_aw                                                                                                                                                                                                              |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                                                                                                                                           |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                                                                                                                                                 |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                                                                                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                                           |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                                                                                                                                             |    <0.001 |
|               b_pipe                                                                                                                                                                                                                     |    <0.001 |
|               r_pipe                                                                                                                                                                                                                     |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                                                                                                                                                 |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                                                                                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                                           |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                                                                                                                                             |    <0.001 |
|               b_pipe                                                                                                                                                                                                                     |    <0.001 |
|               r_pipe                                                                                                                                                                                                                     |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                                                                                                                                              |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                                                                                                                                             |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                                                                                                                                               |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                                                                                                                                               |    <0.001 |
|               wrouter_aw_fifo                                                                                                                                                                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                                                                                                                                           |    <0.001 |
|             splitter_aw_mi                                                                                                                                                                                                               |    <0.001 |
|     filter_top_U                                                                                                                                                                                                                         |     0.011 |
|       inst                                                                                                                                                                                                                               |     0.011 |
|         INPUT_STREAM_if_U                                                                                                                                                                                                                |    <0.001 |
|           isif_fifo                                                                                                                                                                                                                      |    <0.001 |
|           rs                                                                                                                                                                                                                             |    <0.001 |
|         OUTPUT_STREAM_if_U                                                                                                                                                                                                               |    <0.001 |
|           osif_fifo                                                                                                                                                                                                                      |    <0.001 |
|           rs                                                                                                                                                                                                                             |    <0.001 |
|         filter_core_U                                                                                                                                                                                                                    |     0.010 |
|           filter_linebuf_i_U                                                                                                                                                                                                             |     0.004 |
|             i_lineRam_U0                                                                                                                                                                                                                 |    <0.001 |
|             i_lineRam_U1                                                                                                                                                                                                                 |     0.001 |
|             i_lineRam_U2                                                                                                                                                                                                                 |    <0.001 |
|             i_lineRam_U3                                                                                                                                                                                                                 |    <0.001 |
|           filter_linebuf_o_U                                                                                                                                                                                                             |     0.002 |
|             o_lineRam_U0                                                                                                                                                                                                                 |     0.002 |
|           filter_rgb2y_U                                                                                                                                                                                                                 |    <0.001 |
|     filter_vdma_U                                                                                                                                                                                                                        |     0.036 |
|       U0                                                                                                                                                                                                                                 |     0.036 |
|         AXI_LITE_REG_INTERFACE_I                                                                                                                                                                                                         |     0.006 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                                                                                                                  |     0.006 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                                                                                                                                                               |    <0.001 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                                                                                                                                                               |    <0.001 |
|         GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_0_5 |    <0.001 |
|         GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_7_6_9 |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                                                                                                                                                         |     0.002 |
|           I_CMDSTS                                                                                                                                                                                                                       |    <0.001 |
|           I_SM                                                                                                                                                                                                                           |    <0.001 |
|           I_STS_MNGR                                                                                                                                                                                                                     |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                                                                                                                                                |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                                                                                                                                                      |    <0.001 |
|           VIDEO_REG_I                                                                                                                                                                                                                    |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                                                                                                                                         |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                                                                                                                                                   |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                                                                                                                                              |     0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                                                                                                                                                                  |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                                                                                                                                                                 |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I                                                                                                                                                                       |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF                                                                                                                                                             |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I                                                                                                                                                                        |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                                                                                                                                                                         |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO                                                                                                                                              |    <0.001 |
|             fg_builtin_fifo_inst                                                                                                                                                                                                         |    <0.001 |
|               inst_fifo_gen                                                                                                                                                                                                              |    <0.001 |
|                 gconvfifo.rf                                                                                                                                                                                                             |    <0.001 |
|                   gbi.bi                                                                                                                                                                                                                 |    <0.001 |
|                     g7ser_birst.rstbt                                                                                                                                                                                                    |    <0.001 |
|                     v7_bi_fifo.fblk                                                                                                                                                                                                      |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                                                                                                                                                                       |    <0.001 |
|                         gonep.inst_prim                                                                                                                                                                                                  |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                                                                                                                                               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                                                                                                                                                         |     0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                                                                                                                                                |    <0.001 |
|           I_DMA_REGISTER                                                                                                                                                                                                                 |    <0.001 |
|           LITE_READ_MUX_I                                                                                                                                                                                                                |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                                                                                                                                                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                                                                                                                                                                 |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                                                                                                                                                               |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                                                                                                                                              |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                                                                                                                                                    |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I                                                                                                                                                 |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I                                                                                                                                               |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I                                                                                                                                                    |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF                                                                                                                                                                    |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                                                                                                                                                     |     0.003 |
|           I_CMDSTS                                                                                                                                                                                                                       |    <0.001 |
|           I_SM                                                                                                                                                                                                                           |    <0.001 |
|             GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF                                                                                                                                  |    <0.001 |
|           I_STS_MNGR                                                                                                                                                                                                                     |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                                                                                                                                                |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I                                                                                                                                                                                     |    <0.001 |
|           VIDEO_REG_I                                                                                                                                                                                                                    |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                                                                                                                                         |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                                                                                                                                                   |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                                                                                                                                                              |     0.002 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF                                                                                                                                                     |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF                                                                                                                                             |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF                                                                                                                                                |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I                                                                                                                                                            |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO                                                                                                                       |    <0.001 |
|             fg_builtin_fifo_inst                                                                                                                                                                                                         |    <0.001 |
|               inst_fifo_gen                                                                                                                                                                                                              |    <0.001 |
|                 gconvfifo.rf                                                                                                                                                                                                             |    <0.001 |
|                   gbi.bi                                                                                                                                                                                                                 |    <0.001 |
|                     g7ser_birst.rstbt                                                                                                                                                                                                    |    <0.001 |
|                     v7_bi_fifo.fblk                                                                                                                                                                                                      |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                                                                                                                                                                       |    <0.001 |
|                         gonep.inst_prim                                                                                                                                                                                                  |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                                                                                                                                                         |     0.002 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                                                                                                                                                |     0.001 |
|           I_DMA_REGISTER                                                                                                                                                                                                                 |    <0.001 |
|           LITE_READ_MUX_I                                                                                                                                                                                                                |     0.000 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                                                                                                                                                     |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                                                                                                                                                 |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                                                                                                                                                               |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                                                                                                                                              |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                                                                                                                                                    |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                                                                                                                                                 |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                                                                                                                                                |     0.015 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                                                                                                              |     0.006 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                                                                                                                                                  |     0.003 |
|               I_DATA_FIFO                                                                                                                                                                                                                |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                              |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                      |     0.003 |
|                     inst_fifo_gen                                                                                                                                                                                                        |     0.003 |
|                       gconvfifo.rf                                                                                                                                                                                                       |     0.003 |
|                         grf.rf                                                                                                                                                                                                           |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                       |    <0.001 |
|                             gr1.rfwft                                                                                                                                                                                                    |    <0.001 |
|                             grss.gdc.dc                                                                                                                                                                                                  |    <0.001 |
|                               gsym_dc.dc                                                                                                                                                                                                 |    <0.001 |
|                             grss.rsts                                                                                                                                                                                                    |    <0.001 |
|                             rpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                       |    <0.001 |
|                             gwss.wsts                                                                                                                                                                                                    |    <0.001 |
|                             wpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                          |     0.003 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                     |     0.003 |
|                               inst_blk_mem_gen                                                                                                                                                                                           |     0.003 |
|                                 gnativebmg.native_blk_mem_gen                                                                                                                                                                            |     0.003 |
|                                   valid.cstr                                                                                                                                                                                             |     0.003 |
|                                     ramloop[0].ram.r                                                                                                                                                                                     |     0.003 |
|                                       prim_noinit.ram                                                                                                                                                                                    |     0.003 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                                                                                                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_ADDR_CNTL                                                                                                                                                                                                                  |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_MSTR_PCC                                                                                                                                                                                                                   |     0.002 |
|             I_RD_DATA_CNTL                                                                                                                                                                                                               |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                                                                                                                                            |    <0.001 |
|             I_RESET                                                                                                                                                                                                                      |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                                                                                                                                              |     0.009 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                                                                                                                                          |     0.003 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                                                                                                                                      |    <0.001 |
|               I_DATA_FIFO                                                                                                                                                                                                                |     0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                              |     0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                      |     0.001 |
|                     inst_fifo_gen                                                                                                                                                                                                        |     0.001 |
|                       gconvfifo.rf                                                                                                                                                                                                       |     0.001 |
|                         grf.rf                                                                                                                                                                                                           |     0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                       |    <0.001 |
|                             gr1.rfwft                                                                                                                                                                                                    |    <0.001 |
|                             grss.rsts                                                                                                                                                                                                    |    <0.001 |
|                             rpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                       |    <0.001 |
|                             gwss.wsts                                                                                                                                                                                                    |    <0.001 |
|                             wpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                          |     0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                                                                                                                                                     |     0.001 |
|                               inst_blk_mem_gen                                                                                                                                                                                           |     0.001 |
|                                 gnativebmg.native_blk_mem_gen                                                                                                                                                                            |     0.001 |
|                                   valid.cstr                                                                                                                                                                                             |     0.001 |
|                                     ramloop[0].ram.r                                                                                                                                                                                     |     0.001 |
|                                       prim_noinit.ram                                                                                                                                                                                    |     0.001 |
|               I_XD_FIFO                                                                                                                                                                                                                  |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                                                                                                                                          |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                                                                                                                                      |    <0.001 |
|                     inst_fifo_gen                                                                                                                                                                                                        |    <0.001 |
|                       gconvfifo.rf                                                                                                                                                                                                       |    <0.001 |
|                         grf.rf                                                                                                                                                                                                           |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                                                                                                                                       |    <0.001 |
|                             grhf.rhf                                                                                                                                                                                                     |    <0.001 |
|                             grss.gdc.dc                                                                                                                                                                                                  |    <0.001 |
|                               gsym_dc.dc                                                                                                                                                                                                 |    <0.001 |
|                             grss.rsts                                                                                                                                                                                                    |    <0.001 |
|                             rpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                                                                                                                                       |    <0.001 |
|                             gwss.wsts                                                                                                                                                                                                    |    <0.001 |
|                             wpntr                                                                                                                                                                                                        |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                                                                                                                                          |    <0.001 |
|                             gdm.dm                                                                                                                                                                                                       |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                                                                                                                                        |     0.002 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                                                                                                                                       |     0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                                                                                                                                         |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                                                                                                                                                         |    <0.001 |
|                 I_TSTRB_FIFO                                                                                                                                                                                                             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                                                                                                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                                                                                                                                                       |    <0.001 |
|                 SLICE_INSERTION                                                                                                                                                                                                          |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                                                                                                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_ADDR_CNTL                                                                                                                                                                                                                  |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_RESET                                                                                                                                                                                                                      |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                                                                                                                                         |    <0.001 |
|             I_WR_DATA_CNTL                                                                                                                                                                                                               |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                                                                                                                                            |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                                                                                                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                                                                                                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|         I_RST_MODULE                                                                                                                                                                                                                     |     0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                                                                                                                                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                                                                                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                                                                                                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                                                                                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                                                                                                                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                                                                                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                                                                                                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                                                                                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                                                                                                                                           |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                                                                                                                                         |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                                                                                                                                         |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                                                                                                                                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                                                                                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                                                                                                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                                                                                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                                                                                                                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                                                                                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                                                                                                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                                                                                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                                                                                                                                           |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                                                                                                                                         |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                                                                                                                                         |    <0.001 |
|     hdmitx_U                                                                                                                                                                                                                             |     0.039 |
|       inst                                                                                                                                                                                                                               |     0.039 |
|         i_tx_core                                                                                                                                                                                                                        |     0.029 |
|           i_csc_RGB2CrYCb                                                                                                                                                                                                                |     0.018 |
|             i_csc_1_Cb                                                                                                                                                                                                                   |     0.006 |
|               i_add_c4                                                                                                                                                                                                                   |     0.003 |
|               i_mul_c1                                                                                                                                                                                                                   |    <0.001 |
|                 i_mult_macro                                                                                                                                                                                                             |    <0.001 |
|               i_mul_c2                                                                                                                                                                                                                   |    <0.001 |
|                 i_mult_macro                                                                                                                                                                                                             |    <0.001 |
|               i_mul_c3                                                                                                                                                                                                                   |     0.001 |
|                 i_mult_macro                                                                                                                                                                                                             |     0.001 |
|             i_csc_1_Cr                                                                                                                                                                                                                   |     0.006 |
|               i_add_c4                                                                                                                                                                                                                   |     0.004 |
|               i_mul_c1                                                                                                                                                                                                                   |    <0.001 |
|                 i_mult_macro                                                                                                                                                                                                             |    <0.001 |
|               i_mul_c2                                                                                                                                                                                                                   |     0.001 |
|                 i_mult_macro                                                                                                                                                                                                             |    <0.001 |
|               i_mul_c3                                                                                                                                                                                                                   |    <0.001 |
|                 i_mult_macro                                                                                                                                                                                                             |    <0.001 |
|             i_csc_1_Y                                                                                                                                                                                                                    |     0.005 |
|               i_add_c4                                                                                                                                                                                                                   |     0.003 |
|               i_mul_c1                                                                                                                                                                                                                   |    <0.001 |
|                 i_mult_macro                                                                                                                                                                                                             |    <0.001 |
|               i_mul_c2                                                                                                                                                                                                                   |    <0.001 |
|                 i_mult_macro                                                                                                                                                                                                             |    <0.001 |
|               i_mul_c3                                                                                                                                                                                                                   |    <0.001 |
|                 i_mult_macro                                                                                                                                                                                                             |    <0.001 |
|           i_mem                                                                                                                                                                                                                          |     0.006 |
|           i_ss_444to422                                                                                                                                                                                                                  |     0.002 |
|         i_up                                                                                                                                                                                                                             |     0.007 |
|           i_hdmi_clock_mon                                                                                                                                                                                                               |     0.001 |
|           i_hdmi_rst_reg                                                                                                                                                                                                                 |    <0.001 |
|           i_hdmi_xfer_cntrl                                                                                                                                                                                                              |     0.003 |
|           i_hdmi_xfer_status                                                                                                                                                                                                             |    <0.001 |
|           i_vdma_rst_reg                                                                                                                                                                                                                 |    <0.001 |
|           i_vdma_xfer_status                                                                                                                                                                                                             |    <0.001 |
|         i_up_axi                                                                                                                                                                                                                         |     0.002 |
|         i_vdma                                                                                                                                                                                                                           |     0.001 |
|     hdmitx_clkgen_U                                                                                                                                                                                                                      |     0.103 |
|       U0                                                                                                                                                                                                                                 |     0.103 |
|         AXI_LITE_IPIF_I                                                                                                                                                                                                                  |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                                                                                                                             |    <0.001 |
|             I_DECODER                                                                                                                                                                                                                    |    <0.001 |
|         USER_LOGIC_I                                                                                                                                                                                                                     |     0.103 |
|           i_clkgen                                                                                                                                                                                                                       |     0.103 |
|     hdmitx_iic_U                                                                                                                                                                                                                         |     0.003 |
|       U0                                                                                                                                                                                                                                 |     0.003 |
|         X_IIC                                                                                                                                                                                                                            |     0.003 |
|           DYN_MASTER_I                                                                                                                                                                                                                   |    <0.001 |
|           FILTER_I                                                                                                                                                                                                                       |    <0.001 |
|             SCL_DEBOUNCE                                                                                                                                                                                                                 |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                                                                                                                                                          |    <0.001 |
|             SDA_DEBOUNCE                                                                                                                                                                                                                 |    <0.001 |
|               INPUT_DOUBLE_REGS                                                                                                                                                                                                          |    <0.001 |
|           IIC_CONTROL_I                                                                                                                                                                                                                  |    <0.001 |
|             BITCNT                                                                                                                                                                                                                       |    <0.001 |
|             CLKCNT                                                                                                                                                                                                                       |    <0.001 |
|             I2CDATA_REG                                                                                                                                                                                                                  |    <0.001 |
|             I2CHEADER_REG                                                                                                                                                                                                                |    <0.001 |
|             SETUP_CNT                                                                                                                                                                                                                    |    <0.001 |
|           READ_FIFO_I                                                                                                                                                                                                                    |    <0.001 |
|           REG_INTERFACE_I                                                                                                                                                                                                                |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                                                                                                                                                                              |    <0.001 |
|           WRITE_FIFO_I                                                                                                                                                                                                                   |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                                                                                                                                                                |    <0.001 |
|             AXI_LITE_IPIF_I                                                                                                                                                                                                              |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                                                                                                                                                         |    <0.001 |
|                 I_DECODER                                                                                                                                                                                                                |    <0.001 |
|             X_INTERRUPT_CONTROL                                                                                                                                                                                                          |    <0.001 |
|             X_SOFT_RESET                                                                                                                                                                                                                 |    <0.001 |
|     hdmitx_vdma_U                                                                                                                                                                                                                        |     0.014 |
|       U0                                                                                                                                                                                                                                 |     0.014 |
|         AXI_LITE_REG_INTERFACE_I                                                                                                                                                                                                         |     0.003 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                                                                                                                                                  |     0.003 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                                                                                                                                                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                                                                                                                                                         |     0.002 |
|           I_CMDSTS                                                                                                                                                                                                                       |    <0.001 |
|           I_SM                                                                                                                                                                                                                           |    <0.001 |
|           I_STS_MNGR                                                                                                                                                                                                                     |    <0.001 |
|           VIDEO_GENLOCK_I                                                                                                                                                                                                                |    <0.001 |
|             DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                                                                                                                                                      |     0.000 |
|           VIDEO_REG_I                                                                                                                                                                                                                    |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                                                                                                                                         |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                                                                                                                                                   |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                                                                                                                                              |     0.003 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                                                                                                                                                                 |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I                                                                                                                                                                       |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF                                                                                                                                                             |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I                                                                                                                                                                        |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                                                                                                                                                                         |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO                                                                                                                                              |     0.002 |
|             fg_builtin_fifo_inst                                                                                                                                                                                                         |     0.002 |
|               inst_fifo_gen                                                                                                                                                                                                              |     0.002 |
|                 gconvfifo.rf                                                                                                                                                                                                             |     0.002 |
|                   gbi.bi                                                                                                                                                                                                                 |     0.002 |
|                     g7ser_birst.rstbt                                                                                                                                                                                                    |    <0.001 |
|                     v7_bi_fifo.fblk                                                                                                                                                                                                      |     0.002 |
|                       gextw[1].gnll_fifo.inst_extd                                                                                                                                                                                       |     0.002 |
|                         gonep.inst_prim                                                                                                                                                                                                  |     0.002 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                                                                                                                                               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                                                                                                                                                         |     0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                                                                                                                                                |    <0.001 |
|           I_DMA_REGISTER                                                                                                                                                                                                                 |    <0.001 |
|           LITE_READ_MUX_I                                                                                                                                                                                                                |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                                                                                                                                                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                                                                                                                                                                 |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                                                                                                                                                               |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                                                                                                                                              |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                                                                                                                                                    |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                                                                                                                                                 |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                                                                                                                                                |     0.003 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                                                                                                                                              |     0.003 |
|             I_ADDR_CNTL                                                                                                                                                                                                                  |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                                                                                                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_CMD_STATUS                                                                                                                                                                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                                                                                                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|               I_CMD_FIFO                                                                                                                                                                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_MSTR_PCC                                                                                                                                                                                                                   |     0.001 |
|             I_RD_DATA_CNTL                                                                                                                                                                                                               |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                                                                                                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                                                                                                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                                                                                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                                                                                                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                                                                                                                                                         |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                                                                                                                                            |    <0.001 |
|             I_RESET                                                                                                                                                                                                                      |    <0.001 |
|         I_RST_MODULE                                                                                                                                                                                                                     |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                                                                                                                                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                                                                                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                                                                                                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                                                                                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                                                                                                                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                                                                                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                                                                                                                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                                                                                                                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                                                                                                                                           |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                                                                                                                                         |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                                                                                                                                         |    <0.001 |
|     processing_system7_0                                                                                                                                                                                                                 |     1.543 |
|       inst                                                                                                                                                                                                                               |     1.543 |
|     processing_system7_0_axi_periph                                                                                                                                                                                                      |     0.008 |
|       s00_couplers                                                                                                                                                                                                                       |     0.007 |
|         auto_pc                                                                                                                                                                                                                          |     0.007 |
|           inst                                                                                                                                                                                                                           |     0.007 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                                                                                                                                         |     0.007 |
|               RD.ar_channel_0                                                                                                                                                                                                            |     0.001 |
|                 ar_cmd_fsm_0                                                                                                                                                                                                             |    <0.001 |
|                 cmd_translator_0                                                                                                                                                                                                         |    <0.001 |
|                   incr_cmd_0                                                                                                                                                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                                                                                                                                                             |    <0.001 |
|               RD.r_channel_0                                                                                                                                                                                                             |     0.002 |
|                 rd_data_fifo_0                                                                                                                                                                                                           |     0.001 |
|                 transaction_fifo_0                                                                                                                                                                                                       |    <0.001 |
|               SI_REG                                                                                                                                                                                                                     |     0.002 |
|                 ar_pipe                                                                                                                                                                                                                  |    <0.001 |
|                 aw_pipe                                                                                                                                                                                                                  |    <0.001 |
|                 b_pipe                                                                                                                                                                                                                   |    <0.001 |
|                 r_pipe                                                                                                                                                                                                                   |    <0.001 |
|               WR.aw_channel_0                                                                                                                                                                                                            |     0.001 |
|                 aw_cmd_fsm_0                                                                                                                                                                                                             |    <0.001 |
|                 cmd_translator_0                                                                                                                                                                                                         |    <0.001 |
|                   incr_cmd_0                                                                                                                                                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                                                                                                                                                             |    <0.001 |
|               WR.b_channel_0                                                                                                                                                                                                             |    <0.001 |
|                 bid_fifo_0                                                                                                                                                                                                               |    <0.001 |
|                 bresp_fifo_0                                                                                                                                                                                                             |    <0.001 |
|       xbar                                                                                                                                                                                                                               |     0.001 |
|         inst                                                                                                                                                                                                                             |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                                                                                                                                       |     0.001 |
|             addr_arbiter_inst                                                                                                                                                                                                            |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                                                                                                                                 |    <0.001 |
|             reg_slice_r                                                                                                                                                                                                                  |    <0.001 |
|             splitter_ar                                                                                                                                                                                                                  |    <0.001 |
|             splitter_aw                                                                                                                                                                                                                  |    <0.001 |
|     rst_processing_system7_0_100M                                                                                                                                                                                                        |    <0.001 |
|       U0                                                                                                                                                                                                                                 |    <0.001 |
|         EXT_LPF                                                                                                                                                                                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                                                                                                      |    <0.001 |
|         SEQ                                                                                                                                                                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                                                                                                                                                                    |    <0.001 |
|     rst_processing_system7_0_142M                                                                                                                                                                                                        |    <0.001 |
|       U0                                                                                                                                                                                                                                 |    <0.001 |
|         EXT_LPF                                                                                                                                                                                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                                                                                                                      |    <0.001 |
|         SEQ                                                                                                                                                                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                                                                                                                                                                    |    <0.001 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


