{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429209968055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429209968055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 16 19:46:07 2015 " "Processing started: Thu Apr 16 19:46:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429209968055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429209968055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synth -c synth --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off synth -c synth --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429209968055 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429209968369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_50_100o.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_50_100o.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50_100o " "Found entity 1: pll_50_100o" {  } { { "pll_50_100o.v" "" { Text "C:/Users/elca/FPGA/pll_50_100o.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429209968416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429209968416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine.v 1 1 " "Found 1 design units, including 1 entities, in source file sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine " "Found entity 1: sine" {  } { { "sine.v" "" { Text "C:/Users/elca/FPGA/sine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429209968416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429209968416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_approx.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_approx.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_approx " "Found entity 1: sine_approx" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/FPGA/sine_approx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429209968431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429209968431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synth.v 1 1 " "Found 1 design units, including 1 entities, in source file synth.v" { { "Info" "ISGN_ENTITY_NAME" "1 synth " "Found entity 1: synth" {  } { { "synth.v" "" { Text "C:/Users/elca/FPGA/synth.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429209968431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429209968431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.v 0 0 " "Found 0 design units, including 0 entities, in source file constants.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429209968431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator " "Found entity 1: oscillator" {  } { { "oscillator.v" "" { Text "C:/Users/elca/FPGA/oscillator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429209968447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429209968447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file oscillator_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator_tb " "Found entity 1: oscillator_tb" {  } { { "oscillator_tb.v" "" { Text "C:/Users/elca/FPGA/oscillator_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429209968447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429209968447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synth " "Elaborating entity \"synth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429209968494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator_tb oscillator_tb:OTB " "Elaborating entity \"oscillator_tb\" for hierarchy \"oscillator_tb:OTB\"" {  } { { "synth.v" "OTB" { Text "C:/Users/elca/FPGA/synth.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator_tb:OTB\|oscillator:OSC0 " "Elaborating entity \"oscillator\" for hierarchy \"oscillator_tb:OTB\|oscillator:OSC0\"" {  } { { "oscillator_tb.v" "OSC0" { Text "C:/Users/elca/FPGA/oscillator_tb.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 oscillator.v(24) " "Verilog HDL assignment warning at oscillator.v(24): truncated value with size 32 to match size of target (18)" {  } { { "oscillator.v" "" { Text "C:/Users/elca/FPGA/oscillator.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429209968525 "|synth|oscillator_tb:OTB|oscillator:OSC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 oscillator.v(25) " "Verilog HDL assignment warning at oscillator.v(25): truncated value with size 32 to match size of target (18)" {  } { { "oscillator.v" "" { Text "C:/Users/elca/FPGA/oscillator.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429209968525 "|synth|oscillator_tb:OTB|oscillator:OSC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 oscillator.v(35) " "Verilog HDL assignment warning at oscillator.v(35): truncated value with size 32 to match size of target (18)" {  } { { "oscillator.v" "" { Text "C:/Users/elca/FPGA/oscillator.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429209968525 "|synth|oscillator_tb:OTB|oscillator:OSC0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 oscillator.v(46) " "Verilog HDL assignment warning at oscillator.v(46): truncated value with size 32 to match size of target (13)" {  } { { "oscillator.v" "" { Text "C:/Users/elca/FPGA/oscillator.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429209968525 "|synth|oscillator_tb:OTB|oscillator:OSC0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_approx oscillator_tb:OTB\|oscillator:OSC0\|sine_approx:SA0 " "Elaborating entity \"sine_approx\" for hierarchy \"oscillator_tb:OTB\|oscillator:OSC0\|sine_approx:SA0\"" {  } { { "oscillator.v" "SA0" { Text "C:/Users/elca/FPGA/oscillator.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sine_approx.v(20) " "Verilog HDL assignment warning at sine_approx.v(20): truncated value with size 32 to match size of target (16)" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/FPGA/sine_approx.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429209968541 "|synth|oscillator_tb:OTB|oscillator:OSC0|sine_approx:SA0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 sine_approx.v(36) " "Verilog HDL assignment warning at sine_approx.v(36): truncated value with size 32 to match size of target (12)" {  } { { "sine_approx.v" "" { Text "C:/Users/elca/FPGA/sine_approx.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429209968541 "|synth|oscillator_tb:OTB|oscillator:OSC0|sine_approx:SA0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine oscillator_tb:OTB\|oscillator:OSC0\|sine_approx:SA0\|sine:S1 " "Elaborating entity \"sine\" for hierarchy \"oscillator_tb:OTB\|oscillator:OSC0\|sine_approx:SA0\|sine:S1\"" {  } { { "sine_approx.v" "S1" { Text "C:/Users/elca/FPGA/sine_approx.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram oscillator_tb:OTB\|oscillator:OSC0\|sine_approx:SA0\|sine:S1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"oscillator_tb:OTB\|oscillator:OSC0\|sine_approx:SA0\|sine:S1\|altsyncram:altsyncram_component\"" {  } { { "sine.v" "altsyncram_component" { Text "C:/Users/elca/FPGA/sine.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "oscillator_tb:OTB\|oscillator:OSC0\|sine_approx:SA0\|sine:S1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"oscillator_tb:OTB\|oscillator:OSC0\|sine_approx:SA0\|sine:S1\|altsyncram:altsyncram_component\"" {  } { { "sine.v" "" { Text "C:/Users/elca/FPGA/sine.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429209968603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "oscillator_tb:OTB\|oscillator:OSC0\|sine_approx:SA0\|sine:S1\|altsyncram:altsyncram_component " "Instantiated megafunction \"oscillator_tb:OTB\|oscillator:OSC0\|sine_approx:SA0\|sine:S1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file half_sin.mif " "Parameter \"init_file\" = \"half_sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968619 ""}  } { { "sine.v" "" { Text "C:/Users/elca/FPGA/sine.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1429209968619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ae71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ae71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ae71 " "Found entity 1: altsyncram_ae71" {  } { { "db/altsyncram_ae71.tdf" "" { Text "C:/Users/elca/FPGA/db/altsyncram_ae71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429209968666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429209968666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ae71 oscillator_tb:OTB\|oscillator:OSC0\|sine_approx:SA0\|sine:S1\|altsyncram:altsyncram_component\|altsyncram_ae71:auto_generated " "Elaborating entity \"altsyncram_ae71\" for hierarchy \"oscillator_tb:OTB\|oscillator:OSC0\|sine_approx:SA0\|sine:S1\|altsyncram:altsyncram_component\|altsyncram_ae71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429209968666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429209968828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 16 19:46:08 2015 " "Processing ended: Thu Apr 16 19:46:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429209968828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429209968828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429209968828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429209968828 ""}
