<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-26T23:29:11.583+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-26T23:22:13.813+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-26T23:17:47.095+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-26T23:17:06.239+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-26T23:08:16.542+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-26T23:06:06.235+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-26T23:05:01.986+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T18:01:56.310+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T18:01:38.133+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T18:01:00.663+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T18:00:34.605+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:59:12.787+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:58:58.300+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:58:05.032+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:56:50.239+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:56:50.173+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:56:50.168+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:56:50.161+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:55:42.024+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:55:41.952+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:55:41.946+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:55:41.939+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:55:23.439+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:55:23.344+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:55:23.338+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:55:23.330+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:53:55.494+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:53:55.414+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:53:55.408+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:53:55.400+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:53:24.817+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:52:39.298+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:51:45.441+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:51:14.222+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:51:14.164+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:51:14.159+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:51:14.153+0300"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:50:59.299+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:49:32.557+0300"/>
        <logs message="ERROR: [APCC 202-1] APCC failed." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:49:32.515+0300"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:49:32.509+0300"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:49:32.503+0300"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="lab3_z1" solutionName="solution1" date="2022-10-25T17:49:08.853+0300"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_return -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/res_ap_ack -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/res_ap_vld -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/res -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_local_deadlock -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_local_block -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/inC_ap_ack -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/inC_ap_vld -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/inC -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/inB_ap_ack -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/inB_ap_vld -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/inB -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/inA_ap_ack -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/inA_ap_vld -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/inA -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_continue -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/LENGTH_inA -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/LENGTH_inB -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/LENGTH_inC -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/LENGTH_res -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/ap_return -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/res_ap_ack -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/res_ap_vld -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/res -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/ap_local_deadlock -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/ap_local_block -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/inC_ap_ack -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/inC_ap_vld -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/inC -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/inB_ap_ack -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/inB_ap_vld -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/inB -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/inA_ap_ack -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/inA_ap_vld -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/inA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config lab3_z1.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 3 [0.00%] @ &quot;116000&quot;&#xD;&#xA;// RTL Simulation : 1 / 3 [100.00%] @ &quot;164000&quot;&#xD;&#xA;// RTL Simulation : 2 / 3 [100.00%] @ &quot;204000&quot;&#xD;&#xA;// RTL Simulation : 3 / 3 [100.00%] @ &quot;244000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 292 ns : File &quot;D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/sol2/sim/verilog/lab3_z1.autotb.v&quot; Line 505&#xD;&#xA;## quit" projectName="lab3_z1" solutionName="sol2" date="2022-10-29T00:45:16.664+0300" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_return -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/res_ap_vld -into $return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/res -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_local_deadlock -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_local_block -into $return_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set return_group [add_wave_group return(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/inC -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/inB -into $return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/inA -into $return_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AESL_inst_lab3_z1/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/LENGTH_inA -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/LENGTH_inB -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/LENGTH_inC -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/LENGTH_res -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/ap_return -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/res_ap_vld -into $tb_return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/res -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/ap_local_deadlock -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/ap_local_block -into $tb_return_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_lab3_z1_top/inC -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/inB -into $tb_return_group -radix hex&#xD;&#xA;## add_wave /apatb_lab3_z1_top/inA -into $tb_return_group -radix hex&#xD;&#xA;## save_wave_config lab3_z1.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 3 [0.00%] @ &quot;116000&quot;&#xD;&#xA;// RTL Simulation : 1 / 3 [100.00%] @ &quot;156000&quot;&#xD;&#xA;// RTL Simulation : 2 / 3 [100.00%] @ &quot;188000&quot;&#xD;&#xA;// RTL Simulation : 3 / 3 [100.00%] @ &quot;220000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 268 ns : File &quot;D:/Labs/3sem/FPGA/lab3_z1/lab3_z1/sol1/sim/verilog/lab3_z1.autotb.v&quot; Line 444&#xD;&#xA;## quit" projectName="lab3_z1" solutionName="sol1" date="2022-10-29T00:42:51.637+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
