#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x562a717dbec0 .scope module, "alu_tb" "alu_tb" 2 9;
 .timescale -9 -12;
P_0x562a717dd2d0 .param/l "ALU_BIT_WIDTH" 1 2 11, +C4<00000000000000000000000000000100>;
P_0x562a717dd310 .param/l "OPERATION_CODE_WIDTH" 1 2 12, +C4<00000000000000000000000000000011>;
v0x562a71804b80_0 .var "a_tb", 3 0;
v0x562a71804c60_0 .var "b_tb", 3 0;
v0x562a71804d20_0 .net "carry_tb", 0 0, L_0x562a71807ab0;  1 drivers
v0x562a71804e10_0 .var "oc_tb", 2 0;
v0x562a71804eb0_0 .net "result_tb", 3 0, v0x562a71804820_0;  1 drivers
S_0x562a717d58e0 .scope module, "dut" "alu" 2 23, 3 1 0, S_0x562a717dbec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 3 "oc_i";
    .port_info 3 /OUTPUT 4 "result_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x562a717dd240 .param/l "ALU_BIT_WIDTH" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x562a717dd280 .param/l "OPERATION_CODE_WIDTH" 0 3 3, +C4<00000000000000000000000000000011>;
L_0x7fbc08dc7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x562a718050e0 .functor XNOR 1, L_0x562a71804fa0, L_0x7fbc08dc7018, C4<0>, C4<0>;
L_0x562a718051a0 .functor NOT 4, v0x562a71804c60_0, C4<0000>, C4<0000>, C4<0000>;
L_0x562a71805410 .functor XOR 4, v0x562a71804b80_0, v0x562a71804c60_0, C4<0000>, C4<0000>;
L_0x562a71805530 .functor AND 4, v0x562a71804b80_0, v0x562a71804c60_0, C4<1111>, C4<1111>;
L_0x562a71805660 .functor OR 4, v0x562a71804b80_0, v0x562a71804c60_0, C4<0000>, C4<0000>;
v0x562a71803e70_0 .net/2u *"_ivl_2", 0 0, L_0x7fbc08dc7018;  1 drivers
v0x562a71803f70_0 .net *"_ivl_4", 0 0, L_0x562a718050e0;  1 drivers
v0x562a71804030_0 .net *"_ivl_6", 3 0, L_0x562a718051a0;  1 drivers
v0x562a718040f0_0 .net "a_i", 3 0, v0x562a71804b80_0;  1 drivers
v0x562a718041e0_0 .net "add_sub", 0 0, L_0x562a71804fa0;  1 drivers
v0x562a718042d0_0 .net "and_result", 3 0, L_0x562a71805530;  1 drivers
v0x562a71804370_0 .net "b_add_sub", 3 0, L_0x562a71805280;  1 drivers
v0x562a71804460_0 .net "b_i", 3 0, v0x562a71804c60_0;  1 drivers
v0x562a71804520_0 .net "carry_o", 0 0, L_0x562a71807ab0;  alias, 1 drivers
v0x562a71804680_0 .net "oc_i", 2 0, v0x562a71804e10_0;  1 drivers
v0x562a71804740_0 .net "or_result", 3 0, L_0x562a71805660;  1 drivers
v0x562a71804820_0 .var "result_o", 3 0;
v0x562a71804900_0 .net "sum", 3 0, L_0x562a718077f0;  1 drivers
v0x562a718049f0_0 .net "xor_result", 3 0, L_0x562a71805410;  1 drivers
E_0x562a717c6f80 .event anyedge, v0x562a71804740_0, v0x562a718042d0_0, v0x562a718049f0_0, v0x562a71803cf0_0;
L_0x562a71804fa0 .part v0x562a71804e10_0, 1, 1;
L_0x562a71805280 .functor MUXZ 4, L_0x562a718051a0, v0x562a71804c60_0, L_0x562a718050e0, C4<>;
S_0x562a717d6d70 .scope module, "cra" "carry_ripple_adder" 3 47, 4 1 0, S_0x562a717d58e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a_i";
    .port_info 1 /INPUT 4 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 4 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
P_0x562a717d9230 .param/l "CRA_BIT_NUMB" 0 4 2, +C4<00000000000000000000000000000100>;
L_0x562a71807780 .functor BUFZ 1, L_0x562a71804fa0, C4<0>, C4<0>, C4<0>;
v0x562a718037c0_0 .net *"_ivl_33", 0 0, L_0x562a71807780;  1 drivers
v0x562a718038a0_0 .net "a_i", 3 0, v0x562a71804b80_0;  alias, 1 drivers
v0x562a71803980_0 .net "b_i", 3 0, L_0x562a71805280;  alias, 1 drivers
v0x562a71803a40_0 .net "carry", 4 0, L_0x562a71807890;  1 drivers
v0x562a71803b20_0 .net "carry_i", 0 0, L_0x562a71804fa0;  alias, 1 drivers
v0x562a71803c30_0 .net "carry_o", 0 0, L_0x562a71807ab0;  alias, 1 drivers
v0x562a71803cf0_0 .net "sum_o", 3 0, L_0x562a718077f0;  alias, 1 drivers
L_0x562a71805b20 .part v0x562a71804b80_0, 0, 1;
L_0x562a71805c70 .part L_0x562a71805280, 0, 1;
L_0x562a71805da0 .part L_0x562a71807890, 0, 1;
L_0x562a718062f0 .part v0x562a71804b80_0, 1, 1;
L_0x562a71806420 .part L_0x562a71805280, 1, 1;
L_0x562a718065e0 .part L_0x562a71807890, 1, 1;
L_0x562a71806b70 .part v0x562a71804b80_0, 2, 1;
L_0x562a71806ca0 .part L_0x562a71805280, 2, 1;
L_0x562a71806d90 .part L_0x562a71807890, 2, 1;
L_0x562a71807300 .part v0x562a71804b80_0, 3, 1;
L_0x562a71807490 .part L_0x562a71805280, 3, 1;
L_0x562a718075c0 .part L_0x562a71807890, 3, 1;
L_0x562a718077f0 .concat8 [ 1 1 1 1], L_0x562a71805820, L_0x562a71805ff0, L_0x562a71806870, L_0x562a71807000;
LS_0x562a71807890_0_0 .concat8 [ 1 1 1 1], L_0x562a71807780, L_0x562a71805a90, L_0x562a71806260, L_0x562a71806ae0;
LS_0x562a71807890_0_4 .concat8 [ 1 0 0 0], L_0x562a71807270;
L_0x562a71807890 .concat8 [ 4 1 0 0], LS_0x562a71807890_0_0, LS_0x562a71807890_0_4;
L_0x562a71807ab0 .part L_0x562a71807890, 4, 1;
S_0x562a717d77c0 .scope generate, "adder_stage[0]" "adder_stage[0]" 4 19, 4 19 0, S_0x562a717d6d70;
 .timescale -9 -12;
P_0x562a717d60d0 .param/l "i" 1 4 19, +C4<00>;
S_0x562a717d80b0 .scope module, "fa" "full_adder" 4 20, 5 1 0, S_0x562a717d77c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x562a71805a90 .functor OR 1, L_0x562a71805740, L_0x562a718059b0, C4<0>, C4<0>;
v0x562a717fe7f0_0 .net "a_i", 0 0, L_0x562a71805b20;  1 drivers
v0x562a717fe8b0_0 .net "b_i", 0 0, L_0x562a71805c70;  1 drivers
v0x562a717fe980_0 .net "carry_ha_0", 0 0, L_0x562a71805740;  1 drivers
v0x562a717fea80_0 .net "carry_ha_1", 0 0, L_0x562a718059b0;  1 drivers
v0x562a717feb50_0 .net "carry_i", 0 0, L_0x562a71805da0;  1 drivers
v0x562a717fec40_0 .net "carry_o", 0 0, L_0x562a71805a90;  1 drivers
v0x562a717fece0_0 .net "sum_ab", 0 0, L_0x562a718056d0;  1 drivers
v0x562a717fedd0_0 .net "sum_o", 0 0, L_0x562a71805820;  1 drivers
S_0x562a717d95d0 .scope module, "ha0" "half_adder" 5 18, 6 2 0, S_0x562a717d80b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x562a718056d0 .functor XOR 1, L_0x562a71805b20, L_0x562a71805c70, C4<0>, C4<0>;
L_0x562a71805740 .functor AND 1, L_0x562a71805b20, L_0x562a71805c70, C4<1>, C4<1>;
v0x562a717c4e20_0 .net "a_i", 0 0, L_0x562a71805b20;  alias, 1 drivers
v0x562a717c2c70_0 .net "b_i", 0 0, L_0x562a71805c70;  alias, 1 drivers
v0x562a717d40d0_0 .net "carry_o", 0 0, L_0x562a71805740;  alias, 1 drivers
v0x562a717d4700_0 .net "sum_o", 0 0, L_0x562a718056d0;  alias, 1 drivers
S_0x562a717da020 .scope module, "ha1" "half_adder" 5 26, 6 2 0, S_0x562a717d80b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x562a71805820 .functor XOR 1, L_0x562a718056d0, L_0x562a71805da0, C4<0>, C4<0>;
L_0x562a718059b0 .functor AND 1, L_0x562a718056d0, L_0x562a71805da0, C4<1>, C4<1>;
v0x562a717fe470_0 .net "a_i", 0 0, L_0x562a718056d0;  alias, 1 drivers
v0x562a717fe510_0 .net "b_i", 0 0, L_0x562a71805da0;  alias, 1 drivers
v0x562a717fe5b0_0 .net "carry_o", 0 0, L_0x562a718059b0;  alias, 1 drivers
v0x562a717fe680_0 .net "sum_o", 0 0, L_0x562a71805820;  alias, 1 drivers
S_0x562a717da9a0 .scope generate, "adder_stage[1]" "adder_stage[1]" 4 19, 4 19 0, S_0x562a717d6d70;
 .timescale -9 -12;
P_0x562a717fef10 .param/l "i" 1 4 19, +C4<01>;
S_0x562a717fefd0 .scope module, "fa" "full_adder" 4 20, 5 1 0, S_0x562a717da9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x562a71806260 .functor OR 1, L_0x562a71805f60, L_0x562a71806180, C4<0>, C4<0>;
v0x562a717fff40_0 .net "a_i", 0 0, L_0x562a718062f0;  1 drivers
v0x562a71800000_0 .net "b_i", 0 0, L_0x562a71806420;  1 drivers
v0x562a718000d0_0 .net "carry_ha_0", 0 0, L_0x562a71805f60;  1 drivers
v0x562a718001d0_0 .net "carry_ha_1", 0 0, L_0x562a71806180;  1 drivers
v0x562a718002a0_0 .net "carry_i", 0 0, L_0x562a718065e0;  1 drivers
v0x562a71800390_0 .net "carry_o", 0 0, L_0x562a71806260;  1 drivers
v0x562a71800430_0 .net "sum_ab", 0 0, L_0x562a71805ed0;  1 drivers
v0x562a71800520_0 .net "sum_o", 0 0, L_0x562a71805ff0;  1 drivers
S_0x562a717ff260 .scope module, "ha0" "half_adder" 5 18, 6 2 0, S_0x562a717fefd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x562a71805ed0 .functor XOR 1, L_0x562a718062f0, L_0x562a71806420, C4<0>, C4<0>;
L_0x562a71805f60 .functor AND 1, L_0x562a718062f0, L_0x562a71806420, C4<1>, C4<1>;
v0x562a717ff520_0 .net "a_i", 0 0, L_0x562a718062f0;  alias, 1 drivers
v0x562a717ff600_0 .net "b_i", 0 0, L_0x562a71806420;  alias, 1 drivers
v0x562a717ff6c0_0 .net "carry_o", 0 0, L_0x562a71805f60;  alias, 1 drivers
v0x562a717ff790_0 .net "sum_o", 0 0, L_0x562a71805ed0;  alias, 1 drivers
S_0x562a717ff900 .scope module, "ha1" "half_adder" 5 26, 6 2 0, S_0x562a717fefd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x562a71805ff0 .functor XOR 1, L_0x562a71805ed0, L_0x562a718065e0, C4<0>, C4<0>;
L_0x562a71806180 .functor AND 1, L_0x562a71805ed0, L_0x562a718065e0, C4<1>, C4<1>;
v0x562a717ffb90_0 .net "a_i", 0 0, L_0x562a71805ed0;  alias, 1 drivers
v0x562a717ffc60_0 .net "b_i", 0 0, L_0x562a718065e0;  alias, 1 drivers
v0x562a717ffd00_0 .net "carry_o", 0 0, L_0x562a71806180;  alias, 1 drivers
v0x562a717ffdd0_0 .net "sum_o", 0 0, L_0x562a71805ff0;  alias, 1 drivers
S_0x562a718005f0 .scope generate, "adder_stage[2]" "adder_stage[2]" 4 19, 4 19 0, S_0x562a717d6d70;
 .timescale -9 -12;
P_0x562a718007d0 .param/l "i" 1 4 19, +C4<010>;
S_0x562a71800890 .scope module, "fa" "full_adder" 4 20, 5 1 0, S_0x562a718005f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x562a71806ae0 .functor OR 1, L_0x562a718067e0, L_0x562a71806a00, C4<0>, C4<0>;
v0x562a71801830_0 .net "a_i", 0 0, L_0x562a71806b70;  1 drivers
v0x562a718018f0_0 .net "b_i", 0 0, L_0x562a71806ca0;  1 drivers
v0x562a718019c0_0 .net "carry_ha_0", 0 0, L_0x562a718067e0;  1 drivers
v0x562a71801ac0_0 .net "carry_ha_1", 0 0, L_0x562a71806a00;  1 drivers
v0x562a71801b90_0 .net "carry_i", 0 0, L_0x562a71806d90;  1 drivers
v0x562a71801c80_0 .net "carry_o", 0 0, L_0x562a71806ae0;  1 drivers
v0x562a71801d20_0 .net "sum_ab", 0 0, L_0x562a71806750;  1 drivers
v0x562a71801e10_0 .net "sum_o", 0 0, L_0x562a71806870;  1 drivers
S_0x562a71800b50 .scope module, "ha0" "half_adder" 5 18, 6 2 0, S_0x562a71800890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x562a71806750 .functor XOR 1, L_0x562a71806b70, L_0x562a71806ca0, C4<0>, C4<0>;
L_0x562a718067e0 .functor AND 1, L_0x562a71806b70, L_0x562a71806ca0, C4<1>, C4<1>;
v0x562a71800e10_0 .net "a_i", 0 0, L_0x562a71806b70;  alias, 1 drivers
v0x562a71800ef0_0 .net "b_i", 0 0, L_0x562a71806ca0;  alias, 1 drivers
v0x562a71800fb0_0 .net "carry_o", 0 0, L_0x562a718067e0;  alias, 1 drivers
v0x562a71801080_0 .net "sum_o", 0 0, L_0x562a71806750;  alias, 1 drivers
S_0x562a718011f0 .scope module, "ha1" "half_adder" 5 26, 6 2 0, S_0x562a71800890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x562a71806870 .functor XOR 1, L_0x562a71806750, L_0x562a71806d90, C4<0>, C4<0>;
L_0x562a71806a00 .functor AND 1, L_0x562a71806750, L_0x562a71806d90, C4<1>, C4<1>;
v0x562a71801480_0 .net "a_i", 0 0, L_0x562a71806750;  alias, 1 drivers
v0x562a71801550_0 .net "b_i", 0 0, L_0x562a71806d90;  alias, 1 drivers
v0x562a718015f0_0 .net "carry_o", 0 0, L_0x562a71806a00;  alias, 1 drivers
v0x562a718016c0_0 .net "sum_o", 0 0, L_0x562a71806870;  alias, 1 drivers
S_0x562a71801ee0 .scope generate, "adder_stage[3]" "adder_stage[3]" 4 19, 4 19 0, S_0x562a717d6d70;
 .timescale -9 -12;
P_0x562a718020c0 .param/l "i" 1 4 19, +C4<011>;
S_0x562a718021a0 .scope module, "fa" "full_adder" 4 20, 5 1 0, S_0x562a71801ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /INPUT 1 "carry_i";
    .port_info 3 /OUTPUT 1 "sum_o";
    .port_info 4 /OUTPUT 1 "carry_o";
L_0x562a71807270 .functor OR 1, L_0x562a71806f70, L_0x562a71807190, C4<0>, C4<0>;
v0x562a71803110_0 .net "a_i", 0 0, L_0x562a71807300;  1 drivers
v0x562a718031d0_0 .net "b_i", 0 0, L_0x562a71807490;  1 drivers
v0x562a718032a0_0 .net "carry_ha_0", 0 0, L_0x562a71806f70;  1 drivers
v0x562a718033a0_0 .net "carry_ha_1", 0 0, L_0x562a71807190;  1 drivers
v0x562a71803470_0 .net "carry_i", 0 0, L_0x562a718075c0;  1 drivers
v0x562a71803560_0 .net "carry_o", 0 0, L_0x562a71807270;  1 drivers
v0x562a71803600_0 .net "sum_ab", 0 0, L_0x562a71806ec0;  1 drivers
v0x562a718036f0_0 .net "sum_o", 0 0, L_0x562a71807000;  1 drivers
S_0x562a71802430 .scope module, "ha0" "half_adder" 5 18, 6 2 0, S_0x562a718021a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x562a71806ec0 .functor XOR 1, L_0x562a71807300, L_0x562a71807490, C4<0>, C4<0>;
L_0x562a71806f70 .functor AND 1, L_0x562a71807300, L_0x562a71807490, C4<1>, C4<1>;
v0x562a718026f0_0 .net "a_i", 0 0, L_0x562a71807300;  alias, 1 drivers
v0x562a718027d0_0 .net "b_i", 0 0, L_0x562a71807490;  alias, 1 drivers
v0x562a71802890_0 .net "carry_o", 0 0, L_0x562a71806f70;  alias, 1 drivers
v0x562a71802960_0 .net "sum_o", 0 0, L_0x562a71806ec0;  alias, 1 drivers
S_0x562a71802ad0 .scope module, "ha1" "half_adder" 5 26, 6 2 0, S_0x562a718021a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a_i";
    .port_info 1 /INPUT 1 "b_i";
    .port_info 2 /OUTPUT 1 "sum_o";
    .port_info 3 /OUTPUT 1 "carry_o";
L_0x562a71807000 .functor XOR 1, L_0x562a71806ec0, L_0x562a718075c0, C4<0>, C4<0>;
L_0x562a71807190 .functor AND 1, L_0x562a71806ec0, L_0x562a718075c0, C4<1>, C4<1>;
v0x562a71802d60_0 .net "a_i", 0 0, L_0x562a71806ec0;  alias, 1 drivers
v0x562a71802e30_0 .net "b_i", 0 0, L_0x562a718075c0;  alias, 1 drivers
v0x562a71802ed0_0 .net "carry_o", 0 0, L_0x562a71807190;  alias, 1 drivers
v0x562a71802fa0_0 .net "sum_o", 0 0, L_0x562a71807000;  alias, 1 drivers
    .scope S_0x562a717d58e0;
T_0 ;
    %wait E_0x562a717c6f80;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x562a71804820_0, 0, 4;
    %load/vec4 v0x562a71804680_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x562a71804900_0;
    %store/vec4 v0x562a71804820_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x562a71804680_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x562a71804820_0, 0, 4;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x562a718049f0_0;
    %store/vec4 v0x562a71804820_0, 0, 4;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x562a718042d0_0;
    %store/vec4 v0x562a71804820_0, 0, 4;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x562a71804740_0;
    %store/vec4 v0x562a71804820_0, 0, 4;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x562a717dbec0;
T_1 ;
    %vpi_call 2 34 "$dumpfile", "sim/alu_tb.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars" {0 0 0};
    %vpi_call 2 37 "$display", "a | b | oc | result | carry" {0 0 0};
    %vpi_call 2 38 "$display", "---------------------------------------------------" {0 0 0};
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562a71804b80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562a71804c60_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562a71804e10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 42 "$display", "%b | %b |    %b    |  %b  |    %b", v0x562a71804b80_0, v0x562a71804c60_0, v0x562a71804e10_0, v0x562a71804eb0_0, v0x562a71804d20_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562a71804b80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562a71804c60_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x562a71804e10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 46 "$display", "%b | %b |    %b    |  %b  |    %b", v0x562a71804b80_0, v0x562a71804c60_0, v0x562a71804e10_0, v0x562a71804eb0_0, v0x562a71804d20_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562a71804b80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562a71804c60_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x562a71804e10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 50 "$display", "%b | %b |    %b    |  %b  |    %b", v0x562a71804b80_0, v0x562a71804c60_0, v0x562a71804e10_0, v0x562a71804eb0_0, v0x562a71804d20_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562a71804b80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562a71804c60_0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562a71804e10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 54 "$display", "%b | %b |    %b    |  %b  |    %b", v0x562a71804b80_0, v0x562a71804c60_0, v0x562a71804e10_0, v0x562a71804eb0_0, v0x562a71804d20_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562a71804b80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562a71804c60_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562a71804e10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 58 "$display", "%b | %b |    %b    |  %b  |    %b", v0x562a71804b80_0, v0x562a71804c60_0, v0x562a71804e10_0, v0x562a71804eb0_0, v0x562a71804d20_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562a71804b80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562a71804c60_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562a71804e10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 62 "$display", "%b | %b |    %b    |  %b  |    %b", v0x562a71804b80_0, v0x562a71804c60_0, v0x562a71804e10_0, v0x562a71804eb0_0, v0x562a71804d20_0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x562a71804b80_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x562a71804c60_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562a71804e10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 66 "$display", "%b | %b |    %b    |  %b  |    %b", v0x562a71804b80_0, v0x562a71804c60_0, v0x562a71804e10_0, v0x562a71804eb0_0, v0x562a71804d20_0 {0 0 0};
    %delay 5000, 0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb/alu_tb.v";
    "./src/alu.v";
    "./src/carry_ripple_adder.v";
    "./src/full_adder.v";
    "./src/half_adder.v";
