Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb 17 01:25:33 2023
| Host         : LAPTOP-09QC7VD2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main3_final_control_sets_placed.rpt
| Design       : main3_final
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             118 |           39 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+---------------------------------------+------------------+----------------+--------------+
|            Clock Signal           | Enable Signal |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+---------------+---------------------------------------+------------------+----------------+--------------+
|  btnC_IBUF_BUFG                   |               |                                       |                2 |              2 |         1.00 |
|  btnD_IBUF_BUFG                   |               | run_mode_unit/SR[0]                   |                2 |              4 |         2.00 |
|  btnD_IBUF_BUFG                   |               | run_mode_unit/sec_out_reg[2]_0        |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                    |               |                                       |                4 |              4 |         1.00 |
|  btnU_IBUF_BUFG                   |               | run_mode_unit/sec_out_reg[2]_1[0]     |                2 |              4 |         2.00 |
|  btnU_IBUF_BUFG                   |               | run_mode_unit/eqOp_0                  |                3 |              4 |         1.33 |
|  clk_refresh_unit/CLK             |               |                                       |                1 |              4 |         4.00 |
|  run_mode_unit/clk_blink_unit/CLK |               | run_mode_unit/sec_out[7]_i_1_n_0      |                2 |              4 |         2.00 |
|  run_mode_unit/clk_blink_unit/CLK |               | run_mode_unit/sec_out_reg[2]_0        |                2 |              4 |         2.00 |
|  run_mode_unit/clk_blink_unit/CLK |               |                                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                    |               | clk_blink_unit/clk_temp               |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                    |               | run_mode_unit/clk_blink_unit/clk_temp |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                    |               | clk_refresh_unit/clear                |                8 |             32 |         4.00 |
+-----------------------------------+---------------+---------------------------------------+------------------+----------------+--------------+


