// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module atan2_generic (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        y_in,
        x_in,
        ap_return
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_state5 = 40'd16;
parameter    ap_ST_fsm_state6 = 40'd32;
parameter    ap_ST_fsm_state7 = 40'd64;
parameter    ap_ST_fsm_state8 = 40'd128;
parameter    ap_ST_fsm_state9 = 40'd256;
parameter    ap_ST_fsm_state10 = 40'd512;
parameter    ap_ST_fsm_state11 = 40'd1024;
parameter    ap_ST_fsm_state12 = 40'd2048;
parameter    ap_ST_fsm_state13 = 40'd4096;
parameter    ap_ST_fsm_state14 = 40'd8192;
parameter    ap_ST_fsm_state15 = 40'd16384;
parameter    ap_ST_fsm_state16 = 40'd32768;
parameter    ap_ST_fsm_state17 = 40'd65536;
parameter    ap_ST_fsm_state18 = 40'd131072;
parameter    ap_ST_fsm_state19 = 40'd262144;
parameter    ap_ST_fsm_state20 = 40'd524288;
parameter    ap_ST_fsm_state21 = 40'd1048576;
parameter    ap_ST_fsm_state22 = 40'd2097152;
parameter    ap_ST_fsm_state23 = 40'd4194304;
parameter    ap_ST_fsm_state24 = 40'd8388608;
parameter    ap_ST_fsm_state25 = 40'd16777216;
parameter    ap_ST_fsm_state26 = 40'd33554432;
parameter    ap_ST_fsm_state27 = 40'd67108864;
parameter    ap_ST_fsm_state28 = 40'd134217728;
parameter    ap_ST_fsm_state29 = 40'd268435456;
parameter    ap_ST_fsm_state30 = 40'd536870912;
parameter    ap_ST_fsm_state31 = 40'd1073741824;
parameter    ap_ST_fsm_state32 = 40'd2147483648;
parameter    ap_ST_fsm_state33 = 40'd4294967296;
parameter    ap_ST_fsm_state34 = 40'd8589934592;
parameter    ap_ST_fsm_state35 = 40'd17179869184;
parameter    ap_ST_fsm_state36 = 40'd34359738368;
parameter    ap_ST_fsm_state37 = 40'd68719476736;
parameter    ap_ST_fsm_state38 = 40'd137438953472;
parameter    ap_ST_fsm_state39 = 40'd274877906944;
parameter    ap_ST_fsm_state40 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] y_in;
input  [63:0] x_in;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[63:0] ap_return;

(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] cordic_ctab_table_12_address0;
reg    cordic_ctab_table_12_ce0;
wire   [125:0] cordic_ctab_table_12_q0;
wire   [51:0] tmp_V_23_fu_236_p1;
reg   [51:0] tmp_V_23_reg_837;
wire   [51:0] tmp_V_25_fu_254_p1;
reg   [51:0] tmp_V_25_reg_842;
wire   [0:0] icmp_ln841_fu_272_p2;
reg   [0:0] icmp_ln841_reg_847;
wire   [11:0] ret_V_20_fu_284_p2;
reg   [11:0] ret_V_20_reg_854;
wire   [0:0] icmp_ln833_fu_278_p2;
reg   [0:0] isNeg_reg_860;
wire   [88:0] zext_ln682_fu_307_p1;
wire    ap_CS_fsm_state2;
wire   [88:0] r_V_40_fu_363_p3;
wire   [6:0] k_fu_376_p2;
reg   [6:0] k_reg_879;
wire    ap_CS_fsm_state3;
wire   [88:0] r_V_43_fu_386_p2;
reg   [88:0] r_V_43_reg_884;
wire   [0:0] icmp_ln167_fu_370_p2;
wire   [88:0] r_V_44_fu_392_p2;
reg   [88:0] r_V_44_reg_890;
wire   [85:0] tmp_V_fu_409_p2;
reg   [85:0] tmp_V_reg_904;
wire   [0:0] icmp_ln839_fu_403_p2;
wire   [0:0] tmp_fu_415_p3;
reg   [0:0] tmp_reg_909;
wire    ap_CS_fsm_state4;
wire   [88:0] tx_V_fu_433_p3;
reg   [88:0] tx_V_reg_914;
wire   [88:0] ty_V_fu_459_p3;
reg   [88:0] ty_V_reg_919;
wire   [84:0] p_Val2_67_fu_489_p2;
reg   [84:0] p_Val2_67_reg_924;
wire   [85:0] tz_V_fu_510_p3;
wire    ap_CS_fsm_state5;
wire   [0:0] p_Result_52_fu_517_p3;
reg   [0:0] p_Result_52_reg_934;
wire    ap_CS_fsm_state6;
wire   [85:0] tmp_V_27_fu_525_p3;
reg   [85:0] tmp_V_27_reg_939;
wire   [31:0] l_fu_590_p3;
reg   [31:0] l_reg_947;
wire   [10:0] trunc_ln847_fu_598_p1;
reg   [10:0] trunc_ln847_reg_952;
wire   [31:0] sub_ln848_fu_602_p2;
reg   [31:0] sub_ln848_reg_957;
wire    ap_CS_fsm_state7;
wire   [31:0] or_ln_fu_699_p3;
reg   [31:0] or_ln_reg_963;
wire   [0:0] icmp_ln858_fu_707_p2;
reg   [0:0] icmp_ln858_reg_968;
reg   [62:0] m_8_reg_973;
wire    ap_CS_fsm_state8;
reg   [0:0] tmp_20_reg_978;
wire   [63:0] bitcast_ln683_fu_823_p1;
wire    ap_CS_fsm_state9;
wire   [63:0] grp_fu_216_p2;
reg   [63:0] tmp_i_reg_988;
wire    ap_CS_fsm_state39;
reg   [85:0] tmp_V_26_reg_157;
reg   [88:0] p_Val2_40_reg_169;
reg   [88:0] p_Val2_57_reg_179;
reg   [6:0] ush_2_reg_189;
reg   [63:0] ap_phi_mux_p_0136_phi_fu_204_p8;
reg   [63:0] p_0136_reg_200;
wire    ap_CS_fsm_state40;
wire   [63:0] zext_ln192_fu_398_p1;
wire   [63:0] p_Val2_s_fu_222_p1;
wire   [63:0] p_Val2_56_fu_240_p1;
wire   [10:0] tmp_V_24_fu_244_p4;
wire   [11:0] rhs_V_fu_258_p1;
wire   [10:0] tmp_V_22_fu_226_p4;
wire   [11:0] ret_V_fu_262_p2;
wire   [11:0] lhs_V_fu_268_p1;
wire   [85:0] x_V_fu_298_p4;
wire   [85:0] shl_ln_fu_311_p4;
wire   [11:0] sub_ln1321_fu_324_p2;
wire   [11:0] d_exp_fu_329_p3;
wire  signed [31:0] sext_ln1321_fu_335_p1;
wire   [88:0] zext_ln682_1_fu_320_p1;
wire   [88:0] zext_ln1253_fu_339_p1;
wire   [85:0] zext_ln1251_fu_343_p1;
wire   [85:0] r_V_39_fu_353_p2;
wire   [88:0] r_V_fu_347_p2;
wire   [88:0] zext_ln1287_fu_359_p1;
wire   [88:0] zext_ln1253_1_fu_382_p1;
wire   [88:0] sub_ln130_fu_423_p2;
wire   [88:0] add_ln130_fu_428_p2;
wire   [0:0] tmp_15_fu_441_p3;
wire   [88:0] add_ln130_3_fu_454_p2;
wire   [88:0] sub_ln130_3_fu_449_p2;
wire   [0:0] tmp_16_fu_477_p3;
wire   [84:0] trunc_ln667_2_fu_467_p4;
wire   [84:0] zext_ln369_fu_485_p1;
wire   [85:0] zext_ln369_2_fu_495_p1;
wire   [85:0] sub_ln130_4_fu_498_p2;
wire   [85:0] add_ln130_4_fu_504_p2;
wire   [63:0] p_Result_s_fu_532_p4;
reg   [63:0] tmp_s_fu_542_p3;
wire   [21:0] trunc_ln1035_fu_560_p1;
wire   [63:0] p_Result_53_fu_564_p3;
reg   [63:0] tmp_9_fu_572_p3;
wire   [31:0] trunc_ln1028_fu_550_p1;
wire   [31:0] trunc_ln1037_fu_580_p1;
wire   [0:0] icmp_ln1029_fu_554_p2;
wire   [31:0] NZeros_fu_584_p2;
wire   [31:0] lsb_index_fu_607_p2;
wire   [30:0] tmp_18_fu_613_p4;
wire   [6:0] trunc_ln851_fu_629_p1;
wire   [6:0] sub_ln851_fu_633_p2;
wire   [85:0] zext_ln851_fu_639_p1;
wire   [85:0] lshr_ln851_fu_643_p2;
wire   [85:0] p_Result_50_fu_649_p2;
wire   [0:0] icmp_ln851_fu_623_p2;
wire   [0:0] icmp_ln851_2_fu_654_p2;
wire   [0:0] tmp_19_fu_666_p3;
wire   [0:0] p_Result_9_fu_680_p3;
wire   [0:0] xor_ln853_fu_674_p2;
wire   [0:0] and_ln853_fu_687_p2;
wire   [0:0] a_fu_660_p2;
wire   [0:0] or_ln853_fu_693_p2;
wire   [31:0] add_ln858_fu_713_p2;
wire   [85:0] zext_ln858_fu_718_p1;
wire   [31:0] sub_ln858_fu_727_p2;
wire   [85:0] zext_ln858_2_fu_732_p1;
wire   [85:0] lshr_ln858_fu_722_p2;
wire   [85:0] shl_ln858_fu_736_p2;
wire   [63:0] trunc_ln858_fu_741_p1;
wire   [63:0] trunc_ln858_2_fu_745_p1;
wire   [63:0] m_fu_749_p3;
wire   [63:0] zext_ln865_fu_756_p1;
wire   [63:0] m_6_fu_759_p2;
wire   [10:0] select_ln869_fu_786_p3;
wire   [10:0] sub_ln869_fu_793_p2;
wire   [10:0] add_ln869_fu_798_p2;
wire   [63:0] m_10_fu_783_p1;
wire   [11:0] tmp_2_fu_804_p3;
wire   [63:0] p_Result_54_fu_811_p5;
reg   [63:0] ap_return_preg;
reg   [39:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 40'd1;
#0 ap_return_preg = 64'd0;
end

atan2_generic_corqcK #(
    .DataWidth( 126 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
cordic_ctab_table_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cordic_ctab_table_12_address0),
    .ce0(cordic_ctab_table_12_ce0),
    .q0(cordic_ctab_table_12_q0)
);

top_level_ddiv_64rcU #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
top_level_ddiv_64rcU_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_in),
    .din1(x_in),
    .ce(1'b1),
    .dout(grp_fu_216_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 64'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state40)) begin
            ap_return_preg <= ap_phi_mux_p_0136_phi_fu_204_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln833_fu_278_p2 == 1'd1) & (icmp_ln841_fu_272_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln839_fu_403_p2 == 1'd1) & (icmp_ln167_fu_370_p2 == 1'd1)))) begin
        p_0136_reg_200 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        p_0136_reg_200 <= bitcast_ln683_fu_823_p1;
    end else if (((icmp_ln841_reg_847 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        p_0136_reg_200 <= tmp_i_reg_988;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_Val2_40_reg_169 <= r_V_40_fu_363_p3;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        p_Val2_40_reg_169 <= ty_V_reg_919;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_Val2_57_reg_179 <= zext_ln682_fu_307_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        p_Val2_57_reg_179 <= tx_V_reg_914;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_V_26_reg_157 <= 86'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_V_26_reg_157 <= tz_V_fu_510_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ush_2_reg_189 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        ush_2_reg_189 <= k_reg_879;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln841_reg_847 <= icmp_ln841_fu_272_p2;
        tmp_V_23_reg_837 <= tmp_V_23_fu_236_p1;
        tmp_V_25_reg_842 <= tmp_V_25_fu_254_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        icmp_ln858_reg_968 <= icmp_ln858_fu_707_p2;
        or_ln_reg_963[0] <= or_ln_fu_699_p3[0];
        sub_ln848_reg_957 <= sub_ln848_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln833_fu_278_p2 == 1'd0) & (icmp_ln841_fu_272_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        isNeg_reg_860 <= ret_V_20_fu_284_p2[32'd11];
        ret_V_20_reg_854 <= ret_V_20_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        k_reg_879 <= k_fu_376_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        l_reg_947 <= l_fu_590_p3;
        p_Result_52_reg_934 <= tmp_V_26_reg_157[32'd85];
        tmp_V_27_reg_939 <= tmp_V_27_fu_525_p3;
        trunc_ln847_reg_952 <= trunc_ln847_fu_598_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        m_8_reg_973 <= {{m_6_fu_759_p2[63:1]}};
        tmp_20_reg_978 <= m_6_fu_759_p2[32'd54];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_Val2_67_reg_924 <= p_Val2_67_fu_489_p2;
        tmp_reg_909 <= p_Val2_40_reg_169[32'd88];
        tx_V_reg_914 <= tx_V_fu_433_p3;
        ty_V_reg_919 <= ty_V_fu_459_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln167_fu_370_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        r_V_43_reg_884 <= r_V_43_fu_386_p2;
        r_V_44_reg_890 <= r_V_44_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln839_fu_403_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln167_fu_370_p2 == 1'd1))) begin
        tmp_V_reg_904 <= tmp_V_fu_409_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        tmp_i_reg_988 <= grp_fu_216_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln841_reg_847 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_phi_mux_p_0136_phi_fu_204_p8 = tmp_i_reg_988;
    end else begin
        ap_phi_mux_p_0136_phi_fu_204_p8 = p_0136_reg_200;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        ap_return = ap_phi_mux_p_0136_phi_fu_204_p8;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cordic_ctab_table_12_ce0 = 1'b1;
    end else begin
        cordic_ctab_table_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln833_fu_278_p2 == 1'd1) & (icmp_ln841_fu_272_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else if (((icmp_ln833_fu_278_p2 == 1'd0) & (icmp_ln841_fu_272_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln841_fu_272_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln839_fu_403_p2 == 1'd1) & (icmp_ln167_fu_370_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else if (((icmp_ln839_fu_403_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln167_fu_370_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign NZeros_fu_584_p2 = (trunc_ln1028_fu_550_p1 + trunc_ln1037_fu_580_p1);

assign a_fu_660_p2 = (icmp_ln851_fu_623_p2 & icmp_ln851_2_fu_654_p2);

assign add_ln130_3_fu_454_p2 = (p_Val2_40_reg_169 + r_V_44_reg_890);

assign add_ln130_4_fu_504_p2 = (tmp_V_26_reg_157 + zext_ln369_2_fu_495_p1);

assign add_ln130_fu_428_p2 = (p_Val2_57_reg_179 + r_V_43_reg_884);

assign add_ln858_fu_713_p2 = ($signed(32'd4294967242) + $signed(sub_ln848_reg_957));

assign add_ln869_fu_798_p2 = (select_ln869_fu_786_p3 + sub_ln869_fu_793_p2);

assign and_ln853_fu_687_p2 = (xor_ln853_fu_674_p2 & p_Result_9_fu_680_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln683_fu_823_p1 = p_Result_54_fu_811_p5;

assign cordic_ctab_table_12_address0 = zext_ln192_fu_398_p1;

assign d_exp_fu_329_p3 = ((isNeg_reg_860[0:0] === 1'b1) ? sub_ln1321_fu_324_p2 : ret_V_20_reg_854);

assign icmp_ln1029_fu_554_p2 = ((p_Result_s_fu_532_p4 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln167_fu_370_p2 = ((ush_2_reg_189 == 7'd88) ? 1'b1 : 1'b0);

assign icmp_ln833_fu_278_p2 = ((tmp_V_24_fu_244_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln839_fu_403_p2 = ((tmp_V_26_reg_157 == 86'd0) ? 1'b1 : 1'b0);

assign icmp_ln841_fu_272_p2 = ((ret_V_fu_262_p2 < lhs_V_fu_268_p1) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_654_p2 = ((p_Result_50_fu_649_p2 != 86'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_623_p2 = (($signed(tmp_18_fu_613_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln858_fu_707_p2 = (($signed(lsb_index_fu_607_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign k_fu_376_p2 = (ush_2_reg_189 + 7'd1);

assign l_fu_590_p3 = ((icmp_ln1029_fu_554_p2[0:0] === 1'b1) ? NZeros_fu_584_p2 : trunc_ln1028_fu_550_p1);

assign lhs_V_fu_268_p1 = tmp_V_22_fu_226_p4;

assign lsb_index_fu_607_p2 = ($signed(32'd4294967243) + $signed(sub_ln848_fu_602_p2));

assign lshr_ln851_fu_643_p2 = 86'd77371252455336267181195263 >> zext_ln851_fu_639_p1;

assign lshr_ln858_fu_722_p2 = tmp_V_27_reg_939 >> zext_ln858_fu_718_p1;

assign m_10_fu_783_p1 = m_8_reg_973;

assign m_6_fu_759_p2 = (m_fu_749_p3 + zext_ln865_fu_756_p1);

assign m_fu_749_p3 = ((icmp_ln858_reg_968[0:0] === 1'b1) ? trunc_ln858_fu_741_p1 : trunc_ln858_2_fu_745_p1);

assign or_ln853_fu_693_p2 = (and_ln853_fu_687_p2 | a_fu_660_p2);

assign or_ln_fu_699_p3 = {{31'd0}, {or_ln853_fu_693_p2}};

assign p_Result_50_fu_649_p2 = (tmp_V_27_reg_939 & lshr_ln851_fu_643_p2);

assign p_Result_52_fu_517_p3 = tmp_V_26_reg_157[32'd85];

assign p_Result_53_fu_564_p3 = {{trunc_ln1035_fu_560_p1}, {42'd4398046511103}};

assign p_Result_54_fu_811_p5 = {{tmp_2_fu_804_p3}, {m_10_fu_783_p1[51:0]}};

assign p_Result_9_fu_680_p3 = tmp_V_27_reg_939[lsb_index_fu_607_p2];

assign p_Result_s_fu_532_p4 = {{tmp_V_27_fu_525_p3[85:22]}};

assign p_Val2_56_fu_240_p1 = y_in;

assign p_Val2_67_fu_489_p2 = (trunc_ln667_2_fu_467_p4 + zext_ln369_fu_485_p1);

assign p_Val2_s_fu_222_p1 = x_in;

assign r_V_39_fu_353_p2 = shl_ln_fu_311_p4 >> zext_ln1251_fu_343_p1;

assign r_V_40_fu_363_p3 = ((isNeg_reg_860[0:0] === 1'b1) ? r_V_fu_347_p2 : zext_ln1287_fu_359_p1);

assign r_V_43_fu_386_p2 = $signed(p_Val2_40_reg_169) >>> zext_ln1253_1_fu_382_p1;

assign r_V_44_fu_392_p2 = $signed(p_Val2_57_reg_179) >>> zext_ln1253_1_fu_382_p1;

assign r_V_fu_347_p2 = zext_ln682_1_fu_320_p1 << zext_ln1253_fu_339_p1;

assign ret_V_20_fu_284_p2 = (lhs_V_fu_268_p1 - rhs_V_fu_258_p1);

assign ret_V_fu_262_p2 = (12'd27 + rhs_V_fu_258_p1);

assign rhs_V_fu_258_p1 = tmp_V_24_fu_244_p4;

assign select_ln869_fu_786_p3 = ((tmp_20_reg_978[0:0] === 1'b1) ? 11'd1023 : 11'd1022);

assign sext_ln1321_fu_335_p1 = $signed(d_exp_fu_329_p3);

assign shl_ln858_fu_736_p2 = tmp_V_27_reg_939 << zext_ln858_2_fu_732_p1;

assign shl_ln_fu_311_p4 = {{{{1'd1}, {tmp_V_25_reg_842}}}, {33'd0}};

assign sub_ln130_3_fu_449_p2 = (p_Val2_40_reg_169 - r_V_44_reg_890);

assign sub_ln130_4_fu_498_p2 = (tmp_V_26_reg_157 - zext_ln369_2_fu_495_p1);

assign sub_ln130_fu_423_p2 = (p_Val2_57_reg_179 - r_V_43_reg_884);

assign sub_ln1321_fu_324_p2 = (12'd0 - ret_V_20_reg_854);

assign sub_ln848_fu_602_p2 = (32'd86 - l_reg_947);

assign sub_ln851_fu_633_p2 = (7'd12 - trunc_ln851_fu_629_p1);

assign sub_ln858_fu_727_p2 = (32'd54 - sub_ln848_reg_957);

assign sub_ln869_fu_793_p2 = (11'd1 - trunc_ln847_reg_952);

assign tmp_15_fu_441_p3 = p_Val2_40_reg_169[32'd88];

assign tmp_16_fu_477_p3 = cordic_ctab_table_12_q0[32'd40];

assign tmp_18_fu_613_p4 = {{lsb_index_fu_607_p2[31:1]}};

assign tmp_19_fu_666_p3 = lsb_index_fu_607_p2[32'd31];

assign tmp_2_fu_804_p3 = {{p_Result_52_reg_934}, {add_ln869_fu_798_p2}};

always @ (p_Result_53_fu_564_p3) begin
    if (p_Result_53_fu_564_p3[63] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd0;
    end else if (p_Result_53_fu_564_p3[62] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd1;
    end else if (p_Result_53_fu_564_p3[61] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd2;
    end else if (p_Result_53_fu_564_p3[60] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd3;
    end else if (p_Result_53_fu_564_p3[59] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd4;
    end else if (p_Result_53_fu_564_p3[58] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd5;
    end else if (p_Result_53_fu_564_p3[57] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd6;
    end else if (p_Result_53_fu_564_p3[56] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd7;
    end else if (p_Result_53_fu_564_p3[55] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd8;
    end else if (p_Result_53_fu_564_p3[54] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd9;
    end else if (p_Result_53_fu_564_p3[53] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd10;
    end else if (p_Result_53_fu_564_p3[52] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd11;
    end else if (p_Result_53_fu_564_p3[51] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd12;
    end else if (p_Result_53_fu_564_p3[50] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd13;
    end else if (p_Result_53_fu_564_p3[49] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd14;
    end else if (p_Result_53_fu_564_p3[48] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd15;
    end else if (p_Result_53_fu_564_p3[47] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd16;
    end else if (p_Result_53_fu_564_p3[46] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd17;
    end else if (p_Result_53_fu_564_p3[45] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd18;
    end else if (p_Result_53_fu_564_p3[44] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd19;
    end else if (p_Result_53_fu_564_p3[43] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd20;
    end else if (p_Result_53_fu_564_p3[42] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd21;
    end else if (p_Result_53_fu_564_p3[41] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd22;
    end else if (p_Result_53_fu_564_p3[40] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd23;
    end else if (p_Result_53_fu_564_p3[39] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd24;
    end else if (p_Result_53_fu_564_p3[38] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd25;
    end else if (p_Result_53_fu_564_p3[37] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd26;
    end else if (p_Result_53_fu_564_p3[36] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd27;
    end else if (p_Result_53_fu_564_p3[35] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd28;
    end else if (p_Result_53_fu_564_p3[34] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd29;
    end else if (p_Result_53_fu_564_p3[33] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd30;
    end else if (p_Result_53_fu_564_p3[32] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd31;
    end else if (p_Result_53_fu_564_p3[31] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd32;
    end else if (p_Result_53_fu_564_p3[30] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd33;
    end else if (p_Result_53_fu_564_p3[29] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd34;
    end else if (p_Result_53_fu_564_p3[28] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd35;
    end else if (p_Result_53_fu_564_p3[27] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd36;
    end else if (p_Result_53_fu_564_p3[26] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd37;
    end else if (p_Result_53_fu_564_p3[25] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd38;
    end else if (p_Result_53_fu_564_p3[24] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd39;
    end else if (p_Result_53_fu_564_p3[23] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd40;
    end else if (p_Result_53_fu_564_p3[22] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd41;
    end else if (p_Result_53_fu_564_p3[21] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd42;
    end else if (p_Result_53_fu_564_p3[20] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd43;
    end else if (p_Result_53_fu_564_p3[19] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd44;
    end else if (p_Result_53_fu_564_p3[18] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd45;
    end else if (p_Result_53_fu_564_p3[17] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd46;
    end else if (p_Result_53_fu_564_p3[16] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd47;
    end else if (p_Result_53_fu_564_p3[15] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd48;
    end else if (p_Result_53_fu_564_p3[14] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd49;
    end else if (p_Result_53_fu_564_p3[13] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd50;
    end else if (p_Result_53_fu_564_p3[12] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd51;
    end else if (p_Result_53_fu_564_p3[11] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd52;
    end else if (p_Result_53_fu_564_p3[10] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd53;
    end else if (p_Result_53_fu_564_p3[9] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd54;
    end else if (p_Result_53_fu_564_p3[8] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd55;
    end else if (p_Result_53_fu_564_p3[7] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd56;
    end else if (p_Result_53_fu_564_p3[6] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd57;
    end else if (p_Result_53_fu_564_p3[5] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd58;
    end else if (p_Result_53_fu_564_p3[4] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd59;
    end else if (p_Result_53_fu_564_p3[3] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd60;
    end else if (p_Result_53_fu_564_p3[2] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd61;
    end else if (p_Result_53_fu_564_p3[1] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd62;
    end else if (p_Result_53_fu_564_p3[0] == 1'b1) begin
        tmp_9_fu_572_p3 = 64'd63;
    end else begin
        tmp_9_fu_572_p3 = 64'd64;
    end
end

assign tmp_V_22_fu_226_p4 = {{p_Val2_s_fu_222_p1[62:52]}};

assign tmp_V_23_fu_236_p1 = p_Val2_s_fu_222_p1[51:0];

assign tmp_V_24_fu_244_p4 = {{p_Val2_56_fu_240_p1[62:52]}};

assign tmp_V_25_fu_254_p1 = p_Val2_56_fu_240_p1[51:0];

assign tmp_V_27_fu_525_p3 = ((p_Result_52_fu_517_p3[0:0] === 1'b1) ? tmp_V_reg_904 : tmp_V_26_reg_157);

assign tmp_V_fu_409_p2 = (86'd0 - tmp_V_26_reg_157);

assign tmp_fu_415_p3 = p_Val2_40_reg_169[32'd88];

always @ (p_Result_s_fu_532_p4) begin
    if (p_Result_s_fu_532_p4[63] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd0;
    end else if (p_Result_s_fu_532_p4[62] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd1;
    end else if (p_Result_s_fu_532_p4[61] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd2;
    end else if (p_Result_s_fu_532_p4[60] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd3;
    end else if (p_Result_s_fu_532_p4[59] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd4;
    end else if (p_Result_s_fu_532_p4[58] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd5;
    end else if (p_Result_s_fu_532_p4[57] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd6;
    end else if (p_Result_s_fu_532_p4[56] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd7;
    end else if (p_Result_s_fu_532_p4[55] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd8;
    end else if (p_Result_s_fu_532_p4[54] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd9;
    end else if (p_Result_s_fu_532_p4[53] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd10;
    end else if (p_Result_s_fu_532_p4[52] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd11;
    end else if (p_Result_s_fu_532_p4[51] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd12;
    end else if (p_Result_s_fu_532_p4[50] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd13;
    end else if (p_Result_s_fu_532_p4[49] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd14;
    end else if (p_Result_s_fu_532_p4[48] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd15;
    end else if (p_Result_s_fu_532_p4[47] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd16;
    end else if (p_Result_s_fu_532_p4[46] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd17;
    end else if (p_Result_s_fu_532_p4[45] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd18;
    end else if (p_Result_s_fu_532_p4[44] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd19;
    end else if (p_Result_s_fu_532_p4[43] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd20;
    end else if (p_Result_s_fu_532_p4[42] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd21;
    end else if (p_Result_s_fu_532_p4[41] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd22;
    end else if (p_Result_s_fu_532_p4[40] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd23;
    end else if (p_Result_s_fu_532_p4[39] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd24;
    end else if (p_Result_s_fu_532_p4[38] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd25;
    end else if (p_Result_s_fu_532_p4[37] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd26;
    end else if (p_Result_s_fu_532_p4[36] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd27;
    end else if (p_Result_s_fu_532_p4[35] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd28;
    end else if (p_Result_s_fu_532_p4[34] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd29;
    end else if (p_Result_s_fu_532_p4[33] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd30;
    end else if (p_Result_s_fu_532_p4[32] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd31;
    end else if (p_Result_s_fu_532_p4[31] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd32;
    end else if (p_Result_s_fu_532_p4[30] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd33;
    end else if (p_Result_s_fu_532_p4[29] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd34;
    end else if (p_Result_s_fu_532_p4[28] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd35;
    end else if (p_Result_s_fu_532_p4[27] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd36;
    end else if (p_Result_s_fu_532_p4[26] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd37;
    end else if (p_Result_s_fu_532_p4[25] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd38;
    end else if (p_Result_s_fu_532_p4[24] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd39;
    end else if (p_Result_s_fu_532_p4[23] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd40;
    end else if (p_Result_s_fu_532_p4[22] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd41;
    end else if (p_Result_s_fu_532_p4[21] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd42;
    end else if (p_Result_s_fu_532_p4[20] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd43;
    end else if (p_Result_s_fu_532_p4[19] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd44;
    end else if (p_Result_s_fu_532_p4[18] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd45;
    end else if (p_Result_s_fu_532_p4[17] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd46;
    end else if (p_Result_s_fu_532_p4[16] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd47;
    end else if (p_Result_s_fu_532_p4[15] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd48;
    end else if (p_Result_s_fu_532_p4[14] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd49;
    end else if (p_Result_s_fu_532_p4[13] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd50;
    end else if (p_Result_s_fu_532_p4[12] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd51;
    end else if (p_Result_s_fu_532_p4[11] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd52;
    end else if (p_Result_s_fu_532_p4[10] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd53;
    end else if (p_Result_s_fu_532_p4[9] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd54;
    end else if (p_Result_s_fu_532_p4[8] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd55;
    end else if (p_Result_s_fu_532_p4[7] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd56;
    end else if (p_Result_s_fu_532_p4[6] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd57;
    end else if (p_Result_s_fu_532_p4[5] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd58;
    end else if (p_Result_s_fu_532_p4[4] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd59;
    end else if (p_Result_s_fu_532_p4[3] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd60;
    end else if (p_Result_s_fu_532_p4[2] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd61;
    end else if (p_Result_s_fu_532_p4[1] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd62;
    end else if (p_Result_s_fu_532_p4[0] == 1'b1) begin
        tmp_s_fu_542_p3 = 64'd63;
    end else begin
        tmp_s_fu_542_p3 = 64'd64;
    end
end

assign trunc_ln1028_fu_550_p1 = tmp_s_fu_542_p3[31:0];

assign trunc_ln1035_fu_560_p1 = tmp_V_27_fu_525_p3[21:0];

assign trunc_ln1037_fu_580_p1 = tmp_9_fu_572_p3[31:0];

assign trunc_ln667_2_fu_467_p4 = {{cordic_ctab_table_12_q0[125:41]}};

assign trunc_ln847_fu_598_p1 = l_fu_590_p3[10:0];

assign trunc_ln851_fu_629_p1 = sub_ln848_fu_602_p2[6:0];

assign trunc_ln858_2_fu_745_p1 = shl_ln858_fu_736_p2[63:0];

assign trunc_ln858_fu_741_p1 = lshr_ln858_fu_722_p2[63:0];

assign tx_V_fu_433_p3 = ((tmp_fu_415_p3[0:0] === 1'b1) ? sub_ln130_fu_423_p2 : add_ln130_fu_428_p2);

assign ty_V_fu_459_p3 = ((tmp_15_fu_441_p3[0:0] === 1'b1) ? add_ln130_3_fu_454_p2 : sub_ln130_3_fu_449_p2);

assign tz_V_fu_510_p3 = ((tmp_reg_909[0:0] === 1'b1) ? sub_ln130_4_fu_498_p2 : add_ln130_4_fu_504_p2);

assign x_V_fu_298_p4 = {{{{1'd1}, {tmp_V_23_reg_837}}}, {33'd0}};

assign xor_ln853_fu_674_p2 = (tmp_19_fu_666_p3 ^ 1'd1);

assign zext_ln1251_fu_343_p1 = $unsigned(sext_ln1321_fu_335_p1);

assign zext_ln1253_1_fu_382_p1 = ush_2_reg_189;

assign zext_ln1253_fu_339_p1 = $unsigned(sext_ln1321_fu_335_p1);

assign zext_ln1287_fu_359_p1 = r_V_39_fu_353_p2;

assign zext_ln192_fu_398_p1 = ush_2_reg_189;

assign zext_ln369_2_fu_495_p1 = p_Val2_67_reg_924;

assign zext_ln369_fu_485_p1 = tmp_16_fu_477_p3;

assign zext_ln682_1_fu_320_p1 = shl_ln_fu_311_p4;

assign zext_ln682_fu_307_p1 = x_V_fu_298_p4;

assign zext_ln851_fu_639_p1 = sub_ln851_fu_633_p2;

assign zext_ln858_2_fu_732_p1 = sub_ln858_fu_727_p2;

assign zext_ln858_fu_718_p1 = add_ln858_fu_713_p2;

assign zext_ln865_fu_756_p1 = or_ln_reg_963;

always @ (posedge ap_clk) begin
    or_ln_reg_963[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //atan2_generic
