
# xiangshan 1 core
https://github.com/OpenXiangShan/XiangShan.git ab0122868040c64cc261576b279bf83a9e30b7c2

`make verlog NUM_CORES=1`

# xiangshan 2 core
https://github.com/OpenXiangShan/XiangShan.git ab0122868040c64cc261576b279bf83a9e30b7c2

`make verlog NUM_CORES=2`

# xiangshan 4 core
https://github.com/OpenXiangShan/XiangShan.git ab0122868040c64cc261576b279bf83a9e30b7c2

`make verlog NUM_CORES=4`