

================================================================
== Vitis HLS Report for 'example_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_159_2_VITIS_LOOP_161_3'
================================================================
* Date:           Tue Apr 18 19:58:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_axi_master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.546 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1000005|  1000005|  10.000 ms|  10.000 ms|  1000005|  1000005|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_158_1_VITIS_LOOP_159_2_VITIS_LOOP_161_3  |  1000003|  1000003|         5|          1|          1|  1000000|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      299|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       60|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|      287|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      287|      504|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U66  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_7ns_8ns_14_1_1_U65  |mul_7ns_8ns_14_1_1  |        0|   0|  0|  40|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   3|  0|  60|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_7ns_7ns_14_4_1_U67  |mac_muladd_7ns_7ns_7ns_14_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln158_1_fu_157_p2     |         +|   0|  0|  27|          20|           1|
    |add_ln158_fu_255_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln159_1_fu_220_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln159_fu_285_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln161_fu_208_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln162_fu_308_p2       |         +|   0|  0|  21|          14|          14|
    |add_ln167_fu_302_p2       |         +|   0|  0|  21|          14|          14|
    |res_d0                    |         +|   0|  0|  39|          32|          32|
    |and_ln158_fu_184_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln158_fu_151_p2      |      icmp|   0|  0|  14|          20|          17|
    |icmp_ln159_fu_166_p2      |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln161_fu_178_p2      |      icmp|   0|  0|  10|           7|           6|
    |ifzero_fu_214_p2          |      icmp|   0|  0|  10|           7|           6|
    |or_ln159_fu_190_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln158_1_fu_268_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln158_fu_261_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln159_1_fu_334_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln159_2_fu_291_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln159_3_fu_226_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln159_fu_196_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln158_fu_172_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 299|         173|         132|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_row_fu_68              |   9|          2|    7|         14|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |b_col_fu_60              |   9|          2|    7|         14|
    |i_fu_56                  |   9|          2|    7|         14|
    |indvar_flatten14_fu_72   |   9|          2|   20|         40|
    |indvar_flatten_fu_64     |   9|          2|   14|         28|
    |sum_fu_52                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|   90|        180|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |a_row_fu_68                         |   7|   0|    7|          0|
    |add_ln162_reg_454                   |  14|   0|   14|          0|
    |add_ln167_reg_449                   |  14|   0|   14|          0|
    |add_ln167_reg_449_pp0_iter4_reg     |  14|   0|   14|          0|
    |and_ln158_reg_424                   |   1|   0|    1|          0|
    |and_ln158_reg_424_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |   1|   0|    1|          0|
    |b_col_fu_60                         |   7|   0|    7|          0|
    |i_fu_56                             |   7|   0|    7|          0|
    |icmp_ln159_reg_418                  |   1|   0|    1|          0|
    |icmp_ln159_reg_418_pp0_iter2_reg    |   1|   0|    1|          0|
    |ifzero_reg_440                      |   1|   0|    1|          0|
    |indvar_flatten14_fu_72              |  20|   0|   20|          0|
    |indvar_flatten_fu_64                |  14|   0|   14|          0|
    |or_ln159_reg_429                    |   1|   0|    1|          0|
    |sum_fu_52                           |  32|   0|   32|          0|
    |zext_ln162_1_reg_434                |   7|   0|   14|          7|
    |zext_ln162_1_reg_434_pp0_iter2_reg  |   7|   0|   14|          7|
    |ifzero_reg_440                      |  64|  32|    1|          0|
    |or_ln159_reg_429                    |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 287|  64|  175|         14|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+--------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_159_2_VITIS_LOOP_161_3|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_159_2_VITIS_LOOP_161_3|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_159_2_VITIS_LOOP_161_3|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_159_2_VITIS_LOOP_161_3|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_159_2_VITIS_LOOP_161_3|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_158_1_VITIS_LOOP_159_2_VITIS_LOOP_161_3|  return value|
|res_address0  |  out|   14|   ap_memory|                                                                  res|         array|
|res_ce0       |  out|    1|   ap_memory|                                                                  res|         array|
|res_we0       |  out|    1|   ap_memory|                                                                  res|         array|
|res_d0        |  out|   32|   ap_memory|                                                                  res|         array|
|A_address0    |  out|   14|   ap_memory|                                                                    A|         array|
|A_ce0         |  out|    1|   ap_memory|                                                                    A|         array|
|A_q0          |   in|   32|   ap_memory|                                                                    A|         array|
|B_address0    |  out|   14|   ap_memory|                                                                    B|         array|
|B_ce0         |  out|    1|   ap_memory|                                                                    B|         array|
|B_q0          |   in|   32|   ap_memory|                                                                    B|         array|
+--------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

