# simarm.cfg
# Example config file

# $Id$

section simarm {
	section cpu {
		# This has no effect yet
		model = "xscale"

		# Set to 1 for a big endian system
		bigendian = 0

		# The processor ID
		id = 0x69052000
	}

	# Multiple "ram" sections may be present
	section ram {
		# The linear base address
		address = 0x00000000

		# The size in bytes
		size = 0x04000000
		
		# The RAM image that is used to initialize the RAM (optional)
		file = "linux.bin"
	}

	# Multiple "rom" sections may be present
	section rom {
		# The file from which the rom code is loaded (optional)
		file = "simarm.rom"

		# The linear base address
		address = 0xffff0000

		# The rom size in bytes
		size = 65536
	}

	# load sections are processed after all ram and rom sections.
	section load {
		format = "ihex"
		file = "simarm.ihex"
	}

	section load {
		format = "binary"
		file = "rom.bin"
		address = 0xffff0000
	}

	# interrupt controller
	section intc {
		address = 0xd6000000
	}

	# timer
	section timer {
		address = 0xc0020000
		scale = 5
	}

	# serial port
	section serial {
		address = 0xc0030000
		irq = 2

		fifo = 64

		# Rate control
		# Transmission is delayed by rate_clocks clocks every
		# rate_chars characters

		# The file that output is written to
		file = "current/uart0.out"
	}
}
