//! A very lightweight ACPI implementation for extracting basic information
//! about CPU topography and NUMA memory regions

use core::mem::size_of;
use core::convert::TryInto;

use crate::mm::physmem::{PhysAddr, PhysSlice};
use crate::efi;

/// A `Result` type which wraps an ACPI error
pub type Result<T> = core::result::Result<T, Error>;

/// Different types of ACPI tables, used mainly for error information
#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum TableType {
    /// The root system description pointer
    Rsdp,

    /// The extended ACPI 2.0+ root system description pointer
    RsdpExtended,

    /// Extended System Description Table
    Xsdt,

    /// Multiple APIC Description Table
    Madt,

    /// System Resource Affinity Table
    Srat,

    /// Serial Port Console Redirection Table
    Spcr,

    /// An unknown table type
    Unknown([u8; 4]),
}

impl From<[u8; 4]> for TableType {
    /// Convert from an ACPI table string into an enum
    fn from(val: [u8; 4]) -> Self {
        match &val {
            b"XSDT" => Self::Xsdt,
            b"APIC" => Self::Madt,
            b"SRAT" => Self::Srat,
            b"SPCR" => Self::Spcr,
                  _ => Self::Unknown(val),
        }
    }
}

/// Errors from ACPI table parsing
#[derive(Debug)]
pub enum Error {
    /// An EFI API returned an error
    EfiError(efi::Error),

    /// An RSDP table was processed, which had an invalid checksum
    ChecksumMismatch(TableType),

    /// An ACPI table did not match the correct signature
    SignatureMismatch(TableType),

    /// An ACPI table did not match the expected length
    LengthMismatch(TableType),

    /// A register bit width specified by a Generic Address Structure was zero
    GasWidthZero,

    /// A register bit width specified by a Generic Address Structure was not
    /// divisible by 8
    GasWidthNotMod8,

    /// A register bit offset was non-zero, this is allowed by the spec but is
    /// not supposed to happen on architectures supported by this OS
    GasOffsetNonZero,

    /// An integer overflow occurred when computing a Generic Address Structure
    /// offset
    GasAddressOverflow,

    /// A Generic Address Structure with an unimplemented type, not supported
    GasTypeUnimplemented,

    /// An access size was not specified by a Generic Address Structure and we
    /// were unable to satisfy the operation
    GasInvalidAccessSize,

    /// An I/O port address was specified in a Generic Address Structure and
    /// I/O ports are not supported on this architecture
    GasIoPortNotAvailable,

    /// An attempt was made to access the extended RSDP but the ACPI
    /// revision of this system is too old and does not support it. ACPI
    /// revision 2.0 is required for extended RSDP.
    RevisionTooOld,

    /// The XSDT table size was not evenly divisible by the array element size
    XsdtBadEntries,
    
    /// An integer overflow occured
    IntegerOverflow,
}

/// Compute an ACPI checksum on physical memory
unsafe fn checksum(addr: PhysAddr, size: usize, typ: TableType) -> Result<()> {

    // Compute checksum
    let chk = (0..size as u64).try_fold(0u8, |acc, offset| {
        Ok(acc.wrapping_add(
            PhysAddr(addr.0.checked_add(offset)
                .ok_or(Error::IntegerOverflow)?).read_unaligned::<u8>()))
    })?;

    // Validate checksum
    if chk == 0 {
        Ok(())
    } else {
        return Err(Error::ChecksumMismatch(typ));
    }
}

/// Root System Descriptor Pointer (RSDP) structure for ACPI 1.0
#[repr(C, packed)]
struct Rsdp {
    /// "RSD PTR "
    signature: [u8; 8],

    /// This is the checksum of the fields defined in the ACPI 1.0
    /// specification. This includes only the first 20 bytes of this
    /// table, bytes 0 to 19, including the checksum field. These bytes
    /// must sum to zero.
    checksum: u8,

    /// OEM-supplied string that identifies the OEM.
    oem_id: [u8; 6],

    /// The revision of this structure. Larger revision numbers are
    /// backward compatible to lower revision numbers. The ACPI version 1.0
    /// revision number of this table is zero. The ACPI version 1.0 RDSP
    /// structure only includes the first 20 bytes of this table. It does
    /// not include the Length field and beyond. The current value for this
    /// field is 2.
    revision: u8,

    /// 32-bit physical address of the RSDT
    rsdt_addr: u32,
}

impl Rsdp {
    /// Load an RSDP structure from `addr`
    unsafe fn from_addr(addr: PhysAddr) -> Result<Self> {
        // Validate the checksum
        checksum(addr, size_of::<Self>(), TableType::Rsdp)?;

        // Get the RSDP table
        let rsdp = addr.read_unaligned::<Self>();

        // Check the signature
        if &rsdp.signature != b"RSD PTR " {
            return Err(Error::SignatureMismatch(TableType::Rsdp));
        }
        
        // Everything looks good, return the RSDP
        Ok(rsdp)
    }
}

/// In-memory representation of an Extended RSDP ACPI structure
#[repr(C, packed)]
struct RsdpExtended {
    /// Base level RSDP table for ACPI 1.0
    base: Rsdp,

    /// The length of the table, in bytes, including the header, starting
    /// from offset 0. This field is used to record the size of the entire
    /// table. This field is not available in the ACIP version 1.0 RSDP
    /// Structure
    length: u32,

    /// 64-bit physical address of the XSDT
    xsdt_addr:         u64,

    /// This is a checksum of the entire table, including both checksums
    extended_checksum: u8,

    /// Reserved field
    reserved:          [u8; 3],
}

impl RsdpExtended {
    /// Load an extended RSDP structure from `addr`
    unsafe fn from_addr(addr: PhysAddr) -> Result<Self> {
        // First read the RSDP. This is the ACPI 1.0 structure and thus is
        // a subset and backwards compatible with all future revisions.
        let rsdp = Rsdp::from_addr(addr)?;

        // The extended RSDP requires ACPI 2.0
        if rsdp.revision < 2 {
            return Err(Error::RevisionTooOld);
        }

        // Validate the checksum
        checksum(addr, size_of::<Self>(), TableType::Rsdp)?;

        // Get the extended RSDP table
        let rsdp = addr.read_unaligned::<Self>();

        // Check the size
        if rsdp.length as usize != size_of::<Self>() {
            return Err(Error::LengthMismatch(TableType::RsdpExtended));
        }

        // Rsdp seems all good!
        Ok(rsdp)
    }
}

/// In-memory representation of an ACPI table header
#[repr(C, packed)]
struct Table {
    /// The ASCII string representation of the table identifier
    signature: [u8; 4],

    /// The length of the table, in bytes, including the header, starting
    /// from offset 0. This field is used to record the size of the entire
    /// table.
    length: u32,

    /// The revision of the structure corresponding to the signature field
    /// for this table. Larger revision numbers are backward compatible to
    /// lower revision numbers with the same signature.
    revision: u8,

    /// The entire table, including the checksum field, must add to zero to
    /// be considered valid
    checksum: u8,

    /// An OEM-supplied string that identifies the OEM
    oemid: [u8; 6],

    /// An OEM-supplied string that the OEM uses to identify the particular
    /// data table. This field is particularly useful when defining a
    /// definition block to distinguish definition block functions. The OEM
    /// assigns each dissimiar table a new OEM Table ID.
    oem_table_id: u64,

    /// An OEM-supplied revision number. Larger numbers are assumed to be
    /// newer revisions.
    oem_revision: u32,

    /// Vendor ID of utility that created the table. For tables containing
    /// Definition blocks, this is the ID of the ASL compiler.
    creator_id: u32,

    /// Revision utility that created the table. For tables containing
    /// Definition blocks, this is the revision of the ASL compiler.
    creator_revision: u32,
}

impl Table {
    /// Attempt to process `addr` as an ACPI table and return the type of
    /// table that was found
    ///
    /// Returns (header, type of table, address of contents, content length)
    unsafe fn from_addr(addr: PhysAddr)
            -> Result<(Self, TableType, PhysAddr, usize)> {
        // Read the table
        let table = addr.read_unaligned::<Self>();

        // Get the type of this table
        let typ = TableType::from(table.signature);

        // Validate the checksum
        checksum(addr, table.length as usize, typ)?;

        // Computer the address of the table's payload and its size in bytes
        let header_size  = size_of::<Self>();
        let payload_size = (table.length as usize).checked_sub(header_size)
            .ok_or(Error::LengthMismatch(typ))?;
        let payload_addr = PhysAddr(addr.0.checked_add(header_size as u64)
            .ok_or(Error::IntegerOverflow)?);

        // Return the parsed information 
        Ok((table, typ, payload_addr, payload_size))
    }
}

/// The Multiple APIC Description Table
struct Madt;

impl Madt {
    /// Process the payload of an MADT based on a physical address and a size
    unsafe fn from_addr(addr: PhysAddr, size: usize) -> Result<Self> {
        /// The error type to throw when the MADT is truncated
        const E: Error = Error::LengthMismatch(TableType::Madt);

        // Create a slice to the physical memory
        let mut slice = PhysSlice::new(addr, size);

        // Read the local APIC physical address
        let _local_apic_addr = slice.consume::<u32>().map_err(|_| E)?;

        // Get the APIC flags
        let _flags = slice.consume::<u32>().map_err(|_| E)?;

        // Handle Interrupt Controller Structures
        while slice.len() > 0 {
            // Read the interrupt controller structure headeo:
            let typ = slice.consume::<u8>().map_err(|_| E)?;
            let len = slice.consume::<u8>().map_err(|_| E)?
                .checked_sub(2).ok_or(E)?;
            
            match typ {
                0 => {
                    /// Processor Local APIC structure
                    #[derive(Debug, Clone, Copy)]
                    #[repr(C, packed)]
                    struct LocalApic {
                        /// The OS associates this local APIC structure with a
                        /// processor object in the namespace when the _UID
                        /// child object of the processor's device object (or
                        /// the ProcessorId listed in the Processor
                        /// declaration operator) evaluates to a numeric value
                        /// that matches the numeric value in this field.
                        acpi_processor_uid: u8,

                        /// The processor's Local APIC ID
                        apic_id: u8,

                        /// Local APIC flags
                        ///
                        /// Bit 0: Enabled (set if ready for use)
                        /// Bit 1: Online Capable (RAZ is enabled, indicates
                        /// if the APIC can be enabled at runtime)
                        flags: u32,
                    }

                    // Ensure the data is the correct size
                    if len as usize != size_of::<LocalApic>() {
                        return Err(E);
                    }
                    
                    // Get the `LocalApic` information
                    let apic = slice.consume::<LocalApic>().map_err(|_| E)?;

                    print!("{:#x?}\n", apic);
                }
                9 => {
                    /// Processor Local x2APIC Structure
                    #[derive(Debug, Clone, Copy)]
                    #[repr(C, packed)]
                    struct LocalX2Apic {
                        /// Reserved - must be zero
                        reserved: u16,

                        /// The processor's local X2APIC ID
                        x2apic_id: u32,

                        /// Same as Local APIC flags
                        flags: u32,

                        /// OSPM associates the X2APIC Structure with a
                        /// processor object declared in the namespace using
                        /// the Device statement, when the _UID child object
                        /// of the processor device evaluates to a numeric
                        /// value, by matching the numeric value with this
                        /// field
                        acpi_processor_uid: u32,
                    }

                    // Ensure the data is the correct size
                    if len as usize != size_of::<LocalX2Apic>() {
                        return Err(E);
                    }
                    
                    // Get the `LocalX2Apic` information
                    let apic = slice.consume::<LocalX2Apic>().map_err(|_| E)?;

                    print!("{:#x?}\n", apic);
                }
                _ => {
                    // Unknown type, just discard the data
                    slice.discard(len as usize).map_err(|_| E)?;
                }
            }
        }
        
        Ok(Self)
    }
}

/// Different types of serial devices
#[derive(Debug)]
enum SerialInterface {
    /// Full 16550 interface
    Serial16550,

    /// Full 16450 interface (must also accept writing to the 16550 FCR
    /// register)
    Serial16450,

    /// MAX311xxE SPI UART
    Max311,

    /// ARM PL011 UART
    ArmPL011,

    /// MSM8x60 (e.g. 8960)
    Msm8x60,

    /// Nvidia 16550
    Nvidia16550,

    /// TI OMAP
    TiOmap,

    /// APM88xxxx
    Apm88xxxx,

    /// MSM8974
    Msm8974,

    /// SAM5250
    Sam5250,

    /// Intel USIF
    IntelUsif,

    /// i.MX 6
    IMX6,

    /// (deprecated) ARM SBSA (2.x only) Generic UART supporting only 32-bit
    /// accesses
    ArmSbsa32,

    /// ARM SBSA Generic UART
    ArmSbsa,

    /// ARM DCC
    ArmDcc,

    /// BCM2835
    Bcm2835,

    /// SDM845 with a clock rate of 1.8432 MHz
    Sdm845_18432,
    
    /// 16550-compatible with parameters defined in Generic Address Structure
    Serial16550Gas,

    /// SDM845 with a clock rate of 7.362 MHz
    Sdm845_7362,

    /// Intel LPSS
    IntelLpss,

    /// Unknown serial interface
    Unknown(u8),
}

impl From<u8> for SerialInterface {
    fn from(val: u8) -> Self {
        match val {
             0 => Self::Serial16550,
             1 => Self::Serial16450,
             2 => Self::Max311,
             3 => Self::ArmPL011,
             4 => Self::Msm8x60,
             5 => Self::Nvidia16550,
             6 => Self::TiOmap,
             8 => Self::Apm88xxxx,
             9 => Self::Msm8974,
            10 => Self::Sam5250,
            11 => Self::IntelUsif,
            12 => Self::IMX6,
            13 => Self::ArmSbsa32,
            14 => Self::ArmSbsa,
            15 => Self::ArmDcc,
            16 => Self::Bcm2835,
            17 => Self::Sdm845_18432,
            18 => Self::Serial16550Gas,
            19 => Self::Sdm845_7362,
            20 => Self::IntelLpss,
             _ => Self::Unknown(val),
        }
    }
}

/// An acess size for an ACPI Generaic Access Structure
#[derive(Debug, Clone, Copy)]
enum AccessSize {
    /// Undefined (legacy reasons)
    Undefined,

    /// Byte access
    Byte,

    /// Word access
    Word,

    /// Dword access
    Dword,

    /// Qword access
    Qword,

    /// Not defined by the spec
    Unspecified,
}

impl From<u8> for AccessSize {
    fn from(val: u8) -> Self {
        match val {
            0 => Self::Undefined,
            1 => Self::Byte,
            2 => Self::Word,
            3 => Self::Dword,
            4 => Self::Qword,
            _ => Self::Unspecified,
        }
    }
}

/// An I/O port address
#[derive(Clone, Copy, Debug)]
struct IoAddr(pub u64);

impl IoAddr {
    /// Read a value from an I/O port
    unsafe fn read_u8(&self) -> Result<u8> {
        {
            let val: u8;
            #[cfg(target_arch = "x86_64")]
            asm!("in al, dx", out("al") val, in("dx") self.0,
                options(nomem, nostack, preserves_flags));

            #[cfg(target_arch = "aarch64")]
            asm!("ldrb w0, [x1]", out("w0") val, in("x1") self.0,
                options(nomem, nostack, preserves_flags));

            Ok(val)
        }

        #[cfg(target_arch = "risvc64")]
        Err(Error::GasIoPortNotAvailable)
    }

    /// Read a value from an I/O port
    unsafe fn read_u16(&self) -> Result<u16> {
        {
            let val: u16;
            #[cfg(target_arch = "x86_64")]
            asm!("in ax, dx", out("ax") val, in("dx") self.0,
                options(nomem, nostack, preserves_flags));

            #[cfg(target_arch = "aarch64")]
            asm!("ldrh w0, [x1]", out("w0") val, in("x1") self.0,
                options(nomem, nostack, preserves_flags));

            Ok(val)
        }

        #[cfg(target_arch = "risvc64")]
        Err(Error::GasIoPortNotAvailable)
    }

    /// Read a value from an I/O port
    unsafe fn read_u32(&self) -> Result<u32> {
        {
            let val: u32;
            #[cfg(target_arch = "x86_64")]
            asm!("in eax, dx", out("eax") val, in("dx") self.0,
                options(nomem, nostack, preserves_flags));

            #[cfg(target_arch = "aarch64")]
            asm!("ldr w0, [x1]", out("w0") val, in("x1") self.0,
                options(nomem, nostack, preserves_flags));

            Ok(val)
        }

        #[cfg(target_arch = "risvc64")]
        Err(Error::GasIoPortNotAvailable)
    }

    /// Read a value from an I/O port
    unsafe fn read_u64(&self) -> Result<u64> {
        {
            let val: u64;
            #[cfg(target_arch = "x86_64")]
            asm!("in rax, dx", out("rax") val, in("dx") self.0,
                options(nomem, nostack, preserves_flags));

            #[cfg(target_arch = "aarch64")]
            asm!("ldr x0, [x1]", out("x0") val, in("x1") self.0,
                options(nomem, nostack, preserves_flags));

            Ok(val)
        }

        #[cfg(target_arch = "risvc64")]
        Err(Error::GasIoPortNotAvailable)
    }

    /// Write a `val` to the I/O port
    unsafe fn write_u8(&self, val: u8) -> Result<()> {
        {
            #[cfg(target_arch = "x86_64")]
            asm!("out dx, al", in("dx") self.0, in("al") val,
                options(nomem, nostack, preserves_flags));

            #[cfg(target_arch = "aarch64")]
            asm!("strb w0, [x1]", in("w0") val as u32, in("x1") self.0,
                options(nomem, nostack, preserves_flags));

            Ok(())
        }

        #[cfg(target_arch = "risvc64")]
        Err(Error::GasIoPortNotAvailable)
    }

    /// Write a `val` to the I/O port
    unsafe fn write_u16(&self, val: u16) -> Result<()> {
        {
            #[cfg(target_arch = "x86_64")]
            asm!("out dx, ax", in("dx") self.0, in("ax") val,
                options(nomem, nostack, preserves_flags));

            #[cfg(target_arch = "aarch64")]
            asm!("strh w0, [x1]", in("w0") val as u32, in("x1") self.0,
                options(nomem, nostack, preserves_flags));

            Ok(())
        }

        #[cfg(target_arch = "risvc64")]
        Err(Error::GasIoPortNotAvailable)
    }

    /// Write a `val` to the I/O port
    unsafe fn write_u32(&self, val: u32) -> Result<()> {
        {
            #[cfg(target_arch = "x86_64")]
            asm!("out dx, eax", in("dx") self.0, in("eax") val,
                options(nomem, nostack, preserves_flags));

            #[cfg(target_arch = "aarch64")]
            asm!("str w0, [x1]", in("w0") val as u32, in("x1") self.0,
                options(nomem, nostack, preserves_flags));

            Ok(())
        }

        #[cfg(target_arch = "risvc64")]
        Err(Error::GasIoPortNotAvailable)
    }

    /// Write a `val` to the I/O port
    unsafe fn write_u64(&self, val: u64) -> Result<()> {
        {
            #[cfg(target_arch = "x86_64")]
            asm!("out dx, rax", in("dx") self.0, in("rax") val,
                options(nomem, nostack, preserves_flags));

            #[cfg(target_arch = "aarch64")]
            asm!("str x0, [x1]", in("x0") val as u64, in("x1") self.0,
                options(nomem, nostack, preserves_flags));

            Ok(())
        }

        #[cfg(target_arch = "risvc64")]
        Err(Error::GasIoPortNotAvailable)
    }
}

/// An ACPI Generic Access Structure
#[derive(Debug)]
pub enum Gas {
    /// An address in system memory space
    Memory {
        /// Base address
        addr: PhysAddr,

        /// Width of a register (in bits) (i.e. the stride to access indices)
        register_width: u8,

        /// Register offset (in bits)
        register_offset: u8,

        /// Access size
        access_size: AccessSize,
    },

    /// An address in system I/O space
    Io {
        /// Base I/O address
        addr: IoAddr,

        /// Width of a register (in bits) (i.e. the stride to access indices)
        register_width: u8,

        /// Register offset (in bits)
        register_offset: u8,

        /// Access size
        access_size: AccessSize,
    },

    /// An unimplemented `Gas` type
    Unimplemented,
}

/// An abbreviated format for a `Gas` which has been indexed and checked
enum GasType {
    /// An address in system memory space
    Memory {
        /// Address
        addr: PhysAddr, 
        /// Access size
        access_size: AccessSize
    },

    /// An address in system I/O space
    Io {
        /// I/O address
        addr: IoAddr,

        /// Access size
        access_size: AccessSize
    },
}

impl GasType {
    /// Read a value from the location specified by `self`
    unsafe fn read(&self) -> Result<u64> {
        Ok(match self {
            Self::Io { addr, access_size } => {
                // Perform the write
                match access_size {
                    AccessSize::Byte  => addr.read_u8()?  as u64,
                    AccessSize::Word  => addr.read_u16()? as u64,
                    AccessSize::Dword => addr.read_u32()? as u64,
                    AccessSize::Qword => addr.read_u64()? as u64,
                    _ => return Err(Error::GasInvalidAccessSize),
                }
            },
            Self::Memory { addr, access_size } => {
                // Perform the write
                match access_size {
                    AccessSize::Byte  => addr.read::<u8>()  as u64,
                    AccessSize::Word  => addr.read::<u16>() as u64,
                    AccessSize::Dword => addr.read::<u32>() as u64,
                    AccessSize::Qword => addr.read::<u64>() as u64,
                    _ => return Err(Error::GasInvalidAccessSize),
                }
            },
            _ => panic!(),
        })
    }

    /// Write a `val` to the location specified by `self`
    unsafe fn write(&self, val: u64) -> Result<()> {
        Ok(match self {
            Self::Io { addr, access_size } => {
                // Perform the write
                match access_size {
                    AccessSize::Byte  => addr.write_u8( val as u8)?,
                    AccessSize::Word  => addr.write_u16(val as u16)?,
                    AccessSize::Dword => addr.write_u32(val as u32)?,
                    AccessSize::Qword => addr.write_u64(val as u64)?,
                    _ => return Err(Error::GasInvalidAccessSize),
                }
            },
            Self::Memory { addr, access_size } => {
                // Perform the write
                match access_size {
                    AccessSize::Byte  => addr.write(val as u8),
                    AccessSize::Word  => addr.write(val as u16),
                    AccessSize::Dword => addr.write(val as u32),
                    AccessSize::Qword => addr.write(val as u64),
                    _ => return Err(Error::GasInvalidAccessSize),
                }
            },
            _ => panic!(),
        })
    }
}

impl Gas {
    /// Reads a `val` based on the `self` at the register index `idx`
    pub unsafe fn read(&self, idx: usize) -> Result<u64> {
        self.addr(idx)?.read()
    }

    /// Writes `val` to offset `idx` at the register specified by `self`.
    /// The `val` will be truncated to the size of the register specified by
    /// the `Gas`.
    pub unsafe fn write(&self, idx: usize, val: u64) -> Result<()> {
        self.addr(idx)?.write(val)
    }

    /// Compute the address to access the register associated with this `Gas`
    /// based on the `idx`
    fn addr(&self, idx: usize) -> Result<GasType> {
        Ok(match self {
            Self::Io { addr, register_width,
                       register_offset, access_size} => {
                // Check the sanity of the register
                if *register_width == 0 {
                    return Err(Error::GasWidthZero);
                }
                if *register_width % 8 != 0 {
                    return Err(Error::GasWidthNotMod8);
                }
                if *register_offset != 0 {
                    return Err(Error::GasOffsetNonZero);
                }

                // Compute the address of the register to access
                let addr = IoAddr(
                    (idx as u64).checked_mul((register_width / 8) as u64)
                    .and_then(|x| x.checked_add(addr.0))
                    .ok_or(Error::GasAddressOverflow)?);

                GasType::Io { addr, access_size: *access_size }
            }
            Self::Memory { addr, register_width,
                           register_offset, access_size} => {
                // Check the sanity of the register
                if *register_width == 0 {
                    return Err(Error::GasWidthZero);
                }
                if *register_width % 8 != 0 {
                    return Err(Error::GasWidthNotMod8);
                }
                if *register_offset != 0 {
                    return Err(Error::GasOffsetNonZero);
                }

                // Compute the address of the register to access
                let addr = PhysAddr(
                    (idx as u64).checked_mul((register_width / 8) as u64)
                    .and_then(|x| x.checked_add(addr.0))
                    .ok_or(Error::GasAddressOverflow)?);

                GasType::Memory { addr, access_size: *access_size }
            }

            Self::Unimplemented => {
                return Err(Error::GasTypeUnimplemented);
            }
        })
    }
}

impl From<[u8; 12]> for Gas {
    fn from(val: [u8; 12]) -> Self {
        match val[0] {
            0 => Self::Memory {
                addr: PhysAddr(u64::from_le_bytes(
                    val[4..12].try_into().unwrap())),
                register_width:  val[1],
                register_offset: val[2],
                access_size:     val[3].into(),
            },
            1 => Self::Io {
                addr: IoAddr(u64::from_le_bytes(
                    val[4..12].try_into().unwrap())),
                register_width:  val[1],
                register_offset: val[2],
                access_size: val[3].into(),
            },
            _ => Self::Unimplemented,
        }
    }
}

/// The Serial Port Console Redirection table
#[derive(Debug)]
struct Spcr {
    /// Type of the serial port register interface
    interface_type: SerialInterface,

    /// Address to access the serial port
    address: Gas,
}

impl Spcr {
    /// Process the payload of an SPCR based on a physical address and a size
    unsafe fn from_addr(addr: PhysAddr, size: usize) -> Result<Self> {
        /// The error type to throw when the SPCR is truncated
        const E: Error = Error::LengthMismatch(TableType::Spcr);

        // Create a slice to the physical memory
        let mut slice = PhysSlice::new(addr, size);

        // Get the serial interface type
        let typ: SerialInterface =
            slice.consume::<u8>().map_err(|_| E)?.into();

        // Reserved (3 bytes)
        slice.discard(3).map_err(|_| E)?;

        // The generic address structure
        let mut info: Gas = slice.consume::<[u8; 12]>().map_err(|_| E)?.into();

        // Sometimes the I/O port on 16550 serial interfaces is set to
        // `Undefined` in the SPCR. We know that for x86_64 16550's, the access
        // size should always be byte.
        #[cfg(target_arch = "x86_64")]
        if let SerialInterface::Serial16550 = typ {
            if let Gas::Io { access_size, .. } = &mut info {
                if let AccessSize::Undefined = access_size {
                    *access_size = AccessSize::Byte;
                }
            }
        }

        for _ in 0..10 {
            // Wait for the output buffer to be ready
            if let SerialInterface::Serial16550 = typ {
                while info.read(5)? & 0x20 == 0 {}
            }

            // The control bit is set the other way on UART, according to
            // www.activexperts.com/serial-port-component/tutorials/uart/
            // FIXME something is wrong here or above, but it prints to screen
            // somehow
            if let SerialInterface::ArmPL011 = typ {
                while info.read(5)? & 0x20 != 0 {}
            }

            info.write(0, 0x41)?;
        }

        Ok(Self {
            interface_type: typ,
            address: info,
        })
    }
}
/// Initialize the ACPI subsystem
pub unsafe fn init() -> Result<()> {
    // Get the ACPI table base from the EFI
    let rsdp_addr = efi::get_acpi_table().map_err(|e| Error::EfiError(e))?;
    
    // Validate and get the RSDP
    let rsdp = RsdpExtended::from_addr(PhysAddr(rsdp_addr as u64))?;
    
    // Get the XSDT
    let (_, typ, xsdt, len) = Table::from_addr(PhysAddr(rsdp.xsdt_addr))?;
    if typ != TableType::Xsdt {
        return Err(Error::SignatureMismatch(TableType::Xsdt));
    }

    // Make sure the XSDT size is module a 64-bit address size
    if len % size_of::<u64>() != 0 {
        return Err(Error::XsdtBadEntries);
    }

    // Get the number of entries in the XSDT
    let entries = len / size_of::<u64>();

    // Go through each table in the XSDT
    for idx in 0..entries {
        // Get the physical address of the XSDT entry
        let entry_addr = idx.checked_mul(size_of::<u64>()).and_then(|x| {
            x.checked_add(xsdt.0 as usize)
        }).ok_or(Error::IntegerOverflow)?;

        // Get the table address by reading the XSDT entry. It has been
        // observed in some versions of OVMF that these addresses can
        // sometimes be unaligned.
        let table_addr = PhysAddr(entry_addr as u64).read_unaligned::<u64>();

        // Parse and validate the table header
        let (_, typ, data, len) = Table::from_addr(PhysAddr(table_addr))?;

        match typ {
            TableType::Madt => {
                Madt::from_addr(data, len)?;
            }

            TableType::Spcr => {
                let spcr = Spcr::from_addr(data, len)?;
                print!("{:#x?}\n", spcr);

            }

            // Unknown
            _ => {}
        }
    }

    Ok(())
}
