The IObundle Cache is a RISC-V-based Peripheral written in Verilog, which users
can download for free, modify, simulate and implement in FPGA or ASIC. It is
written in Verilog and includes a C software driver. The IObundle Cache is a
very compact IP that works at high clock rates if needed. It supports a
configurable number of ways and write-through and write-back policies. For more
features and/or support licensable commercial versions are available upon
request.


