Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\Projects\C75\FPGA_board\Rev_PR1\FPGA_Project_c10gxllrf3p0_ethernet_sfp\ip\test_nco.ip --block-symbol-file --output-directory=F:\Projects\C75\FPGA_board\Rev_PR1\FPGA_Project_c10gxllrf3p0_ethernet_sfp\ip\test_nco --family="Cyclone 10 GX" --part=10CX105YF672E5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Projects\C75\FPGA_board\Rev_PR1\FPGA_Project_c10gxllrf3p0_ethernet_sfp\ip\test_nco.ip --synthesis=VERILOG --output-directory=F:\Projects\C75\FPGA_board\Rev_PR1\FPGA_Project_c10gxllrf3p0_ethernet_sfp\ip\test_nco --family="Cyclone 10 GX" --part=10CX105YF672E5G
Info: test_nco: "Transforming system: test_nco"
Info: test_nco: "Naming system components in system: test_nco"
Info: test_nco: "Processing generation queue"
Info: test_nco: "Generating: test_nco"
Info: test_nco: "Generating: test_nco_altera_nco_ii_181_4lk2jgi"
Info: test_nco: Done "test_nco" with 2 modules, 14 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
