Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  9 10:02:51 2025
| Host         : Vasile-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  45          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.157        0.000                      0                 1361        0.151        0.000                      0                 1361        4.500        0.000                       0                   618  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.157        0.000                      0                 1245        0.151        0.000                      0                 1245        4.500        0.000                       0                   618  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.881        0.000                      0                  116        0.680        0.000                      0                  116  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.157ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_mantissa_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/sum_mantissa_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 3.661ns (46.593%)  route 4.196ns (53.407%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.564     5.085    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  perceptron/fpu_adder2/A_mantissa_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  perceptron/fpu_adder2/A_mantissa_reg[11]/Q
                         net (fo=11, routed)          1.930     7.533    perceptron/fpu_adder2/A_mantissa_reg_n_0_[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.124     7.657 r  perceptron/fpu_adder2/sum_sgn_i_24/O
                         net (fo=1, routed)           0.000     7.657    perceptron/fpu_adder2/sum_sgn_i_24_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.207 r  perceptron/fpu_adder2/sum_sgn_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.207    perceptron/fpu_adder2/sum_sgn_reg_i_8_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  perceptron/fpu_adder2/sum_sgn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.330    perceptron/fpu_adder2/sum_sgn_reg_i_4_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.601 r  perceptron/fpu_adder2/sum_sgn_reg_i_2/CO[0]
                         net (fo=25, routed)          1.347     9.948    perceptron/fpu_adder2/A_mantissa_reg[24]_0[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.399    10.347 r  perceptron/fpu_adder2/sum_mantissa[3]_i_7__0/O
                         net (fo=1, routed)           0.000    10.347    perceptron/fpu_adder2/p_1_in__0[0]
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.818 r  perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.818    perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.935    perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.052    perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.169 r  perceptron/fpu_adder2/sum_mantissa_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    11.178    perceptron/fpu_adder2/sum_mantissa_reg[15]_i_3__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  perceptron/fpu_adder2/sum_mantissa_reg[19]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.295    perceptron/fpu_adder2/sum_mantissa_reg[19]_i_3__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.610 r  perceptron/fpu_adder2/sum_mantissa_reg[23]_i_3__0/O[3]
                         net (fo=1, routed)           0.440    12.050    perceptron/fpu_adder2/in18[23]
    SLICE_X5Y26          LUT4 (Prop_lut4_I3_O)        0.307    12.357 r  perceptron/fpu_adder2/sum_mantissa[23]_i_2__0/O
                         net (fo=1, routed)           0.462    12.819    perceptron/fpu_adder2/sum_mantissa[23]_i_2__0_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124    12.943 r  perceptron/fpu_adder2/sum_mantissa[23]_i_1__0/O
                         net (fo=1, routed)           0.000    12.943    perceptron/fpu_adder2/sum_mantissa[23]_i_1__0_n_0
    SLICE_X5Y27          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.503    14.844    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[23]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)        0.031    15.100    perceptron/fpu_adder2/sum_mantissa_reg[23]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                  2.157    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_mantissa_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/sum_mantissa_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.729ns  (logic 3.345ns (43.280%)  route 4.384ns (56.720%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.564     5.085    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  perceptron/fpu_adder2/A_mantissa_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  perceptron/fpu_adder2/A_mantissa_reg[11]/Q
                         net (fo=11, routed)          1.930     7.533    perceptron/fpu_adder2/A_mantissa_reg_n_0_[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.124     7.657 r  perceptron/fpu_adder2/sum_sgn_i_24/O
                         net (fo=1, routed)           0.000     7.657    perceptron/fpu_adder2/sum_sgn_i_24_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.207 r  perceptron/fpu_adder2/sum_sgn_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.207    perceptron/fpu_adder2/sum_sgn_reg_i_8_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  perceptron/fpu_adder2/sum_sgn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.330    perceptron/fpu_adder2/sum_sgn_reg_i_4_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.601 r  perceptron/fpu_adder2/sum_sgn_reg_i_2/CO[0]
                         net (fo=25, routed)          1.347     9.948    perceptron/fpu_adder2/A_mantissa_reg[24]_0[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.399    10.347 r  perceptron/fpu_adder2/sum_mantissa[3]_i_7__0/O
                         net (fo=1, routed)           0.000    10.347    perceptron/fpu_adder2/p_1_in__0[0]
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.818 r  perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.818    perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.935    perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.052    perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.291 r  perceptron/fpu_adder2/sum_mantissa_reg[15]_i_3__0/O[2]
                         net (fo=1, routed)           0.488    11.779    perceptron/fpu_adder2/in18[14]
    SLICE_X4Y24          LUT5 (Prop_lut5_I4_O)        0.301    12.080 r  perceptron/fpu_adder2/sum_mantissa[14]_i_2__0/O
                         net (fo=1, routed)           0.610    12.690    perceptron/fpu_adder2/sum_mantissa[14]_i_2__0_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.814 r  perceptron/fpu_adder2/sum_mantissa[14]_i_1__0/O
                         net (fo=1, routed)           0.000    12.814    perceptron/fpu_adder2/sum_mantissa[14]_i_1__0_n_0
    SLICE_X4Y24          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.500    14.841    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[14]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDRE (Setup_fdre_C_D)        0.029    15.095    perceptron/fpu_adder2/sum_mantissa_reg[14]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -12.814    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_mantissa_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/sum_mantissa_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.719ns  (logic 3.462ns (44.850%)  route 4.257ns (55.150%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.564     5.085    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  perceptron/fpu_adder2/A_mantissa_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  perceptron/fpu_adder2/A_mantissa_reg[11]/Q
                         net (fo=11, routed)          1.930     7.533    perceptron/fpu_adder2/A_mantissa_reg_n_0_[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.124     7.657 r  perceptron/fpu_adder2/sum_sgn_i_24/O
                         net (fo=1, routed)           0.000     7.657    perceptron/fpu_adder2/sum_sgn_i_24_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.207 r  perceptron/fpu_adder2/sum_sgn_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.207    perceptron/fpu_adder2/sum_sgn_reg_i_8_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  perceptron/fpu_adder2/sum_sgn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.330    perceptron/fpu_adder2/sum_sgn_reg_i_4_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.601 r  perceptron/fpu_adder2/sum_sgn_reg_i_2/CO[0]
                         net (fo=25, routed)          1.347     9.948    perceptron/fpu_adder2/A_mantissa_reg[24]_0[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.399    10.347 r  perceptron/fpu_adder2/sum_mantissa[3]_i_7__0/O
                         net (fo=1, routed)           0.000    10.347    perceptron/fpu_adder2/p_1_in__0[0]
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.818 r  perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.818    perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.935    perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.052    perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.169 r  perceptron/fpu_adder2/sum_mantissa_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    11.178    perceptron/fpu_adder2/sum_mantissa_reg[15]_i_3__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.417 r  perceptron/fpu_adder2/sum_mantissa_reg[19]_i_3__0/O[2]
                         net (fo=1, routed)           0.426    11.843    perceptron/fpu_adder2/in18[18]
    SLICE_X4Y25          LUT5 (Prop_lut5_I4_O)        0.301    12.144 r  perceptron/fpu_adder2/sum_mantissa[18]_i_2__0/O
                         net (fo=1, routed)           0.537    12.680    perceptron/fpu_adder2/sum_mantissa[18]_i_2__0_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.804 r  perceptron/fpu_adder2/sum_mantissa[18]_i_1__0/O
                         net (fo=1, routed)           0.000    12.804    perceptron/fpu_adder2/sum_mantissa[18]_i_1__0_n_0
    SLICE_X4Y25          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.500    14.841    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[18]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.031    15.097    perceptron/fpu_adder2/sum_mantissa_reg[18]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -12.804    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/B_exp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/A_mantissa_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.608ns  (logic 2.839ns (37.318%)  route 4.769ns (62.682%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.615     5.136    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X7Y24          FDRE                                         r  perceptron/fpu_adder2/B_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456     5.592 r  perceptron/fpu_adder2/B_exp_reg[1]/Q
                         net (fo=8, routed)           0.693     6.285    perceptron/fpu_adder2/B_exp[1]
    SLICE_X7Y29          LUT2 (Prop_lut2_I0_O)        0.124     6.409 r  perceptron/fpu_adder2/A_mantissa[17]_i_14/O
                         net (fo=1, routed)           0.000     6.409    perceptron/fpu_adder2/A_mantissa[17]_i_14_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.959 r  perceptron/fpu_adder2/A_mantissa_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.959    perceptron/fpu_adder2/A_mantissa_reg[17]_i_6_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.181 r  perceptron/fpu_adder2/A_mantissa_reg[24]_i_11/O[0]
                         net (fo=76, routed)          1.179     8.360    perceptron/fpu_adder2/A_mantissa60[4]
    SLICE_X11Y34         LUT5 (Prop_lut5_I0_O)        0.327     8.687 f  perceptron/fpu_adder2/A_mantissa[17]_i_19/O
                         net (fo=35, routed)          0.647     9.333    perceptron/fpu_adder2/A_mantissa[17]_i_19_n_0
    SLICE_X10Y34         LUT6 (Prop_lut6_I3_O)        0.332     9.665 r  perceptron/fpu_adder2/A_mantissa[14]_i_9/O
                         net (fo=3, routed)           0.872    10.538    perceptron/fpu_adder2/A_mantissa[14]_i_9_n_0
    SLICE_X10Y34         LUT4 (Prop_lut4_I3_O)        0.148    10.686 r  perceptron/fpu_adder2/A_mantissa[12]_i_8__0/O
                         net (fo=2, routed)           0.591    11.276    perceptron/fpu_adder2/A_mantissa[12]_i_8__0_n_0
    SLICE_X11Y35         LUT2 (Prop_lut2_I0_O)        0.354    11.630 r  perceptron/fpu_adder2/A_mantissa[12]_i_4__0/O
                         net (fo=1, routed)           0.787    12.418    perceptron/fpu_adder2/A_mantissa[12]_i_4__0_n_0
    SLICE_X13Y35         LUT6 (Prop_lut6_I4_O)        0.326    12.744 r  perceptron/fpu_adder2/A_mantissa[12]_i_1/O
                         net (fo=1, routed)           0.000    12.744    perceptron/fpu_adder2/A_mantissa[12]
    SLICE_X13Y35         FDRE                                         r  perceptron/fpu_adder2/A_mantissa_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.445    14.786    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  perceptron/fpu_adder2/A_mantissa_reg[12]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X13Y35         FDRE (Setup_fdre_C_D)        0.029    15.040    perceptron/fpu_adder2/A_mantissa_reg[12]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_exp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/B_mantissa_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 2.418ns (31.681%)  route 5.214ns (68.318%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.623     5.144    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  perceptron/fpu_adder2/A_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  perceptron/fpu_adder2/A_exp_reg[1]/Q
                         net (fo=8, routed)           0.661     6.261    perceptron/fpu_adder2/A_exp__0[1]
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.385 r  perceptron/fpu_adder2/B_mantissa[17]_i_14/O
                         net (fo=1, routed)           0.000     6.385    perceptron/fpu_adder2/B_mantissa[17]_i_14_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.965 r  perceptron/fpu_adder2/B_mantissa_reg[17]_i_6/O[2]
                         net (fo=81, routed)          0.986     7.951    perceptron/fpu_adder2/B_mantissa60[2]
    SLICE_X8Y25          LUT4 (Prop_lut4_I1_O)        0.302     8.253 r  perceptron/fpu_adder2/B_mantissa[24]_i_26/O
                         net (fo=3, routed)           0.831     9.084    perceptron/fpu_adder2/B_mantissa[24]_i_26_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I1_O)        0.124     9.208 f  perceptron/fpu_adder2/B_mantissa[24]_i_8/O
                         net (fo=14, routed)          1.076    10.284    perceptron/fpu_adder2/B_mantissa[24]_i_8_n_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.152    10.436 r  perceptron/fpu_adder2/B_mantissa[8]_i_3__0/O
                         net (fo=5, routed)           0.808    11.244    perceptron/fpu_adder2/B_mantissa[8]_i_3__0_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I0_O)        0.352    11.596 r  perceptron/fpu_adder2/B_mantissa[5]_i_3__0/O
                         net (fo=1, routed)           0.853    12.448    perceptron/fpu_adder2/B_mantissa[5]_i_3__0_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I1_O)        0.328    12.776 r  perceptron/fpu_adder2/B_mantissa[5]_i_1__0/O
                         net (fo=1, routed)           0.000    12.776    perceptron/fpu_adder2/B_mantissa[5]
    SLICE_X12Y21         FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.438    14.779    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[5]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y21         FDRE (Setup_fdre_C_D)        0.081    15.085    perceptron/fpu_adder2/B_mantissa_reg[5]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_mantissa_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/sum_mantissa_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.686ns  (logic 3.553ns (46.227%)  route 4.133ns (53.773%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.564     5.085    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  perceptron/fpu_adder2/A_mantissa_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  perceptron/fpu_adder2/A_mantissa_reg[11]/Q
                         net (fo=11, routed)          1.930     7.533    perceptron/fpu_adder2/A_mantissa_reg_n_0_[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.124     7.657 r  perceptron/fpu_adder2/sum_sgn_i_24/O
                         net (fo=1, routed)           0.000     7.657    perceptron/fpu_adder2/sum_sgn_i_24_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.207 r  perceptron/fpu_adder2/sum_sgn_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.207    perceptron/fpu_adder2/sum_sgn_reg_i_8_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  perceptron/fpu_adder2/sum_sgn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.330    perceptron/fpu_adder2/sum_sgn_reg_i_4_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.601 r  perceptron/fpu_adder2/sum_sgn_reg_i_2/CO[0]
                         net (fo=25, routed)          1.347     9.948    perceptron/fpu_adder2/A_mantissa_reg[24]_0[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.399    10.347 r  perceptron/fpu_adder2/sum_mantissa[3]_i_7__0/O
                         net (fo=1, routed)           0.000    10.347    perceptron/fpu_adder2/p_1_in__0[0]
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.818 r  perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.818    perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.935    perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.052    perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.169 r  perceptron/fpu_adder2/sum_mantissa_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    11.178    perceptron/fpu_adder2/sum_mantissa_reg[15]_i_3__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  perceptron/fpu_adder2/sum_mantissa_reg[19]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.295    perceptron/fpu_adder2/sum_mantissa_reg[19]_i_3__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.514 r  perceptron/fpu_adder2/sum_mantissa_reg[23]_i_3__0/O[0]
                         net (fo=1, routed)           0.431    11.945    perceptron/fpu_adder2/in18[20]
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.295    12.240 r  perceptron/fpu_adder2/sum_mantissa[20]_i_2__0/O
                         net (fo=1, routed)           0.407    12.647    perceptron/fpu_adder2/sum_mantissa[20]_i_2__0_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    12.771 r  perceptron/fpu_adder2/sum_mantissa[20]_i_1__0/O
                         net (fo=1, routed)           0.000    12.771    perceptron/fpu_adder2/sum_mantissa[20]_i_1__0_n_0
    SLICE_X5Y25          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.500    14.841    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X5Y25          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[20]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.031    15.097    perceptron/fpu_adder2/sum_mantissa_reg[20]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -12.771    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_mantissa_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/sum_mantissa_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.686ns  (logic 3.668ns (47.720%)  route 4.018ns (52.280%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.564     5.085    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  perceptron/fpu_adder2/A_mantissa_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  perceptron/fpu_adder2/A_mantissa_reg[11]/Q
                         net (fo=11, routed)          1.930     7.533    perceptron/fpu_adder2/A_mantissa_reg_n_0_[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.124     7.657 r  perceptron/fpu_adder2/sum_sgn_i_24/O
                         net (fo=1, routed)           0.000     7.657    perceptron/fpu_adder2/sum_sgn_i_24_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.207 r  perceptron/fpu_adder2/sum_sgn_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.207    perceptron/fpu_adder2/sum_sgn_reg_i_8_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  perceptron/fpu_adder2/sum_sgn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.330    perceptron/fpu_adder2/sum_sgn_reg_i_4_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.601 r  perceptron/fpu_adder2/sum_sgn_reg_i_2/CO[0]
                         net (fo=25, routed)          1.347     9.948    perceptron/fpu_adder2/A_mantissa_reg[24]_0[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.399    10.347 r  perceptron/fpu_adder2/sum_mantissa[3]_i_7__0/O
                         net (fo=1, routed)           0.000    10.347    perceptron/fpu_adder2/p_1_in__0[0]
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.818 r  perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.818    perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.935    perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.052    perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.169 r  perceptron/fpu_adder2/sum_mantissa_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    11.178    perceptron/fpu_adder2/sum_mantissa_reg[15]_i_3__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.295 r  perceptron/fpu_adder2/sum_mantissa_reg[19]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.295    perceptron/fpu_adder2/sum_mantissa_reg[19]_i_3__0_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.618 r  perceptron/fpu_adder2/sum_mantissa_reg[23]_i_3__0/O[1]
                         net (fo=1, routed)           0.289    11.907    perceptron/fpu_adder2/in18[21]
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.306    12.213 r  perceptron/fpu_adder2/sum_mantissa[21]_i_2__0/O
                         net (fo=1, routed)           0.435    12.648    perceptron/fpu_adder2/sum_mantissa[21]_i_2__0_n_0
    SLICE_X5Y27          LUT5 (Prop_lut5_I0_O)        0.124    12.772 r  perceptron/fpu_adder2/sum_mantissa[21]_i_1__0/O
                         net (fo=1, routed)           0.000    12.772    perceptron/fpu_adder2/sum_mantissa[21]_i_1__0_n_0
    SLICE_X5Y27          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.503    14.844    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[21]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)        0.029    15.098    perceptron/fpu_adder2/sum_mantissa_reg[21]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -12.772    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_mantissa_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/sum_mantissa_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 3.436ns (44.985%)  route 4.202ns (55.015%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.564     5.085    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  perceptron/fpu_adder2/A_mantissa_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  perceptron/fpu_adder2/A_mantissa_reg[11]/Q
                         net (fo=11, routed)          1.930     7.533    perceptron/fpu_adder2/A_mantissa_reg_n_0_[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.124     7.657 r  perceptron/fpu_adder2/sum_sgn_i_24/O
                         net (fo=1, routed)           0.000     7.657    perceptron/fpu_adder2/sum_sgn_i_24_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.207 r  perceptron/fpu_adder2/sum_sgn_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.207    perceptron/fpu_adder2/sum_sgn_reg_i_8_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  perceptron/fpu_adder2/sum_sgn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.330    perceptron/fpu_adder2/sum_sgn_reg_i_4_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.601 r  perceptron/fpu_adder2/sum_sgn_reg_i_2/CO[0]
                         net (fo=25, routed)          1.347     9.948    perceptron/fpu_adder2/A_mantissa_reg[24]_0[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.399    10.347 r  perceptron/fpu_adder2/sum_mantissa[3]_i_7__0/O
                         net (fo=1, routed)           0.000    10.347    perceptron/fpu_adder2/p_1_in__0[0]
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.818 r  perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.818    perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.935    perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.052    perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.169 r  perceptron/fpu_adder2/sum_mantissa_reg[15]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    11.178    perceptron/fpu_adder2/sum_mantissa_reg[15]_i_3__0_n_0
    SLICE_X6Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.397 r  perceptron/fpu_adder2/sum_mantissa_reg[19]_i_3__0/O[0]
                         net (fo=1, routed)           0.482    11.879    perceptron/fpu_adder2/in18[16]
    SLICE_X3Y24          LUT5 (Prop_lut5_I4_O)        0.295    12.174 r  perceptron/fpu_adder2/sum_mantissa[16]_i_2__0/O
                         net (fo=1, routed)           0.426    12.599    perceptron/fpu_adder2/sum_mantissa[16]_i_2__0_n_0
    SLICE_X4Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.723 r  perceptron/fpu_adder2/sum_mantissa[16]_i_1__0/O
                         net (fo=1, routed)           0.000    12.723    perceptron/fpu_adder2/sum_mantissa[16]_i_1__0_n_0
    SLICE_X4Y24          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.500    14.841    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[16]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y24          FDRE (Setup_fdre_C_D)        0.031    15.097    perceptron/fpu_adder2/sum_mantissa_reg[16]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -12.723    
  -------------------------------------------------------------------
                         slack                                  2.374    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_exp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/B_mantissa_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 2.420ns (32.510%)  route 5.024ns (67.490%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.623     5.144    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X7Y30          FDRE                                         r  perceptron/fpu_adder2/A_exp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  perceptron/fpu_adder2/A_exp_reg[1]/Q
                         net (fo=8, routed)           0.661     6.261    perceptron/fpu_adder2/A_exp__0[1]
    SLICE_X7Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.385 r  perceptron/fpu_adder2/B_mantissa[17]_i_14/O
                         net (fo=1, routed)           0.000     6.385    perceptron/fpu_adder2/B_mantissa[17]_i_14_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.965 r  perceptron/fpu_adder2/B_mantissa_reg[17]_i_6/O[2]
                         net (fo=81, routed)          1.130     8.096    perceptron/fpu_adder2/B_mantissa60[2]
    SLICE_X13Y25         LUT4 (Prop_lut4_I2_O)        0.330     8.426 f  perceptron/fpu_adder2/B_mantissa[22]_i_5__0/O
                         net (fo=41, routed)          1.157     9.583    perceptron/fpu_adder2/B_mantissa[22]_i_5__0_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.332     9.915 r  perceptron/fpu_adder2/B_mantissa[9]_i_8/O
                         net (fo=2, routed)           0.954    10.869    perceptron/fpu_adder2/B_mantissa[9]_i_8_n_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.146    11.015 r  perceptron/fpu_adder2/B_mantissa[9]_i_6__0/O
                         net (fo=2, routed)           0.485    11.499    perceptron/fpu_adder2/B_mantissa[9]_i_6__0_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.328    11.827 r  perceptron/fpu_adder2/B_mantissa[9]_i_4__0/O
                         net (fo=1, routed)           0.637    12.464    perceptron/fpu_adder2/B_mantissa[9]_i_4__0_n_0
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.124    12.588 r  perceptron/fpu_adder2/B_mantissa[9]_i_1__0/O
                         net (fo=1, routed)           0.000    12.588    perceptron/fpu_adder2/B_mantissa[9]
    SLICE_X9Y25          FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.433    14.774    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X9Y25          FDRE                                         r  perceptron/fpu_adder2/B_mantissa_reg[9]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y25          FDRE (Setup_fdre_C_D)        0.031    15.030    perceptron/fpu_adder2/B_mantissa_reg[9]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -12.588    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 perceptron/fpu_adder2/A_mantissa_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/sum_mantissa_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 3.427ns (45.334%)  route 4.132ns (54.666%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.564     5.085    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  perceptron/fpu_adder2/A_mantissa_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  perceptron/fpu_adder2/A_mantissa_reg[11]/Q
                         net (fo=11, routed)          1.930     7.533    perceptron/fpu_adder2/A_mantissa_reg_n_0_[11]
    SLICE_X7Y23          LUT4 (Prop_lut4_I1_O)        0.124     7.657 r  perceptron/fpu_adder2/sum_sgn_i_24/O
                         net (fo=1, routed)           0.000     7.657    perceptron/fpu_adder2/sum_sgn_i_24_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.207 r  perceptron/fpu_adder2/sum_sgn_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.207    perceptron/fpu_adder2/sum_sgn_reg_i_8_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.321 r  perceptron/fpu_adder2/sum_sgn_reg_i_4/CO[3]
                         net (fo=1, routed)           0.009     8.330    perceptron/fpu_adder2/sum_sgn_reg_i_4_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.601 r  perceptron/fpu_adder2/sum_sgn_reg_i_2/CO[0]
                         net (fo=25, routed)          1.347     9.948    perceptron/fpu_adder2/A_mantissa_reg[24]_0[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.399    10.347 r  perceptron/fpu_adder2/sum_mantissa[3]_i_7__0/O
                         net (fo=1, routed)           0.000    10.347    perceptron/fpu_adder2/p_1_in__0[0]
    SLICE_X6Y21          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    10.818 r  perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.818    perceptron/fpu_adder2/sum_mantissa_reg[3]_i_3__0_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.935 r  perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    10.935    perceptron/fpu_adder2/sum_mantissa_reg[7]_i_3__0_n_0
    SLICE_X6Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.052 r  perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    11.052    perceptron/fpu_adder2/sum_mantissa_reg[11]_i_3__0_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.367 r  perceptron/fpu_adder2/sum_mantissa_reg[15]_i_3__0/O[3]
                         net (fo=1, routed)           0.440    11.807    perceptron/fpu_adder2/in18[15]
    SLICE_X5Y24          LUT5 (Prop_lut5_I4_O)        0.307    12.114 r  perceptron/fpu_adder2/sum_mantissa[15]_i_2__0/O
                         net (fo=1, routed)           0.407    12.521    perceptron/fpu_adder2/sum_mantissa[15]_i_2__0_n_0
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.645 r  perceptron/fpu_adder2/sum_mantissa[15]_i_1__0/O
                         net (fo=1, routed)           0.000    12.645    perceptron/fpu_adder2/sum_mantissa[15]_i_1__0_n_0
    SLICE_X5Y24          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.500    14.841    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  perceptron/fpu_adder2/sum_mantissa_reg[15]/C
                         clock pessimism              0.260    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.031    15.097    perceptron/fpu_adder2/sum_mantissa_reg[15]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -12.645    
  -------------------------------------------------------------------
                         slack                                  2.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.586     1.469    perceptron/fpu_adder1/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  perceptron/fpu_adder1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  perceptron/fpu_adder1/done_reg/Q
                         net (fo=2, routed)           0.098     1.708    perceptron/fpu_mul1/adder1_done
    SLICE_X2Y20          LUT5 (Prop_lut5_I3_O)        0.045     1.753 r  perceptron/fpu_mul1/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.753    perceptron/fpu_mul1_n_0
    SLICE_X2Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     1.982    perceptron/clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.120     1.602    perceptron/FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/FSM_onehot_cur_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.586     1.469    perceptron/fpu_adder1/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  perceptron/fpu_adder1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  perceptron/fpu_adder1/done_reg/Q
                         net (fo=2, routed)           0.102     1.712    perceptron/fpu_adder2/adder1_done
    SLICE_X2Y20          LUT4 (Prop_lut4_I2_O)        0.045     1.757 r  perceptron/fpu_adder2/FSM_onehot_cur_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.757    perceptron/fpu_adder2_n_8
    SLICE_X2Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     1.982    perceptron/clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[3]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.121     1.603    perceptron/FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder2/sum_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.583     1.466    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  perceptron/fpu_adder2/sum_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  perceptron/fpu_adder2/sum_reg[29]/Q
                         net (fo=1, routed)           0.100     1.707    perceptron/weighted_sum[29]
    SLICE_X2Y22          FDCE                                         r  perceptron/fsum_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.853     1.980    perceptron/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  perceptron/fsum_reg[29]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDCE (Hold_fdce_C_D)         0.063     1.544    perceptron/fsum_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder2/sum_sgn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder2/sum_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.007%)  route 0.130ns (47.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.581     1.464    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  perceptron/fpu_adder2/sum_sgn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  perceptron/fpu_adder2/sum_sgn_reg/Q
                         net (fo=2, routed)           0.130     1.735    perceptron/fpu_adder2/D[0]
    SLICE_X3Y25          FDRE                                         r  perceptron/fpu_adder2/sum_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.850     1.977    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  perceptron/fpu_adder2/sum_reg[31]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.072     1.571    perceptron/fpu_adder2/sum_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder2/sum_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.583     1.466    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  perceptron/fpu_adder2/sum_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  perceptron/fpu_adder2/sum_reg[21]/Q
                         net (fo=1, routed)           0.113     1.720    perceptron/weighted_sum[21]
    SLICE_X1Y22          FDCE                                         r  perceptron/fsum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.853     1.980    perceptron/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  perceptron/fsum_reg[21]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.072     1.553    perceptron/fsum_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder2/sum_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.585     1.468    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  perceptron/fpu_adder2/sum_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  perceptron/fpu_adder2/sum_reg[18]/Q
                         net (fo=1, routed)           0.110     1.719    perceptron/weighted_sum[18]
    SLICE_X3Y22          FDCE                                         r  perceptron/fsum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.853     1.980    perceptron/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  perceptron/fsum_reg[18]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDCE (Hold_fdce_C_D)         0.070     1.551    perceptron/fsum_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mpg1/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.474    mpg1/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  mpg1/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg1/Q1_reg/Q
                         net (fo=1, routed)           0.112     1.727    mpg1/Q1
    SLICE_X1Y15          FDRE                                         r  mpg1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.860     1.987    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q2_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.070     1.558    mpg1/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder2/sum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.583     1.466    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  perceptron/fpu_adder2/sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  perceptron/fpu_adder2/sum_reg[10]/Q
                         net (fo=1, routed)           0.114     1.721    perceptron/weighted_sum[10]
    SLICE_X1Y22          FDCE                                         r  perceptron/fsum_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.853     1.980    perceptron/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  perceptron/fsum_reg[10]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y22          FDCE (Hold_fdce_C_D)         0.070     1.551    perceptron/fsum_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 perceptron/fpu_adder2/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.912%)  route 0.116ns (45.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.583     1.466    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  perceptron/fpu_adder2/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  perceptron/fpu_adder2/sum_reg[7]/Q
                         net (fo=1, routed)           0.116     1.723    perceptron/weighted_sum[7]
    SLICE_X0Y22          FDCE                                         r  perceptron/fsum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.853     1.980    perceptron/clk_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  perceptron/fsum_reg[7]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.072     1.553    perceptron/fsum_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mpg2/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.589     1.472    mpg2/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  mpg2/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  mpg2/Q1_reg/Q
                         net (fo=1, routed)           0.112     1.725    mpg2/Q1_reg_n_0
    SLICE_X1Y18          FDRE                                         r  mpg2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.857     1.984    mpg2/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  mpg2/Q2_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.070     1.555    mpg2/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y11    perceptron/fpu_mul1/M_full_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y7     perceptron/fpu_mul2/M_full_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y15    display/counter_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y17    display/counter_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y17    display/counter_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y18    display/counter_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y18    display/counter_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y18    display/counter_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y18    display/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y15    display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y15    display/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y17    display/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y17    display/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y17    display/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y17    display/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y18    display/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y18    display/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y18    display/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y18    display/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y15    display/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y15    display/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y17    display/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y17    display/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y17    display/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y17    display/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y18    display/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y18    display/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y18    display/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X4Y18    display/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.680ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder1/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 0.580ns (12.262%)  route 4.150ns (87.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.631     5.152    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.512     6.120    mpg1/Q2
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.244 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         3.639     9.882    perceptron/fpu_adder1/btnc_d
    SLICE_X6Y43          FDCE                                         f  perceptron/fpu_adder1/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.517    14.858    perceptron/fpu_adder1/clk_IBUF_BUFG
    SLICE_X6Y43          FDCE                                         r  perceptron/fpu_adder1/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y43          FDCE (Recov_fdce_C_CLR)     -0.319    14.764    perceptron/fpu_adder1/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder1/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.580ns (12.631%)  route 4.012ns (87.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.631     5.152    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.512     6.120    mpg1/Q2
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.244 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         3.500     9.744    perceptron/fpu_adder1/btnc_d
    SLICE_X7Y42          FDCE                                         f  perceptron/fpu_adder1/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.516    14.857    perceptron/fpu_adder1/clk_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  perceptron/fpu_adder1/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y42          FDCE (Recov_fdce_C_CLR)     -0.405    14.677    perceptron/fpu_adder1/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.744    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_adder1/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.580ns (13.082%)  route 3.854ns (86.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.631     5.152    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.512     6.120    mpg1/Q2
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.244 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         3.342     9.586    perceptron/fpu_adder1/btnc_d
    SLICE_X7Y41          FDCE                                         f  perceptron/fpu_adder1/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.516    14.857    perceptron/fpu_adder1/clk_IBUF_BUFG
    SLICE_X7Y41          FDCE                                         r  perceptron/fpu_adder1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y41          FDCE (Recov_fdce_C_CLR)     -0.405    14.677    perceptron/fpu_adder1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.495%)  route 3.421ns (85.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.631     5.152    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.512     6.120    mpg1/Q2
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.244 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         2.910     9.154    perceptron/fpu_mul1/btnc_d
    SLICE_X4Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.512    14.853    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[11]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    perceptron/fpu_mul1/product_reg[11]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.495%)  route 3.421ns (85.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.631     5.152    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.512     6.120    mpg1/Q2
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.244 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         2.910     9.154    perceptron/fpu_mul1/btnc_d
    SLICE_X4Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.512    14.853    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[12]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    perceptron/fpu_mul1/product_reg[12]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.495%)  route 3.421ns (85.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.631     5.152    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.512     6.120    mpg1/Q2
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.244 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         2.910     9.154    perceptron/fpu_mul1/btnc_d
    SLICE_X4Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.512    14.853    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[17]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    perceptron/fpu_mul1/product_reg[17]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.495%)  route 3.421ns (85.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.631     5.152    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.512     6.120    mpg1/Q2
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.244 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         2.910     9.154    perceptron/fpu_mul1/btnc_d
    SLICE_X4Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.512    14.853    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[18]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    perceptron/fpu_mul1/product_reg[18]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.495%)  route 3.421ns (85.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.631     5.152    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.512     6.120    mpg1/Q2
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.244 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         2.910     9.154    perceptron/fpu_mul1/btnc_d
    SLICE_X4Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.512    14.853    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[19]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    perceptron/fpu_mul1/product_reg[19]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.495%)  route 3.421ns (85.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.631     5.152    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.512     6.120    mpg1/Q2
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.244 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         2.910     9.154    perceptron/fpu_mul1/btnc_d
    SLICE_X4Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.512    14.853    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[20]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    perceptron/fpu_mul1/product_reg[20]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 mpg1/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul1/product_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.580ns (14.495%)  route 3.421ns (85.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.631     5.152    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  mpg1/Q2_reg/Q
                         net (fo=2, routed)           0.512     6.120    mpg1/Q2
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.124     6.244 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         2.910     9.154    perceptron/fpu_mul1/btnc_d
    SLICE_X4Y35          FDCE                                         f  perceptron/fpu_mul1/product_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.512    14.853    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  perceptron/fpu_mul1/product_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    14.673    perceptron/fpu_mul1/product_reg[3]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/FSM_onehot_cur_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.134%)  route 0.411ns (68.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.474    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.143     1.759    mpg1/Q3
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.804 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.268     2.072    perceptron/btnc_d
    SLICE_X1Y20          FDCE                                         f  perceptron/FSM_onehot_cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     1.982    perceptron/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X1Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    perceptron/FSM_onehot_cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/FSM_onehot_cur_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.134%)  route 0.411ns (68.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.474    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.143     1.759    mpg1/Q3
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.804 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.268     2.072    perceptron/btnc_d
    SLICE_X1Y20          FDCE                                         f  perceptron/FSM_onehot_cur_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     1.982    perceptron/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[4]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X1Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.391    perceptron/FSM_onehot_cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/FSM_onehot_cur_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.134%)  route 0.411ns (68.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.474    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.143     1.759    mpg1/Q3
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.804 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.268     2.072    perceptron/btnc_d
    SLICE_X1Y20          FDPE                                         f  perceptron/FSM_onehot_cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     1.982    perceptron/clk_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  perceptron/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X1Y20          FDPE (Remov_fdpe_C_PRE)     -0.095     1.388    perceptron/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/FSM_onehot_cur_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.148%)  route 0.452ns (70.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.474    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.143     1.759    mpg1/Q3
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.804 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.309     2.112    perceptron/btnc_d
    SLICE_X2Y20          FDCE                                         f  perceptron/FSM_onehot_cur_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     1.982    perceptron/clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    perceptron/FSM_onehot_cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/FSM_onehot_cur_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.148%)  route 0.452ns (70.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.474    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.143     1.759    mpg1/Q3
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.804 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.309     2.112    perceptron/btnc_d
    SLICE_X2Y20          FDCE                                         f  perceptron/FSM_onehot_cur_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     1.982    perceptron/clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    perceptron/FSM_onehot_cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.148%)  route 0.452ns (70.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.474    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.143     1.759    mpg1/Q3
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.804 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.309     2.112    perceptron/btnc_d
    SLICE_X2Y20          FDCE                                         f  perceptron/fsum_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     1.982    perceptron/clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  perceptron/fsum_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    perceptron/fsum_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fsum_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.148%)  route 0.452ns (70.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.474    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.143     1.759    mpg1/Q3
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.804 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.309     2.112    perceptron/btnc_d
    SLICE_X2Y20          FDCE                                         f  perceptron/fsum_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.855     1.982    perceptron/clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  perceptron/fsum_reg[16]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          FDCE (Remov_fdce_C_CLR)     -0.067     1.416    perceptron/fsum_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul2/product_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.616%)  route 0.464ns (71.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.474    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.143     1.759    mpg1/Q3
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.804 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.321     2.124    perceptron/fpu_mul2/btnc_d
    SLICE_X5Y20          FDCE                                         f  perceptron/fpu_mul2/product_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.853     1.980    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  perceptron/fpu_mul2/product_reg[28]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X5Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    perceptron/fpu_mul2/product_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul2/product_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.616%)  route 0.464ns (71.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.474    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.143     1.759    mpg1/Q3
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.804 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.321     2.124    perceptron/fpu_mul2/btnc_d
    SLICE_X5Y20          FDCE                                         f  perceptron/fpu_mul2/product_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.853     1.980    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  perceptron/fpu_mul2/product_reg[29]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X5Y20          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    perceptron/fpu_mul2/product_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 mpg1/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            perceptron/fpu_mul2/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.410%)  route 0.518ns (73.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.591     1.474    mpg1/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  mpg1/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mpg1/Q3_reg/Q
                         net (fo=1, routed)           0.143     1.759    mpg1/Q3
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.045     1.804 f  mpg1/FSM_sequential_state[2]_i_2__0/O
                         net (fo=144, routed)         0.375     2.178    perceptron/fpu_mul2/btnc_d
    SLICE_X8Y19          FDCE                                         f  perceptron/fpu_mul2/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.826     1.953    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X8Y19          FDCE                                         r  perceptron/fpu_mul2/state_reg[0]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X8Y19          FDCE (Remov_fdce_C_CLR)     -0.067     1.408    perceptron/fpu_mul2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.770    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.857ns  (logic 5.765ns (38.802%)  route 9.092ns (61.198%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.312     4.768    perceptron/sw_IBUF[1]
    SLICE_X1Y22          LUT5 (Prop_lut5_I1_O)        0.118     4.886 r  perceptron/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256     6.142    perceptron/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.326     6.468 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.380     7.848    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.152     8.000 r  perceptron/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.144    11.144    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    14.857 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.857    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.798ns  (logic 5.553ns (37.529%)  route 9.244ns (62.471%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.312     4.768    perceptron/sw_IBUF[1]
    SLICE_X1Y22          LUT5 (Prop_lut5_I1_O)        0.118     4.886 r  perceptron/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256     6.142    perceptron/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.326     6.468 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.380     7.848    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124     7.972 r  perceptron/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.296    11.268    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.798 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.798    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.671ns  (logic 5.689ns (38.775%)  route 8.982ns (61.225%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.334     4.790    perceptron/sw_IBUF[1]
    SLICE_X0Y22          LUT5 (Prop_lut5_I1_O)        0.124     4.914 r  perceptron/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.667     5.581    perceptron/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124     5.705 r  perceptron/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.632     6.337    perceptron/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124     6.461 r  perceptron/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.024     7.485    perceptron/display/decoder__32[3]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.153     7.638 r  perceptron/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.326    10.963    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    14.671 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.671    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.637ns  (logic 5.559ns (37.980%)  route 9.078ns (62.020%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.312     4.768    perceptron/sw_IBUF[1]
    SLICE_X1Y22          LUT5 (Prop_lut5_I1_O)        0.118     4.886 r  perceptron/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256     6.142    perceptron/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.326     6.468 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.379     7.847    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.124     7.971 r  perceptron/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.131    11.102    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.637 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.637    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.610ns  (logic 5.796ns (39.671%)  route 8.814ns (60.329%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.312     4.768    perceptron/sw_IBUF[1]
    SLICE_X1Y22          LUT5 (Prop_lut5_I1_O)        0.118     4.886 r  perceptron/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256     6.142    perceptron/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.326     6.468 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.379     7.847    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.152     7.999 r  perceptron/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.867    10.866    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.610 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.610    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.517ns  (logic 5.484ns (37.775%)  route 9.033ns (62.225%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.334     4.790    perceptron/sw_IBUF[1]
    SLICE_X0Y22          LUT5 (Prop_lut5_I1_O)        0.124     4.914 r  perceptron/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.667     5.581    perceptron/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124     5.705 r  perceptron/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.632     6.337    perceptron/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124     6.461 r  perceptron/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.252     7.713    perceptron/display/decoder__32[3]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.837 r  perceptron/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.149    10.985    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.517 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.517    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.312ns  (logic 5.472ns (38.235%)  route 8.840ns (61.765%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          3.334     4.790    perceptron/sw_IBUF[1]
    SLICE_X0Y22          LUT5 (Prop_lut5_I1_O)        0.124     4.914 f  perceptron/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.667     5.581    perceptron/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I5_O)        0.124     5.705 f  perceptron/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.632     6.337    perceptron/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.124     6.461 f  perceptron/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.024     7.485    perceptron/display/decoder__32[3]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.124     7.609 r  perceptron/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.183    10.792    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.312 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.312    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.321ns  (logic 1.622ns (37.529%)  route 2.699ns (62.471%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.393     1.617    perceptron/sw_IBUF[1]
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.662 r  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.393     2.056    perceptron/display/decoder__32[0]
    SLICE_X13Y22         LUT4 (Prop_lut4_I2_O)        0.049     2.105 r  perceptron/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.913     3.018    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.321 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.321    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.400ns  (logic 1.550ns (35.234%)  route 2.850ns (64.766%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.393     1.617    perceptron/sw_IBUF[1]
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.662 f  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.393     2.056    perceptron/display/decoder__32[0]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.101 r  perceptron/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.063     3.164    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.400 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.400    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.457ns  (logic 1.591ns (35.700%)  route 2.866ns (64.300%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.393     1.617    perceptron/sw_IBUF[1]
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.662 r  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.392     2.055    perceptron/display/decoder__32[0]
    SLICE_X13Y22         LUT4 (Prop_lut4_I2_O)        0.048     2.103 r  perceptron/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.080     3.183    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.457 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.457    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.474ns  (logic 1.544ns (34.518%)  route 2.930ns (65.482%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.393     1.617    perceptron/sw_IBUF[1]
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.662 r  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.392     2.055    perceptron/display/decoder__32[0]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.045     2.100 r  perceptron/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.144     3.244    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.474 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.474    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.515ns  (logic 1.535ns (34.001%)  route 2.980ns (65.999%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.418     1.642    perceptron/sw_IBUF[1]
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.687 f  perceptron/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.447     2.134    perceptron/display/decoder__32[3]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.179 r  perceptron/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.115     3.294    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.515 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.515    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.539ns  (logic 1.547ns (34.076%)  route 2.992ns (65.924%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.393     1.617    perceptron/sw_IBUF[1]
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.662 r  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.533     2.196    perceptron/display/decoder__32[0]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.241 r  perceptron/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.066     3.306    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.539 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.539    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.594ns  (logic 1.585ns (34.496%)  route 3.009ns (65.504%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=16, routed)          1.418     1.642    perceptron/sw_IBUF[1]
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.045     1.687 r  perceptron/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.447     2.134    perceptron/display/decoder__32[3]
    SLICE_X13Y22         LUT4 (Prop_lut4_I0_O)        0.045     2.179 r  perceptron/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.145     3.324    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     4.594 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.594    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.547ns  (logic 4.799ns (38.245%)  route 7.748ns (61.755%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.624     5.145    display/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.969     7.570    perceptron/selection[0]
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.152     7.722 r  perceptron/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256     8.978    perceptron/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.326     9.304 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.380    10.683    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.152    10.835 r  perceptron/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.144    13.980    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    17.692 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.692    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.488ns  (logic 4.587ns (36.734%)  route 7.900ns (63.266%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.624     5.145    display/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.969     7.570    perceptron/selection[0]
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.152     7.722 r  perceptron/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256     8.978    perceptron/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.326     9.304 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.380    10.683    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.124    10.807 r  perceptron/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.296    14.104    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.633 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.633    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.327ns  (logic 4.593ns (37.259%)  route 7.734ns (62.741%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.624     5.145    display/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.969     7.570    perceptron/selection[0]
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.152     7.722 r  perceptron/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256     8.978    perceptron/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.326     9.304 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.379    10.682    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.124    10.806 r  perceptron/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.131    13.938    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.473 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.473    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.300ns  (logic 4.830ns (39.266%)  route 7.470ns (60.734%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.624     5.145    display/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.969     7.570    perceptron/selection[0]
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.152     7.722 r  perceptron/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256     8.978    perceptron/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.326     9.304 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.379    10.682    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.152    10.834 r  perceptron/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.867    13.701    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    17.445 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.445    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.149ns  (logic 4.761ns (39.191%)  route 7.388ns (60.809%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.624     5.145    display/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.969     7.570    perceptron/selection[0]
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.152     7.722 r  perceptron/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256     8.978    perceptron/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.326     9.304 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838    10.141    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.120    10.261 r  perceptron/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.326    13.587    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    17.295 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.295    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.840ns  (logic 4.589ns (38.761%)  route 7.251ns (61.239%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.624     5.145    display/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.969     7.570    perceptron/selection[0]
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.152     7.722 r  perceptron/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256     8.978    perceptron/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.326     9.304 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.878    10.181    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.305 r  perceptron/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.149    13.454    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.986 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.986    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.823ns  (logic 4.578ns (38.719%)  route 7.245ns (61.281%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.624     5.145    display/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.969     7.570    perceptron/selection[0]
    SLICE_X1Y22          LUT5 (Prop_lut5_I4_O)        0.152     7.722 r  perceptron/cat_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.256     8.978    perceptron/cat_OBUF[6]_inst_i_11_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.326     9.304 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.838    10.141    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I2_O)        0.124    10.265 r  perceptron/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.183    13.449    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.969 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.969    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.282ns  (logic 4.101ns (39.890%)  route 6.180ns (60.110%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.625     5.146    perceptron/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  perceptron/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=4, routed)           0.715     6.317    perceptron/led_OBUF[0]
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.124     6.441 r  perceptron/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.466    11.907    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.428 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.428    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/fpu_adder2/sum_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.035ns  (logic 4.087ns (40.732%)  route 5.947ns (59.268%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.618     5.139    perceptron/fpu_adder2/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  perceptron/fpu_adder2/sum_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.456     5.595 f  perceptron/fpu_adder2/sum_reg[31]/Q
                         net (fo=2, routed)           1.149     6.744    perceptron/fpu_adder2/sum_reg[31]_0[31]
    SLICE_X6Y29          LUT1 (Prop_lut1_I0_O)        0.124     6.868 r  perceptron/fpu_adder2/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.799    11.667    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    15.174 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.174    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.736ns  (logic 4.079ns (41.896%)  route 5.657ns (58.104%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.624     5.145    display/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  display/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  display/counter_reg[15]/Q
                         net (fo=18, routed)          1.969     7.570    display/selection[0]
    SLICE_X1Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.694 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.689    11.382    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.882 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.882    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 perceptron/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.736ns  (logic 1.351ns (77.807%)  route 0.385ns (22.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.586     1.469    perceptron/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  perceptron/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=17, routed)          0.385     1.996    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.206 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.206    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.366ns (75.620%)  route 0.440ns (24.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.586     1.469    perceptron/clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  perceptron/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=9, routed)           0.440     2.074    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.276 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.276    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.816ns  (logic 1.392ns (76.654%)  route 0.424ns (23.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.586     1.469    perceptron/clk_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  perceptron/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.128     1.597 r  perceptron/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=4, routed)           0.424     2.021    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.264     3.285 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.285    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.347ns (70.949%)  route 0.552ns (29.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.586     1.469    perceptron/clk_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  perceptron/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=4, routed)           0.552     2.162    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.368 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.368    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.395ns (67.849%)  route 0.661ns (32.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.586     1.469    perceptron/clk_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  perceptron/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  perceptron/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=9, routed)           0.661     2.294    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.525 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.525    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/fsum_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.016ns  (logic 1.561ns (51.773%)  route 1.454ns (48.227%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.585     1.468    perceptron/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  perceptron/fsum_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  perceptron/fsum_reg[28]/Q
                         net (fo=1, routed)           0.148     1.780    perceptron/fsum[28]
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.393     2.219    perceptron/display/decoder__32[0]
    SLICE_X13Y22         LUT4 (Prop_lut4_I2_O)        0.049     2.268 r  perceptron/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.913     3.181    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.484 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.484    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/fsum_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.061ns  (logic 1.503ns (49.108%)  route 1.558ns (50.892%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.585     1.468    perceptron/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  perceptron/fsum_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  perceptron/fsum_reg[30]/Q
                         net (fo=1, routed)           0.086     1.682    perceptron/fsum[30]
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.098     1.780 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.407     2.186    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.231 r  perceptron/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.066     3.297    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.529 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.529    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/fsum_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.073ns  (logic 1.492ns (48.541%)  route 1.582ns (51.459%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.585     1.468    perceptron/clk_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  perceptron/fsum_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  perceptron/fsum_reg[30]/Q
                         net (fo=1, routed)           0.086     1.682    perceptron/fsum[30]
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.098     1.780 r  perceptron/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.381     2.160    perceptron/display/decoder__32[2]
    SLICE_X13Y22         LUT4 (Prop_lut4_I2_O)        0.045     2.205 r  perceptron/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.115     3.321    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.542 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.542    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 perceptron/fsum_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.095ns  (logic 1.490ns (48.148%)  route 1.605ns (51.852%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.585     1.468    perceptron/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  perceptron/fsum_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     1.632 f  perceptron/fsum_reg[28]/Q
                         net (fo=1, routed)           0.148     1.780    perceptron/fsum[28]
    SLICE_X2Y22          LUT6 (Prop_lut6_I1_O)        0.045     1.825 f  perceptron/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.393     2.219    perceptron/display/decoder__32[0]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.264 r  perceptron/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.063     3.327    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.563 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.563    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.099ns  (logic 1.386ns (44.739%)  route 1.712ns (55.261%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.585     1.468    display/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  display/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 f  display/counter_reg[16]/Q
                         net (fo=18, routed)          0.335     1.944    display/selection[1]
    SLICE_X1Y22          LUT2 (Prop_lut2_I1_O)        0.045     1.989 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.378     3.366    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.567 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.567    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/multOp/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.584ns  (logic 1.577ns (34.399%)  route 3.007ns (65.601%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.130     3.583    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.707 r  perceptron/fpu_mul2/multOp_i_2/O
                         net (fo=4, routed)           0.877     4.584    perceptron/fpu_mul1/A[1]
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.526     4.867    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/M_full_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.394ns  (logic 1.577ns (35.883%)  route 2.818ns (64.117%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.130     3.583    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.707 r  perceptron/fpu_mul2/multOp_i_2/O
                         net (fo=4, routed)           0.687     4.394    perceptron/fpu_mul1/A[1]
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.529     4.870    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul2/multOp/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.312ns  (logic 1.577ns (36.565%)  route 2.736ns (63.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.130     3.583    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.707 r  perceptron/fpu_mul2/multOp_i_2/O
                         net (fo=4, routed)           0.605     4.312    perceptron/fpu_mul2/A[0]
    DSP48_X0Y6           DSP48E1                                      r  perceptron/fpu_mul2/multOp/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.534     4.875    perceptron/fpu_mul2/clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  perceptron/fpu_mul2/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul2/M_full_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.577ns (38.245%)  route 2.546ns (61.755%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.130     3.583    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.707 r  perceptron/fpu_mul2/multOp_i_2/O
                         net (fo=4, routed)           0.416     4.123    perceptron/fpu_mul2/A[0]
    DSP48_X0Y7           DSP48E1                                      r  perceptron/fpu_mul2/M_full_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.531     4.872    perceptron/fpu_mul2/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  perceptron/fpu_mul2/M_full_reg/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/M_full_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.119ns  (logic 1.453ns (35.271%)  route 2.666ns (64.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.666     4.119    perceptron/fpu_mul1/A[0]
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.529     4.870    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/multOp/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.453ns (36.971%)  route 2.477ns (63.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.477     3.930    perceptron/fpu_mul1/A[0]
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.526     4.867    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/M_full_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.825ns  (logic 1.453ns (37.985%)  route 2.372ns (62.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.372     3.825    perceptron/fpu_mul1/A[0]
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.529     4.870    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/B_exp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.784ns  (logic 1.453ns (38.390%)  route 2.332ns (61.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.332     3.784    perceptron/fpu_mul1/A[0]
    SLICE_X5Y29          FDRE                                         r  perceptron/fpu_mul1/B_exp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.506     4.847    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  perceptron/fpu_mul1/B_exp_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/multOp/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.635ns  (logic 1.453ns (39.965%)  route 2.182ns (60.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           2.182     3.635    perceptron/fpu_mul1/A[0]
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.526     4.867    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul2/B_exp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.021ns  (logic 1.577ns (52.194%)  route 1.444ns (47.806%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.444     2.897    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.124     3.021 r  perceptron/fpu_mul2/B_exp[1]_i_1/O
                         net (fo=1, routed)           0.000     3.021    perceptron/fpu_mul2/B_exp[1]_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  perceptron/fpu_mul2/B_exp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         1.443     4.784    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  perceptron/fpu_mul2/B_exp_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            mpg2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.222ns (40.208%)  route 0.330ns (59.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=1, routed)           0.330     0.552    mpg2/btnu_IBUF
    SLICE_X1Y17          FDRE                                         r  mpg2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.858     1.985    mpg2/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  mpg2/Q1_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            mpg1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.210ns (37.447%)  route 0.350ns (62.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnc_IBUF_inst/O
                         net (fo=1, routed)           0.350     0.560    mpg1/btnc_IBUF
    SLICE_X1Y14          FDRE                                         r  mpg1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.861     1.988    mpg1/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  mpg1/Q1_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul2/B_exp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.266ns (30.009%)  route 0.620ns (69.991%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.620     0.841    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X10Y17         LUT3 (Prop_lut3_I0_O)        0.045     0.886 r  perceptron/fpu_mul2/B_exp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.886    perceptron/fpu_mul2/B_exp[1]_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  perceptron/fpu_mul2/B_exp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.828     1.955    perceptron/fpu_mul2/clk_IBUF_BUFG
    SLICE_X10Y17         FDRE                                         r  perceptron/fpu_mul2/B_exp_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/B_exp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.221ns (17.055%)  route 1.075ns (82.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.075     1.296    perceptron/fpu_mul1/A[0]
    SLICE_X5Y29          FDRE                                         r  perceptron/fpu_mul1/B_exp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.853     1.980    perceptron/fpu_mul1/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  perceptron/fpu_mul1/B_exp_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/multOp/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.221ns (17.005%)  route 1.078ns (82.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.078     1.299    perceptron/fpu_mul1/A[0]
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.910     2.038    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/M_full_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.221ns (16.249%)  route 1.139ns (83.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.139     1.360    perceptron/fpu_mul1/A[0]
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.913     2.041    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul2/M_full_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.266ns (19.554%)  route 1.094ns (80.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.882     1.103    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.148 r  perceptron/fpu_mul2/multOp_i_2/O
                         net (fo=4, routed)           0.212     1.360    perceptron/fpu_mul2/A[0]
    DSP48_X0Y7           DSP48E1                                      r  perceptron/fpu_mul2/M_full_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.916     2.044    perceptron/fpu_mul2/clk_IBUF_BUFG
    DSP48_X0Y7           DSP48E1                                      r  perceptron/fpu_mul2/M_full_reg/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul2/multOp/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.266ns (18.722%)  route 1.155ns (81.278%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.882     1.103    perceptron/fpu_mul2/sw_IBUF[0]
    SLICE_X11Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.148 r  perceptron/fpu_mul2/multOp_i_2/O
                         net (fo=4, routed)           0.272     1.421    perceptron/fpu_mul2/A[0]
    DSP48_X0Y6           DSP48E1                                      r  perceptron/fpu_mul2/multOp/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.918     2.046    perceptron/fpu_mul2/clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  perceptron/fpu_mul2/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/multOp/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.221ns (15.476%)  route 1.207ns (84.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.207     1.428    perceptron/fpu_mul1/A[0]
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.910     2.038    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y10          DSP48E1                                      r  perceptron/fpu_mul1/multOp/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            perceptron/fpu_mul1/M_full_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.488ns  (logic 0.221ns (14.847%)  route 1.267ns (85.153%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.267     1.488    perceptron/fpu_mul1/A[0]
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=619, routed)         0.913     2.041    perceptron/fpu_mul1/clk_IBUF_BUFG
    DSP48_X0Y11          DSP48E1                                      r  perceptron/fpu_mul1/M_full_reg/CLK





