|SingleCycleProcessor
ALUout[0] <= ALU:inst8.ALUout[0]
ALUout[1] <= ALU:inst8.ALUout[1]
ALUout[2] <= ALU:inst8.ALUout[2]
ALUout[3] <= ALU:inst8.ALUout[3]
ALUout[4] <= ALU:inst8.ALUout[4]
ALUout[5] <= ALU:inst8.ALUout[5]
ALUout[6] <= ALU:inst8.ALUout[6]
ALUout[7] <= ALU:inst8.ALUout[7]
Instruction[0] <= srom:inst2.q[0]
Instruction[1] <= srom:inst2.q[1]
Instruction[2] <= srom:inst2.q[2]
Instruction[3] <= srom:inst2.q[3]
Instruction[4] <= srom:inst2.q[4]
Instruction[5] <= srom:inst2.q[5]
Instruction[6] <= srom:inst2.q[6]
Instruction[7] <= srom:inst2.q[7]
Instruction[8] <= srom:inst2.q[8]
Instruction[9] <= srom:inst2.q[9]
Instruction[10] <= srom:inst2.q[10]
Instruction[11] <= srom:inst2.q[11]
Instruction[12] <= srom:inst2.q[12]
Instruction[13] <= srom:inst2.q[13]
Instruction[14] <= srom:inst2.q[14]
Instruction[15] <= srom:inst2.q[15]
Instruction[16] <= srom:inst2.q[16]
Instruction[17] <= srom:inst2.q[17]
Instruction[18] <= srom:inst2.q[18]
Instruction[19] <= srom:inst2.q[19]
Instruction[20] <= srom:inst2.q[20]
Instruction[21] <= srom:inst2.q[21]
Instruction[22] <= srom:inst2.q[22]
Instruction[23] <= srom:inst2.q[23]
Instruction[24] <= srom:inst2.q[24]
Instruction[25] <= srom:inst2.q[25]
Instruction[26] <= srom:inst2.q[26]
Instruction[27] <= srom:inst2.q[27]
Instruction[28] <= srom:inst2.q[28]
Instruction[29] <= srom:inst2.q[29]
Instruction[30] <= srom:inst2.q[30]
Instruction[31] <= srom:inst2.q[31]
RamClock => srom:inst2.clk
RamClock => RegistersBlock:inst5.i_clock
RamClock => sram:inst11.clk
GlobalClock => PC:inst.i_CLK
Reset => PC:inst.i_RST
Reset => RegistersBlock:inst5.i_reset
Data1[0] <= RegistersBlock:inst5.ReadData1[0]
Data1[1] <= RegistersBlock:inst5.ReadData1[1]
Data1[2] <= RegistersBlock:inst5.ReadData1[2]
Data1[3] <= RegistersBlock:inst5.ReadData1[3]
Data1[4] <= RegistersBlock:inst5.ReadData1[4]
Data1[5] <= RegistersBlock:inst5.ReadData1[5]
Data1[6] <= RegistersBlock:inst5.ReadData1[6]
Data1[7] <= RegistersBlock:inst5.ReadData1[7]
Data2[0] <= RegistersBlock:inst5.ReadData2[0]
Data2[1] <= RegistersBlock:inst5.ReadData2[1]
Data2[2] <= RegistersBlock:inst5.ReadData2[2]
Data2[3] <= RegistersBlock:inst5.ReadData2[3]
Data2[4] <= RegistersBlock:inst5.ReadData2[4]
Data2[5] <= RegistersBlock:inst5.ReadData2[5]
Data2[6] <= RegistersBlock:inst5.ReadData2[6]
Data2[7] <= RegistersBlock:inst5.ReadData2[7]
MemOut[0] <= sram:inst11.q[0]
MemOut[1] <= sram:inst11.q[1]
MemOut[2] <= sram:inst11.q[2]
MemOut[3] <= sram:inst11.q[3]
MemOut[4] <= sram:inst11.q[4]
MemOut[5] <= sram:inst11.q[5]
MemOut[6] <= sram:inst11.q[6]
MemOut[7] <= sram:inst11.q[7]
PCout[0] <= PC:inst.o_Output[0]
PCout[1] <= PC:inst.o_Output[1]
PCout[2] <= PC:inst.o_Output[2]
PCout[3] <= PC:inst.o_Output[3]
PCout[4] <= PC:inst.o_Output[4]
PCout[5] <= PC:inst.o_Output[5]
PCout[6] <= PC:inst.o_Output[6]
PCout[7] <= PC:inst.o_Output[7]


|SingleCycleProcessor|ALU:inst8
Data1[0] => ANDed[0].IN0
Data1[0] => ORed[0].IN0
Data1[0] => EightBitCLA:Adder.A[0]
Data1[0] => EightBitCLA:Suber.A[0]
Data1[0] => Comparator8bit:Compare.A[0]
Data1[1] => ANDed[1].IN0
Data1[1] => ORed[1].IN0
Data1[1] => EightBitCLA:Adder.A[1]
Data1[1] => EightBitCLA:Suber.A[1]
Data1[1] => Comparator8bit:Compare.A[1]
Data1[2] => ANDed[2].IN0
Data1[2] => ORed[2].IN0
Data1[2] => EightBitCLA:Adder.A[2]
Data1[2] => EightBitCLA:Suber.A[2]
Data1[2] => Comparator8bit:Compare.A[2]
Data1[3] => ANDed[3].IN0
Data1[3] => ORed[3].IN0
Data1[3] => EightBitCLA:Adder.A[3]
Data1[3] => EightBitCLA:Suber.A[3]
Data1[3] => Comparator8bit:Compare.A[3]
Data1[4] => ANDed[4].IN0
Data1[4] => ORed[4].IN0
Data1[4] => EightBitCLA:Adder.A[4]
Data1[4] => EightBitCLA:Suber.A[4]
Data1[4] => Comparator8bit:Compare.A[4]
Data1[5] => ANDed[5].IN0
Data1[5] => ORed[5].IN0
Data1[5] => EightBitCLA:Adder.A[5]
Data1[5] => EightBitCLA:Suber.A[5]
Data1[5] => Comparator8bit:Compare.A[5]
Data1[6] => ANDed[6].IN0
Data1[6] => ORed[6].IN0
Data1[6] => EightBitCLA:Adder.A[6]
Data1[6] => EightBitCLA:Suber.A[6]
Data1[6] => Comparator8bit:Compare.A[6]
Data1[7] => ANDed[7].IN0
Data1[7] => ORed[7].IN0
Data1[7] => EightBitCLA:Adder.A[7]
Data1[7] => EightBitCLA:Suber.A[7]
Data1[7] => Comparator8bit:Compare.A[7]
Data2[0] => ANDed[0].IN1
Data2[0] => ORed[0].IN1
Data2[0] => EightBitCLA:Adder.B[0]
Data2[0] => TwosComplement8:TwosComp.Input[0]
Data2[0] => Comparator8bit:Compare.B[0]
Data2[1] => ANDed[1].IN1
Data2[1] => ORed[1].IN1
Data2[1] => EightBitCLA:Adder.B[1]
Data2[1] => TwosComplement8:TwosComp.Input[1]
Data2[1] => Comparator8bit:Compare.B[1]
Data2[2] => ANDed[2].IN1
Data2[2] => ORed[2].IN1
Data2[2] => EightBitCLA:Adder.B[2]
Data2[2] => TwosComplement8:TwosComp.Input[2]
Data2[2] => Comparator8bit:Compare.B[2]
Data2[3] => ANDed[3].IN1
Data2[3] => ORed[3].IN1
Data2[3] => EightBitCLA:Adder.B[3]
Data2[3] => TwosComplement8:TwosComp.Input[3]
Data2[3] => Comparator8bit:Compare.B[3]
Data2[4] => ANDed[4].IN1
Data2[4] => ORed[4].IN1
Data2[4] => EightBitCLA:Adder.B[4]
Data2[4] => TwosComplement8:TwosComp.Input[4]
Data2[4] => Comparator8bit:Compare.B[4]
Data2[5] => ANDed[5].IN1
Data2[5] => ORed[5].IN1
Data2[5] => EightBitCLA:Adder.B[5]
Data2[5] => TwosComplement8:TwosComp.Input[5]
Data2[5] => Comparator8bit:Compare.B[5]
Data2[6] => ANDed[6].IN1
Data2[6] => ORed[6].IN1
Data2[6] => EightBitCLA:Adder.B[6]
Data2[6] => TwosComplement8:TwosComp.Input[6]
Data2[6] => Comparator8bit:Compare.B[6]
Data2[7] => ANDed[7].IN1
Data2[7] => ORed[7].IN1
Data2[7] => EightBitCLA:Adder.B[7]
Data2[7] => TwosComplement8:TwosComp.Input[7]
Data2[7] => Comparator8bit:Compare.B[7]
ALUop[0] => mux8x1_8bit:MUX.S[0]
ALUop[1] => mux8x1_8bit:MUX.S[1]
ALUop[2] => mux8x1_8bit:MUX.S[2]
Zero <= AllZero8:IsZero.all_zero
ALUout[0] <= mux8x1_8bit:MUX.Output[0]
ALUout[1] <= mux8x1_8bit:MUX.Output[1]
ALUout[2] <= mux8x1_8bit:MUX.Output[2]
ALUout[3] <= mux8x1_8bit:MUX.Output[3]
ALUout[4] <= mux8x1_8bit:MUX.Output[4]
ALUout[5] <= mux8x1_8bit:MUX.Output[5]
ALUout[6] <= mux8x1_8bit:MUX.Output[6]
ALUout[7] <= mux8x1_8bit:MUX.Output[7]


|SingleCycleProcessor|ALU:inst8|EightBitCLA:Adder
A[0] => fourBitCLA:CLA_Lower.a[0]
A[1] => fourBitCLA:CLA_Lower.a[1]
A[2] => fourBitCLA:CLA_Lower.a[2]
A[3] => fourBitCLA:CLA_Lower.a[3]
A[4] => fourBitCLA:CLA_Upper.a[0]
A[5] => fourBitCLA:CLA_Upper.a[1]
A[6] => fourBitCLA:CLA_Upper.a[2]
A[7] => fourBitCLA:CLA_Upper.a[3]
B[0] => fourBitCLA:CLA_Lower.b[0]
B[1] => fourBitCLA:CLA_Lower.b[1]
B[2] => fourBitCLA:CLA_Lower.b[2]
B[3] => fourBitCLA:CLA_Lower.b[3]
B[4] => fourBitCLA:CLA_Upper.b[0]
B[5] => fourBitCLA:CLA_Upper.b[1]
B[6] => fourBitCLA:CLA_Upper.b[2]
B[7] => fourBitCLA:CLA_Upper.b[3]
Cin => fourBitCLA:CLA_Lower.cin
S[0] <= fourBitCLA:CLA_Lower.s[0]
S[1] <= fourBitCLA:CLA_Lower.s[1]
S[2] <= fourBitCLA:CLA_Lower.s[2]
S[3] <= fourBitCLA:CLA_Lower.s[3]
S[4] <= fourBitCLA:CLA_Upper.s[0]
S[5] <= fourBitCLA:CLA_Upper.s[1]
S[6] <= fourBitCLA:CLA_Upper.s[2]
S[7] <= fourBitCLA:CLA_Upper.s[3]
Cout <= fourBitCLA:CLA_Upper.cout


|SingleCycleProcessor|ALU:inst8|EightBitCLA:Adder|fourBitCLA:CLA_Lower
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:inst8|EightBitCLA:Adder|fourBitCLA:CLA_Upper
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:inst8|TwosComplement8:TwosComp
Input[0] => EightBitCLA:Adder.A[0]
Input[1] => EightBitCLA:Adder.A[1]
Input[2] => EightBitCLA:Adder.A[2]
Input[3] => EightBitCLA:Adder.A[3]
Input[4] => EightBitCLA:Adder.A[4]
Input[5] => EightBitCLA:Adder.A[5]
Input[6] => EightBitCLA:Adder.A[6]
Input[7] => EightBitCLA:Adder.A[7]
twos_complement_output[0] <= EightBitCLA:Adder.S[0]
twos_complement_output[1] <= EightBitCLA:Adder.S[1]
twos_complement_output[2] <= EightBitCLA:Adder.S[2]
twos_complement_output[3] <= EightBitCLA:Adder.S[3]
twos_complement_output[4] <= EightBitCLA:Adder.S[4]
twos_complement_output[5] <= EightBitCLA:Adder.S[5]
twos_complement_output[6] <= EightBitCLA:Adder.S[6]
twos_complement_output[7] <= EightBitCLA:Adder.S[7]


|SingleCycleProcessor|ALU:inst8|TwosComplement8:TwosComp|EightBitCLA:Adder
A[0] => fourBitCLA:CLA_Lower.a[0]
A[1] => fourBitCLA:CLA_Lower.a[1]
A[2] => fourBitCLA:CLA_Lower.a[2]
A[3] => fourBitCLA:CLA_Lower.a[3]
A[4] => fourBitCLA:CLA_Upper.a[0]
A[5] => fourBitCLA:CLA_Upper.a[1]
A[6] => fourBitCLA:CLA_Upper.a[2]
A[7] => fourBitCLA:CLA_Upper.a[3]
B[0] => fourBitCLA:CLA_Lower.b[0]
B[1] => fourBitCLA:CLA_Lower.b[1]
B[2] => fourBitCLA:CLA_Lower.b[2]
B[3] => fourBitCLA:CLA_Lower.b[3]
B[4] => fourBitCLA:CLA_Upper.b[0]
B[5] => fourBitCLA:CLA_Upper.b[1]
B[6] => fourBitCLA:CLA_Upper.b[2]
B[7] => fourBitCLA:CLA_Upper.b[3]
Cin => fourBitCLA:CLA_Lower.cin
S[0] <= fourBitCLA:CLA_Lower.s[0]
S[1] <= fourBitCLA:CLA_Lower.s[1]
S[2] <= fourBitCLA:CLA_Lower.s[2]
S[3] <= fourBitCLA:CLA_Lower.s[3]
S[4] <= fourBitCLA:CLA_Upper.s[0]
S[5] <= fourBitCLA:CLA_Upper.s[1]
S[6] <= fourBitCLA:CLA_Upper.s[2]
S[7] <= fourBitCLA:CLA_Upper.s[3]
Cout <= fourBitCLA:CLA_Upper.cout


|SingleCycleProcessor|ALU:inst8|TwosComplement8:TwosComp|EightBitCLA:Adder|fourBitCLA:CLA_Lower
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:inst8|TwosComplement8:TwosComp|EightBitCLA:Adder|fourBitCLA:CLA_Upper
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:inst8|EightBitCLA:Suber
A[0] => fourBitCLA:CLA_Lower.a[0]
A[1] => fourBitCLA:CLA_Lower.a[1]
A[2] => fourBitCLA:CLA_Lower.a[2]
A[3] => fourBitCLA:CLA_Lower.a[3]
A[4] => fourBitCLA:CLA_Upper.a[0]
A[5] => fourBitCLA:CLA_Upper.a[1]
A[6] => fourBitCLA:CLA_Upper.a[2]
A[7] => fourBitCLA:CLA_Upper.a[3]
B[0] => fourBitCLA:CLA_Lower.b[0]
B[1] => fourBitCLA:CLA_Lower.b[1]
B[2] => fourBitCLA:CLA_Lower.b[2]
B[3] => fourBitCLA:CLA_Lower.b[3]
B[4] => fourBitCLA:CLA_Upper.b[0]
B[5] => fourBitCLA:CLA_Upper.b[1]
B[6] => fourBitCLA:CLA_Upper.b[2]
B[7] => fourBitCLA:CLA_Upper.b[3]
Cin => fourBitCLA:CLA_Lower.cin
S[0] <= fourBitCLA:CLA_Lower.s[0]
S[1] <= fourBitCLA:CLA_Lower.s[1]
S[2] <= fourBitCLA:CLA_Lower.s[2]
S[3] <= fourBitCLA:CLA_Lower.s[3]
S[4] <= fourBitCLA:CLA_Upper.s[0]
S[5] <= fourBitCLA:CLA_Upper.s[1]
S[6] <= fourBitCLA:CLA_Upper.s[2]
S[7] <= fourBitCLA:CLA_Upper.s[3]
Cout <= fourBitCLA:CLA_Upper.cout


|SingleCycleProcessor|ALU:inst8|EightBitCLA:Suber|fourBitCLA:CLA_Lower
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:inst8|EightBitCLA:Suber|fourBitCLA:CLA_Upper
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:inst8|Comparator8bit:Compare
A[0] => AGB[0].IN1
A[0] => m~7.IN0
A[1] => AGB[1].IN1
A[1] => m~6.IN0
A[2] => AGB[2].IN1
A[2] => m~5.IN0
A[3] => AGB[3].IN1
A[3] => m~4.IN0
A[4] => AGB[4].IN1
A[4] => m~3.IN0
A[5] => AGB[5].IN1
A[5] => m~2.IN0
A[6] => AGB[6].IN1
A[6] => m~1.IN0
A[7] => AGB[7].IN0
A[7] => m~0.IN0
B[0] => m~7.IN1
B[0] => AGB~6.IN1
B[1] => m~6.IN1
B[1] => AGB~5.IN1
B[2] => m~5.IN1
B[2] => AGB~4.IN1
B[3] => m~4.IN1
B[3] => AGB~3.IN1
B[4] => m~3.IN1
B[4] => AGB~2.IN1
B[5] => m~2.IN1
B[5] => AGB~1.IN1
B[6] => m~1.IN1
B[6] => AGB~0.IN1
B[7] => m~0.IN1
B[7] => AGB[7].IN1
G <= Gr~6.DB_MAX_OUTPUT_PORT_TYPE
GorE <= GorE~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:inst8|mux8x1_8bit:MUX
S[0] => sel_signals[1].IN1
S[0] => sel_signals[3].IN1
S[0] => sel_signals[5].IN1
S[0] => sel_signals[7].IN1
S[0] => sel_signals[0].IN1
S[0] => sel_signals[2].IN1
S[0] => sel_signals[4].IN1
S[0] => sel_signals[6].IN1
S[1] => sel_signals~1.IN0
S[1] => sel_signals~3.IN0
S[1] => sel_signals~0.IN0
S[1] => sel_signals~2.IN0
S[2] => sel_signals~2.IN1
S[2] => sel_signals~3.IN1
S[2] => sel_signals~0.IN1
S[2] => sel_signals~1.IN1
In0[0] => Output~0.IN1
In0[1] => Output~15.IN1
In0[2] => Output~30.IN1
In0[3] => Output~45.IN1
In0[4] => Output~60.IN1
In0[5] => Output~75.IN1
In0[6] => Output~90.IN1
In0[7] => Output~105.IN1
In1[0] => Output~1.IN1
In1[1] => Output~16.IN1
In1[2] => Output~31.IN1
In1[3] => Output~46.IN1
In1[4] => Output~61.IN1
In1[5] => Output~76.IN1
In1[6] => Output~91.IN1
In1[7] => Output~106.IN1
In2[0] => Output~3.IN1
In2[1] => Output~18.IN1
In2[2] => Output~33.IN1
In2[3] => Output~48.IN1
In2[4] => Output~63.IN1
In2[5] => Output~78.IN1
In2[6] => Output~93.IN1
In2[7] => Output~108.IN1
In3[0] => Output~5.IN1
In3[1] => Output~20.IN1
In3[2] => Output~35.IN1
In3[3] => Output~50.IN1
In3[4] => Output~65.IN1
In3[5] => Output~80.IN1
In3[6] => Output~95.IN1
In3[7] => Output~110.IN1
In4[0] => Output~7.IN1
In4[1] => Output~22.IN1
In4[2] => Output~37.IN1
In4[3] => Output~52.IN1
In4[4] => Output~67.IN1
In4[5] => Output~82.IN1
In4[6] => Output~97.IN1
In4[7] => Output~112.IN1
In5[0] => Output~9.IN1
In5[1] => Output~24.IN1
In5[2] => Output~39.IN1
In5[3] => Output~54.IN1
In5[4] => Output~69.IN1
In5[5] => Output~84.IN1
In5[6] => Output~99.IN1
In5[7] => Output~114.IN1
In6[0] => Output~11.IN1
In6[1] => Output~26.IN1
In6[2] => Output~41.IN1
In6[3] => Output~56.IN1
In6[4] => Output~71.IN1
In6[5] => Output~86.IN1
In6[6] => Output~101.IN1
In6[7] => Output~116.IN1
In7[0] => Output~13.IN1
In7[1] => Output~28.IN1
In7[2] => Output~43.IN1
In7[3] => Output~58.IN1
In7[4] => Output~73.IN1
In7[5] => Output~88.IN1
In7[6] => Output~103.IN1
In7[7] => Output~118.IN1
Output[0] <= Output~14.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output~29.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output~44.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output~59.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output~74.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output~89.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output~104.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output~119.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALU:inst8|AllZero8:IsZero
input_vector[0] => all_zero~6.IN1
input_vector[1] => all_zero~5.IN1
input_vector[2] => all_zero~4.IN1
input_vector[3] => all_zero~3.IN1
input_vector[4] => all_zero~2.IN1
input_vector[5] => all_zero~1.IN1
input_vector[6] => all_zero~0.IN0
input_vector[7] => all_zero~0.IN1
all_zero <= all_zero~6.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ALUControlUnit:inst7
ALUOp[0] => Operation~1.IN1
ALUOp[1] => Operation~0.IN0
ALUOp[1] => Operation~4.IN1
ALUOp[1] => Operation~2.IN0
Instruction[0] => Operation~3.IN0
Instruction[1] => Operation~0.IN1
Instruction[2] => Operation~2.IN1
Instruction[3] => Operation~3.IN1
Instruction[4] => ~NO_FANOUT~
Instruction[5] => ~NO_FANOUT~
Operation[0] <= Operation~4.DB_MAX_OUTPUT_PORT_TYPE
Operation[1] <= Operation~2.DB_MAX_OUTPUT_PORT_TYPE
Operation[2] <= Operation~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|ControlLogicUnit:inst4
OpCode[0] => lw~4.IN1
OpCode[0] => sw~3.IN1
OpCode[0] => bneq~0.IN1
OpCode[0] => Rformat~4.IN1
OpCode[0] => beq~2.IN1
OpCode[0] => jmp~1.IN1
OpCode[1] => lw~3.IN1
OpCode[1] => sw~2.IN1
OpCode[1] => jmp~0.IN1
OpCode[1] => Rformat~3.IN1
OpCode[1] => beq~1.IN1
OpCode[2] => beq~0.IN1
OpCode[2] => Rformat~2.IN1
OpCode[2] => lw~2.IN1
OpCode[2] => sw~1.IN1
OpCode[3] => sw~0.IN1
OpCode[3] => Rformat~1.IN1
OpCode[3] => lw~1.IN1
OpCode[4] => Rformat~0.IN0
OpCode[4] => lw~0.IN0
OpCode[5] => lw~0.IN1
OpCode[5] => Rformat~0.IN1
RegDst <= Rformat~4.DB_MAX_OUTPUT_PORT_TYPE
ALUScr <= ALUScr~0.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= lw~4.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite~0.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= lw~4.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= sw~3.DB_MAX_OUTPUT_PORT_TYPE
BranchEqual <= beq~2.DB_MAX_OUTPUT_PORT_TYPE
BranchNotEqual <= bneq~0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= beq~2.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= Rformat~4.DB_MAX_OUTPUT_PORT_TYPE
Jump <= jmp~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|srom:inst2
address[0] => LPM_ROM:rom0.ADDRESS[0]
address[1] => LPM_ROM:rom0.ADDRESS[1]
address[2] => LPM_ROM:rom0.ADDRESS[2]
address[3] => LPM_ROM:rom0.ADDRESS[3]
address[4] => LPM_ROM:rom0.ADDRESS[4]
address[5] => LPM_ROM:rom0.ADDRESS[5]
address[6] => LPM_ROM:rom0.ADDRESS[6]
address[7] => LPM_ROM:rom0.ADDRESS[7]
clk => LPM_ROM:rom0.OUTCLOCK
q[0] <= LPM_ROM:rom0.Q[0]
q[1] <= LPM_ROM:rom0.Q[1]
q[2] <= LPM_ROM:rom0.Q[2]
q[3] <= LPM_ROM:rom0.Q[3]
q[4] <= LPM_ROM:rom0.Q[4]
q[5] <= LPM_ROM:rom0.Q[5]
q[6] <= LPM_ROM:rom0.Q[6]
q[7] <= LPM_ROM:rom0.Q[7]
q[8] <= LPM_ROM:rom0.Q[8]
q[9] <= LPM_ROM:rom0.Q[9]
q[10] <= LPM_ROM:rom0.Q[10]
q[11] <= LPM_ROM:rom0.Q[11]
q[12] <= LPM_ROM:rom0.Q[12]
q[13] <= LPM_ROM:rom0.Q[13]
q[14] <= LPM_ROM:rom0.Q[14]
q[15] <= LPM_ROM:rom0.Q[15]
q[16] <= LPM_ROM:rom0.Q[16]
q[17] <= LPM_ROM:rom0.Q[17]
q[18] <= LPM_ROM:rom0.Q[18]
q[19] <= LPM_ROM:rom0.Q[19]
q[20] <= LPM_ROM:rom0.Q[20]
q[21] <= LPM_ROM:rom0.Q[21]
q[22] <= LPM_ROM:rom0.Q[22]
q[23] <= LPM_ROM:rom0.Q[23]
q[24] <= LPM_ROM:rom0.Q[24]
q[25] <= LPM_ROM:rom0.Q[25]
q[26] <= LPM_ROM:rom0.Q[26]
q[27] <= LPM_ROM:rom0.Q[27]
q[28] <= LPM_ROM:rom0.Q[28]
q[29] <= LPM_ROM:rom0.Q[29]
q[30] <= LPM_ROM:rom0.Q[30]
q[31] <= LPM_ROM:rom0.Q[31]


|SingleCycleProcessor|srom:inst2|LPM_ROM:rom0
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => ~NO_FANOUT~
outclock => altrom:srom.clocko
memenab => otri[31].OE
memenab => otri[30].OE
memenab => otri[29].OE
memenab => otri[28].OE
memenab => otri[27].OE
memenab => otri[26].OE
memenab => otri[25].OE
memenab => otri[24].OE
memenab => otri[23].OE
memenab => otri[22].OE
memenab => otri[21].OE
memenab => otri[20].OE
memenab => otri[19].OE
memenab => otri[18].OE
memenab => otri[17].OE
memenab => otri[16].OE
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= otri[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= otri[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= otri[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= otri[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= otri[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= otri[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= otri[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= otri[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= otri[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= otri[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= otri[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= otri[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= otri[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= otri[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= otri[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= otri[31].DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|srom:inst2|LPM_ROM:rom0|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => ~NO_FANOUT~
clocko => altsyncram:rom_block.clock0
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]
q[16] <= altsyncram:rom_block.q_a[16]
q[17] <= altsyncram:rom_block.q_a[17]
q[18] <= altsyncram:rom_block.q_a[18]
q[19] <= altsyncram:rom_block.q_a[19]
q[20] <= altsyncram:rom_block.q_a[20]
q[21] <= altsyncram:rom_block.q_a[21]
q[22] <= altsyncram:rom_block.q_a[22]
q[23] <= altsyncram:rom_block.q_a[23]
q[24] <= altsyncram:rom_block.q_a[24]
q[25] <= altsyncram:rom_block.q_a[25]
q[26] <= altsyncram:rom_block.q_a[26]
q[27] <= altsyncram:rom_block.q_a[27]
q[28] <= altsyncram:rom_block.q_a[28]
q[29] <= altsyncram:rom_block.q_a[29]
q[30] <= altsyncram:rom_block.q_a[30]
q[31] <= altsyncram:rom_block.q_a[31]


|SingleCycleProcessor|srom:inst2|LPM_ROM:rom0|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2vv:auto_generated.address_a[0]
address_a[1] => altsyncram_2vv:auto_generated.address_a[1]
address_a[2] => altsyncram_2vv:auto_generated.address_a[2]
address_a[3] => altsyncram_2vv:auto_generated.address_a[3]
address_a[4] => altsyncram_2vv:auto_generated.address_a[4]
address_a[5] => altsyncram_2vv:auto_generated.address_a[5]
address_a[6] => altsyncram_2vv:auto_generated.address_a[6]
address_a[7] => altsyncram_2vv:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2vv:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2vv:auto_generated.q_a[0]
q_a[1] <= altsyncram_2vv:auto_generated.q_a[1]
q_a[2] <= altsyncram_2vv:auto_generated.q_a[2]
q_a[3] <= altsyncram_2vv:auto_generated.q_a[3]
q_a[4] <= altsyncram_2vv:auto_generated.q_a[4]
q_a[5] <= altsyncram_2vv:auto_generated.q_a[5]
q_a[6] <= altsyncram_2vv:auto_generated.q_a[6]
q_a[7] <= altsyncram_2vv:auto_generated.q_a[7]
q_a[8] <= altsyncram_2vv:auto_generated.q_a[8]
q_a[9] <= altsyncram_2vv:auto_generated.q_a[9]
q_a[10] <= altsyncram_2vv:auto_generated.q_a[10]
q_a[11] <= altsyncram_2vv:auto_generated.q_a[11]
q_a[12] <= altsyncram_2vv:auto_generated.q_a[12]
q_a[13] <= altsyncram_2vv:auto_generated.q_a[13]
q_a[14] <= altsyncram_2vv:auto_generated.q_a[14]
q_a[15] <= altsyncram_2vv:auto_generated.q_a[15]
q_a[16] <= altsyncram_2vv:auto_generated.q_a[16]
q_a[17] <= altsyncram_2vv:auto_generated.q_a[17]
q_a[18] <= altsyncram_2vv:auto_generated.q_a[18]
q_a[19] <= altsyncram_2vv:auto_generated.q_a[19]
q_a[20] <= altsyncram_2vv:auto_generated.q_a[20]
q_a[21] <= altsyncram_2vv:auto_generated.q_a[21]
q_a[22] <= altsyncram_2vv:auto_generated.q_a[22]
q_a[23] <= altsyncram_2vv:auto_generated.q_a[23]
q_a[24] <= altsyncram_2vv:auto_generated.q_a[24]
q_a[25] <= altsyncram_2vv:auto_generated.q_a[25]
q_a[26] <= altsyncram_2vv:auto_generated.q_a[26]
q_a[27] <= altsyncram_2vv:auto_generated.q_a[27]
q_a[28] <= altsyncram_2vv:auto_generated.q_a[28]
q_a[29] <= altsyncram_2vv:auto_generated.q_a[29]
q_a[30] <= altsyncram_2vv:auto_generated.q_a[30]
q_a[31] <= altsyncram_2vv:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SingleCycleProcessor|srom:inst2|LPM_ROM:rom0|altrom:srom|altsyncram:rom_block|altsyncram_2vv:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|SingleCycleProcessor|PC:inst
i_Input[0] => D_FF:nFF:0:D_FFk.i_d
i_Input[1] => D_FF:nFF:1:D_FFk.i_d
i_Input[2] => D_FF:nFF:2:D_FFk.i_d
i_Input[3] => D_FF:nFF:3:D_FFk.i_d
i_Input[4] => D_FF:nFF:4:D_FFk.i_d
i_Input[5] => D_FF:nFF:5:D_FFk.i_d
i_Input[6] => D_FF:nFF:6:D_FFk.i_d
i_Input[7] => D_FF:nFF:7:D_FFk.i_d
i_CLK => D_FF:nFF:0:D_FFk.i_clk
i_CLK => D_FF:nFF:1:D_FFk.i_clk
i_CLK => D_FF:nFF:2:D_FFk.i_clk
i_CLK => D_FF:nFF:3:D_FFk.i_clk
i_CLK => D_FF:nFF:4:D_FFk.i_clk
i_CLK => D_FF:nFF:5:D_FFk.i_clk
i_CLK => D_FF:nFF:6:D_FFk.i_clk
i_CLK => D_FF:nFF:7:D_FFk.i_clk
i_RST => D_FF:nFF:0:D_FFk.i_clr
i_RST => D_FF:nFF:1:D_FFk.i_clr
i_RST => D_FF:nFF:2:D_FFk.i_clr
i_RST => D_FF:nFF:3:D_FFk.i_clr
i_RST => D_FF:nFF:4:D_FFk.i_clr
i_RST => D_FF:nFF:5:D_FFk.i_clr
i_RST => D_FF:nFF:6:D_FFk.i_clr
i_RST => D_FF:nFF:7:D_FFk.i_clr
o_Output[0] <= D_FF:nFF:0:D_FFk.o_Q
o_Output[1] <= D_FF:nFF:1:D_FFk.o_Q
o_Output[2] <= D_FF:nFF:2:D_FFk.o_Q
o_Output[3] <= D_FF:nFF:3:D_FFk.o_Q
o_Output[4] <= D_FF:nFF:4:D_FFk.o_Q
o_Output[5] <= D_FF:nFF:5:D_FFk.o_Q
o_Output[6] <= D_FF:nFF:6:D_FFk.o_Q
o_Output[7] <= D_FF:nFF:7:D_FFk.o_Q


|SingleCycleProcessor|PC:inst|D_FF:\nFF:0:D_FFk
i_d => intB~0.IN1
i_clk => intS~0.IN1
i_clk => intR~0.IN0
i_clr => intS~1.IN1
i_clr => intB~1.IN1
i_clr => intQbar~1.IN1
i_set => intA~0.IN0
o_Q <= o_Q~0.DB_MAX_OUTPUT_PORT_TYPE
o_Qbar <= intQbar~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|PC:inst|D_FF:\nFF:1:D_FFk
i_d => intB~0.IN1
i_clk => intS~0.IN1
i_clk => intR~0.IN0
i_clr => intS~1.IN1
i_clr => intB~1.IN1
i_clr => intQbar~1.IN1
i_set => intA~0.IN0
o_Q <= o_Q~0.DB_MAX_OUTPUT_PORT_TYPE
o_Qbar <= intQbar~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|PC:inst|D_FF:\nFF:2:D_FFk
i_d => intB~0.IN1
i_clk => intS~0.IN1
i_clk => intR~0.IN0
i_clr => intS~1.IN1
i_clr => intB~1.IN1
i_clr => intQbar~1.IN1
i_set => intA~0.IN0
o_Q <= o_Q~0.DB_MAX_OUTPUT_PORT_TYPE
o_Qbar <= intQbar~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|PC:inst|D_FF:\nFF:3:D_FFk
i_d => intB~0.IN1
i_clk => intS~0.IN1
i_clk => intR~0.IN0
i_clr => intS~1.IN1
i_clr => intB~1.IN1
i_clr => intQbar~1.IN1
i_set => intA~0.IN0
o_Q <= o_Q~0.DB_MAX_OUTPUT_PORT_TYPE
o_Qbar <= intQbar~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|PC:inst|D_FF:\nFF:4:D_FFk
i_d => intB~0.IN1
i_clk => intS~0.IN1
i_clk => intR~0.IN0
i_clr => intS~1.IN1
i_clr => intB~1.IN1
i_clr => intQbar~1.IN1
i_set => intA~0.IN0
o_Q <= o_Q~0.DB_MAX_OUTPUT_PORT_TYPE
o_Qbar <= intQbar~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|PC:inst|D_FF:\nFF:5:D_FFk
i_d => intB~0.IN1
i_clk => intS~0.IN1
i_clk => intR~0.IN0
i_clr => intS~1.IN1
i_clr => intB~1.IN1
i_clr => intQbar~1.IN1
i_set => intA~0.IN0
o_Q <= o_Q~0.DB_MAX_OUTPUT_PORT_TYPE
o_Qbar <= intQbar~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|PC:inst|D_FF:\nFF:6:D_FFk
i_d => intB~0.IN1
i_clk => intS~0.IN1
i_clk => intR~0.IN0
i_clr => intS~1.IN1
i_clr => intB~1.IN1
i_clr => intQbar~1.IN1
i_set => intA~0.IN0
o_Q <= o_Q~0.DB_MAX_OUTPUT_PORT_TYPE
o_Qbar <= intQbar~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|PC:inst|D_FF:\nFF:7:D_FFk
i_d => intB~0.IN1
i_clk => intS~0.IN1
i_clk => intR~0.IN0
i_clr => intS~1.IN1
i_clr => intB~1.IN1
i_clr => intQbar~1.IN1
i_set => intA~0.IN0
o_Q <= o_Q~0.DB_MAX_OUTPUT_PORT_TYPE
o_Qbar <= intQbar~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14
i_sel => TwoOneMultiplex:nMux:0:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:1:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:2:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:3:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:4:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:5:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:6:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:7:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:8:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:9:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:10:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:11:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:12:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:13:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:14:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:15:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:16:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:17:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:18:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:19:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:20:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:21:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:22:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:23:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:24:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:25:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:26:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:27:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:28:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:29:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:30:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:31:Mux32Bit_K.sel
in0[0] => TwoOneMultiplex:nMux:0:Mux32Bit_K.in0
in0[1] => TwoOneMultiplex:nMux:1:Mux32Bit_K.in0
in0[2] => TwoOneMultiplex:nMux:2:Mux32Bit_K.in0
in0[3] => TwoOneMultiplex:nMux:3:Mux32Bit_K.in0
in0[4] => TwoOneMultiplex:nMux:4:Mux32Bit_K.in0
in0[5] => TwoOneMultiplex:nMux:5:Mux32Bit_K.in0
in0[6] => TwoOneMultiplex:nMux:6:Mux32Bit_K.in0
in0[7] => TwoOneMultiplex:nMux:7:Mux32Bit_K.in0
in0[8] => TwoOneMultiplex:nMux:8:Mux32Bit_K.in0
in0[9] => TwoOneMultiplex:nMux:9:Mux32Bit_K.in0
in0[10] => TwoOneMultiplex:nMux:10:Mux32Bit_K.in0
in0[11] => TwoOneMultiplex:nMux:11:Mux32Bit_K.in0
in0[12] => TwoOneMultiplex:nMux:12:Mux32Bit_K.in0
in0[13] => TwoOneMultiplex:nMux:13:Mux32Bit_K.in0
in0[14] => TwoOneMultiplex:nMux:14:Mux32Bit_K.in0
in0[15] => TwoOneMultiplex:nMux:15:Mux32Bit_K.in0
in0[16] => TwoOneMultiplex:nMux:16:Mux32Bit_K.in0
in0[17] => TwoOneMultiplex:nMux:17:Mux32Bit_K.in0
in0[18] => TwoOneMultiplex:nMux:18:Mux32Bit_K.in0
in0[19] => TwoOneMultiplex:nMux:19:Mux32Bit_K.in0
in0[20] => TwoOneMultiplex:nMux:20:Mux32Bit_K.in0
in0[21] => TwoOneMultiplex:nMux:21:Mux32Bit_K.in0
in0[22] => TwoOneMultiplex:nMux:22:Mux32Bit_K.in0
in0[23] => TwoOneMultiplex:nMux:23:Mux32Bit_K.in0
in0[24] => TwoOneMultiplex:nMux:24:Mux32Bit_K.in0
in0[25] => TwoOneMultiplex:nMux:25:Mux32Bit_K.in0
in0[26] => TwoOneMultiplex:nMux:26:Mux32Bit_K.in0
in0[27] => TwoOneMultiplex:nMux:27:Mux32Bit_K.in0
in0[28] => TwoOneMultiplex:nMux:28:Mux32Bit_K.in0
in0[29] => TwoOneMultiplex:nMux:29:Mux32Bit_K.in0
in0[30] => TwoOneMultiplex:nMux:30:Mux32Bit_K.in0
in0[31] => TwoOneMultiplex:nMux:31:Mux32Bit_K.in0
in1[0] => TwoOneMultiplex:nMux:0:Mux32Bit_K.in1
in1[1] => TwoOneMultiplex:nMux:1:Mux32Bit_K.in1
in1[2] => TwoOneMultiplex:nMux:2:Mux32Bit_K.in1
in1[3] => TwoOneMultiplex:nMux:3:Mux32Bit_K.in1
in1[4] => TwoOneMultiplex:nMux:4:Mux32Bit_K.in1
in1[5] => TwoOneMultiplex:nMux:5:Mux32Bit_K.in1
in1[6] => TwoOneMultiplex:nMux:6:Mux32Bit_K.in1
in1[7] => TwoOneMultiplex:nMux:7:Mux32Bit_K.in1
in1[8] => TwoOneMultiplex:nMux:8:Mux32Bit_K.in1
in1[9] => TwoOneMultiplex:nMux:9:Mux32Bit_K.in1
in1[10] => TwoOneMultiplex:nMux:10:Mux32Bit_K.in1
in1[11] => TwoOneMultiplex:nMux:11:Mux32Bit_K.in1
in1[12] => TwoOneMultiplex:nMux:12:Mux32Bit_K.in1
in1[13] => TwoOneMultiplex:nMux:13:Mux32Bit_K.in1
in1[14] => TwoOneMultiplex:nMux:14:Mux32Bit_K.in1
in1[15] => TwoOneMultiplex:nMux:15:Mux32Bit_K.in1
in1[16] => TwoOneMultiplex:nMux:16:Mux32Bit_K.in1
in1[17] => TwoOneMultiplex:nMux:17:Mux32Bit_K.in1
in1[18] => TwoOneMultiplex:nMux:18:Mux32Bit_K.in1
in1[19] => TwoOneMultiplex:nMux:19:Mux32Bit_K.in1
in1[20] => TwoOneMultiplex:nMux:20:Mux32Bit_K.in1
in1[21] => TwoOneMultiplex:nMux:21:Mux32Bit_K.in1
in1[22] => TwoOneMultiplex:nMux:22:Mux32Bit_K.in1
in1[23] => TwoOneMultiplex:nMux:23:Mux32Bit_K.in1
in1[24] => TwoOneMultiplex:nMux:24:Mux32Bit_K.in1
in1[25] => TwoOneMultiplex:nMux:25:Mux32Bit_K.in1
in1[26] => TwoOneMultiplex:nMux:26:Mux32Bit_K.in1
in1[27] => TwoOneMultiplex:nMux:27:Mux32Bit_K.in1
in1[28] => TwoOneMultiplex:nMux:28:Mux32Bit_K.in1
in1[29] => TwoOneMultiplex:nMux:29:Mux32Bit_K.in1
in1[30] => TwoOneMultiplex:nMux:30:Mux32Bit_K.in1
in1[31] => TwoOneMultiplex:nMux:31:Mux32Bit_K.in1
o_c[0] <= TwoOneMultiplex:nMux:0:Mux32Bit_K.muxOut
o_c[1] <= TwoOneMultiplex:nMux:1:Mux32Bit_K.muxOut
o_c[2] <= TwoOneMultiplex:nMux:2:Mux32Bit_K.muxOut
o_c[3] <= TwoOneMultiplex:nMux:3:Mux32Bit_K.muxOut
o_c[4] <= TwoOneMultiplex:nMux:4:Mux32Bit_K.muxOut
o_c[5] <= TwoOneMultiplex:nMux:5:Mux32Bit_K.muxOut
o_c[6] <= TwoOneMultiplex:nMux:6:Mux32Bit_K.muxOut
o_c[7] <= TwoOneMultiplex:nMux:7:Mux32Bit_K.muxOut
o_c[8] <= TwoOneMultiplex:nMux:8:Mux32Bit_K.muxOut
o_c[9] <= TwoOneMultiplex:nMux:9:Mux32Bit_K.muxOut
o_c[10] <= TwoOneMultiplex:nMux:10:Mux32Bit_K.muxOut
o_c[11] <= TwoOneMultiplex:nMux:11:Mux32Bit_K.muxOut
o_c[12] <= TwoOneMultiplex:nMux:12:Mux32Bit_K.muxOut
o_c[13] <= TwoOneMultiplex:nMux:13:Mux32Bit_K.muxOut
o_c[14] <= TwoOneMultiplex:nMux:14:Mux32Bit_K.muxOut
o_c[15] <= TwoOneMultiplex:nMux:15:Mux32Bit_K.muxOut
o_c[16] <= TwoOneMultiplex:nMux:16:Mux32Bit_K.muxOut
o_c[17] <= TwoOneMultiplex:nMux:17:Mux32Bit_K.muxOut
o_c[18] <= TwoOneMultiplex:nMux:18:Mux32Bit_K.muxOut
o_c[19] <= TwoOneMultiplex:nMux:19:Mux32Bit_K.muxOut
o_c[20] <= TwoOneMultiplex:nMux:20:Mux32Bit_K.muxOut
o_c[21] <= TwoOneMultiplex:nMux:21:Mux32Bit_K.muxOut
o_c[22] <= TwoOneMultiplex:nMux:22:Mux32Bit_K.muxOut
o_c[23] <= TwoOneMultiplex:nMux:23:Mux32Bit_K.muxOut
o_c[24] <= TwoOneMultiplex:nMux:24:Mux32Bit_K.muxOut
o_c[25] <= TwoOneMultiplex:nMux:25:Mux32Bit_K.muxOut
o_c[26] <= TwoOneMultiplex:nMux:26:Mux32Bit_K.muxOut
o_c[27] <= TwoOneMultiplex:nMux:27:Mux32Bit_K.muxOut
o_c[28] <= TwoOneMultiplex:nMux:28:Mux32Bit_K.muxOut
o_c[29] <= TwoOneMultiplex:nMux:29:Mux32Bit_K.muxOut
o_c[30] <= TwoOneMultiplex:nMux:30:Mux32Bit_K.muxOut
o_c[31] <= TwoOneMultiplex:nMux:31:Mux32Bit_K.muxOut


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:0:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:1:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:2:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:3:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:4:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:5:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:6:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:7:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:8:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:9:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:10:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:11:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:12:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:13:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:14:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:15:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:16:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:17:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:18:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:19:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:20:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:21:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:22:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:23:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:24:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:25:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:26:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:27:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:28:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:29:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:30:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst14|TwoOneMultiplex:\nMux:31:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15
i_sel => TwoOneMultiplex:nMux:0:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:1:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:2:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:3:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:4:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:5:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:6:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:7:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:8:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:9:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:10:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:11:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:12:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:13:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:14:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:15:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:16:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:17:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:18:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:19:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:20:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:21:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:22:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:23:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:24:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:25:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:26:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:27:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:28:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:29:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:30:Mux32Bit_K.sel
i_sel => TwoOneMultiplex:nMux:31:Mux32Bit_K.sel
in0[0] => TwoOneMultiplex:nMux:0:Mux32Bit_K.in0
in0[1] => TwoOneMultiplex:nMux:1:Mux32Bit_K.in0
in0[2] => TwoOneMultiplex:nMux:2:Mux32Bit_K.in0
in0[3] => TwoOneMultiplex:nMux:3:Mux32Bit_K.in0
in0[4] => TwoOneMultiplex:nMux:4:Mux32Bit_K.in0
in0[5] => TwoOneMultiplex:nMux:5:Mux32Bit_K.in0
in0[6] => TwoOneMultiplex:nMux:6:Mux32Bit_K.in0
in0[7] => TwoOneMultiplex:nMux:7:Mux32Bit_K.in0
in0[8] => TwoOneMultiplex:nMux:8:Mux32Bit_K.in0
in0[9] => TwoOneMultiplex:nMux:9:Mux32Bit_K.in0
in0[10] => TwoOneMultiplex:nMux:10:Mux32Bit_K.in0
in0[11] => TwoOneMultiplex:nMux:11:Mux32Bit_K.in0
in0[12] => TwoOneMultiplex:nMux:12:Mux32Bit_K.in0
in0[13] => TwoOneMultiplex:nMux:13:Mux32Bit_K.in0
in0[14] => TwoOneMultiplex:nMux:14:Mux32Bit_K.in0
in0[15] => TwoOneMultiplex:nMux:15:Mux32Bit_K.in0
in0[16] => TwoOneMultiplex:nMux:16:Mux32Bit_K.in0
in0[17] => TwoOneMultiplex:nMux:17:Mux32Bit_K.in0
in0[18] => TwoOneMultiplex:nMux:18:Mux32Bit_K.in0
in0[19] => TwoOneMultiplex:nMux:19:Mux32Bit_K.in0
in0[20] => TwoOneMultiplex:nMux:20:Mux32Bit_K.in0
in0[21] => TwoOneMultiplex:nMux:21:Mux32Bit_K.in0
in0[22] => TwoOneMultiplex:nMux:22:Mux32Bit_K.in0
in0[23] => TwoOneMultiplex:nMux:23:Mux32Bit_K.in0
in0[24] => TwoOneMultiplex:nMux:24:Mux32Bit_K.in0
in0[25] => TwoOneMultiplex:nMux:25:Mux32Bit_K.in0
in0[26] => TwoOneMultiplex:nMux:26:Mux32Bit_K.in0
in0[27] => TwoOneMultiplex:nMux:27:Mux32Bit_K.in0
in0[28] => TwoOneMultiplex:nMux:28:Mux32Bit_K.in0
in0[29] => TwoOneMultiplex:nMux:29:Mux32Bit_K.in0
in0[30] => TwoOneMultiplex:nMux:30:Mux32Bit_K.in0
in0[31] => TwoOneMultiplex:nMux:31:Mux32Bit_K.in0
in1[0] => TwoOneMultiplex:nMux:0:Mux32Bit_K.in1
in1[1] => TwoOneMultiplex:nMux:1:Mux32Bit_K.in1
in1[2] => TwoOneMultiplex:nMux:2:Mux32Bit_K.in1
in1[3] => TwoOneMultiplex:nMux:3:Mux32Bit_K.in1
in1[4] => TwoOneMultiplex:nMux:4:Mux32Bit_K.in1
in1[5] => TwoOneMultiplex:nMux:5:Mux32Bit_K.in1
in1[6] => TwoOneMultiplex:nMux:6:Mux32Bit_K.in1
in1[7] => TwoOneMultiplex:nMux:7:Mux32Bit_K.in1
in1[8] => TwoOneMultiplex:nMux:8:Mux32Bit_K.in1
in1[9] => TwoOneMultiplex:nMux:9:Mux32Bit_K.in1
in1[10] => TwoOneMultiplex:nMux:10:Mux32Bit_K.in1
in1[11] => TwoOneMultiplex:nMux:11:Mux32Bit_K.in1
in1[12] => TwoOneMultiplex:nMux:12:Mux32Bit_K.in1
in1[13] => TwoOneMultiplex:nMux:13:Mux32Bit_K.in1
in1[14] => TwoOneMultiplex:nMux:14:Mux32Bit_K.in1
in1[15] => TwoOneMultiplex:nMux:15:Mux32Bit_K.in1
in1[16] => TwoOneMultiplex:nMux:16:Mux32Bit_K.in1
in1[17] => TwoOneMultiplex:nMux:17:Mux32Bit_K.in1
in1[18] => TwoOneMultiplex:nMux:18:Mux32Bit_K.in1
in1[19] => TwoOneMultiplex:nMux:19:Mux32Bit_K.in1
in1[20] => TwoOneMultiplex:nMux:20:Mux32Bit_K.in1
in1[21] => TwoOneMultiplex:nMux:21:Mux32Bit_K.in1
in1[22] => TwoOneMultiplex:nMux:22:Mux32Bit_K.in1
in1[23] => TwoOneMultiplex:nMux:23:Mux32Bit_K.in1
in1[24] => TwoOneMultiplex:nMux:24:Mux32Bit_K.in1
in1[25] => TwoOneMultiplex:nMux:25:Mux32Bit_K.in1
in1[26] => TwoOneMultiplex:nMux:26:Mux32Bit_K.in1
in1[27] => TwoOneMultiplex:nMux:27:Mux32Bit_K.in1
in1[28] => TwoOneMultiplex:nMux:28:Mux32Bit_K.in1
in1[29] => TwoOneMultiplex:nMux:29:Mux32Bit_K.in1
in1[30] => TwoOneMultiplex:nMux:30:Mux32Bit_K.in1
in1[31] => TwoOneMultiplex:nMux:31:Mux32Bit_K.in1
o_c[0] <= TwoOneMultiplex:nMux:0:Mux32Bit_K.muxOut
o_c[1] <= TwoOneMultiplex:nMux:1:Mux32Bit_K.muxOut
o_c[2] <= TwoOneMultiplex:nMux:2:Mux32Bit_K.muxOut
o_c[3] <= TwoOneMultiplex:nMux:3:Mux32Bit_K.muxOut
o_c[4] <= TwoOneMultiplex:nMux:4:Mux32Bit_K.muxOut
o_c[5] <= TwoOneMultiplex:nMux:5:Mux32Bit_K.muxOut
o_c[6] <= TwoOneMultiplex:nMux:6:Mux32Bit_K.muxOut
o_c[7] <= TwoOneMultiplex:nMux:7:Mux32Bit_K.muxOut
o_c[8] <= TwoOneMultiplex:nMux:8:Mux32Bit_K.muxOut
o_c[9] <= TwoOneMultiplex:nMux:9:Mux32Bit_K.muxOut
o_c[10] <= TwoOneMultiplex:nMux:10:Mux32Bit_K.muxOut
o_c[11] <= TwoOneMultiplex:nMux:11:Mux32Bit_K.muxOut
o_c[12] <= TwoOneMultiplex:nMux:12:Mux32Bit_K.muxOut
o_c[13] <= TwoOneMultiplex:nMux:13:Mux32Bit_K.muxOut
o_c[14] <= TwoOneMultiplex:nMux:14:Mux32Bit_K.muxOut
o_c[15] <= TwoOneMultiplex:nMux:15:Mux32Bit_K.muxOut
o_c[16] <= TwoOneMultiplex:nMux:16:Mux32Bit_K.muxOut
o_c[17] <= TwoOneMultiplex:nMux:17:Mux32Bit_K.muxOut
o_c[18] <= TwoOneMultiplex:nMux:18:Mux32Bit_K.muxOut
o_c[19] <= TwoOneMultiplex:nMux:19:Mux32Bit_K.muxOut
o_c[20] <= TwoOneMultiplex:nMux:20:Mux32Bit_K.muxOut
o_c[21] <= TwoOneMultiplex:nMux:21:Mux32Bit_K.muxOut
o_c[22] <= TwoOneMultiplex:nMux:22:Mux32Bit_K.muxOut
o_c[23] <= TwoOneMultiplex:nMux:23:Mux32Bit_K.muxOut
o_c[24] <= TwoOneMultiplex:nMux:24:Mux32Bit_K.muxOut
o_c[25] <= TwoOneMultiplex:nMux:25:Mux32Bit_K.muxOut
o_c[26] <= TwoOneMultiplex:nMux:26:Mux32Bit_K.muxOut
o_c[27] <= TwoOneMultiplex:nMux:27:Mux32Bit_K.muxOut
o_c[28] <= TwoOneMultiplex:nMux:28:Mux32Bit_K.muxOut
o_c[29] <= TwoOneMultiplex:nMux:29:Mux32Bit_K.muxOut
o_c[30] <= TwoOneMultiplex:nMux:30:Mux32Bit_K.muxOut
o_c[31] <= TwoOneMultiplex:nMux:31:Mux32Bit_K.muxOut


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:0:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:1:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:2:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:3:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:4:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:5:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:6:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:7:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:8:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:9:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:10:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:11:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:12:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:13:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:14:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:15:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:16:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:17:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:18:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:19:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:20:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:21:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:22:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:23:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:24:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:25:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:26:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:27:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:28:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:29:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:30:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux32Bit:inst15|TwoOneMultiplex:\nMux:31:Mux32Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|AddFour:inst1
PC[0] => ThirtyTwoBitCLA:Adder.A[24]
PC[1] => ThirtyTwoBitCLA:Adder.A[25]
PC[2] => ThirtyTwoBitCLA:Adder.A[26]
PC[3] => ThirtyTwoBitCLA:Adder.A[27]
PC[4] => ThirtyTwoBitCLA:Adder.A[28]
PC[5] => ThirtyTwoBitCLA:Adder.A[29]
PC[6] => ThirtyTwoBitCLA:Adder.A[30]
PC[7] => ThirtyTwoBitCLA:Adder.A[31]
PCplusFour[0] <= ThirtyTwoBitCLA:Adder.S[0]
PCplusFour[1] <= ThirtyTwoBitCLA:Adder.S[1]
PCplusFour[2] <= ThirtyTwoBitCLA:Adder.S[2]
PCplusFour[3] <= ThirtyTwoBitCLA:Adder.S[3]
PCplusFour[4] <= ThirtyTwoBitCLA:Adder.S[4]
PCplusFour[5] <= ThirtyTwoBitCLA:Adder.S[5]
PCplusFour[6] <= ThirtyTwoBitCLA:Adder.S[6]
PCplusFour[7] <= ThirtyTwoBitCLA:Adder.S[7]
PCplusFour[8] <= ThirtyTwoBitCLA:Adder.S[8]
PCplusFour[9] <= ThirtyTwoBitCLA:Adder.S[9]
PCplusFour[10] <= ThirtyTwoBitCLA:Adder.S[10]
PCplusFour[11] <= ThirtyTwoBitCLA:Adder.S[11]
PCplusFour[12] <= ThirtyTwoBitCLA:Adder.S[12]
PCplusFour[13] <= ThirtyTwoBitCLA:Adder.S[13]
PCplusFour[14] <= ThirtyTwoBitCLA:Adder.S[14]
PCplusFour[15] <= ThirtyTwoBitCLA:Adder.S[15]
PCplusFour[16] <= ThirtyTwoBitCLA:Adder.S[16]
PCplusFour[17] <= ThirtyTwoBitCLA:Adder.S[17]
PCplusFour[18] <= ThirtyTwoBitCLA:Adder.S[18]
PCplusFour[19] <= ThirtyTwoBitCLA:Adder.S[19]
PCplusFour[20] <= ThirtyTwoBitCLA:Adder.S[20]
PCplusFour[21] <= ThirtyTwoBitCLA:Adder.S[21]
PCplusFour[22] <= ThirtyTwoBitCLA:Adder.S[22]
PCplusFour[23] <= ThirtyTwoBitCLA:Adder.S[23]
PCplusFour[24] <= ThirtyTwoBitCLA:Adder.S[24]
PCplusFour[25] <= ThirtyTwoBitCLA:Adder.S[25]
PCplusFour[26] <= ThirtyTwoBitCLA:Adder.S[26]
PCplusFour[27] <= ThirtyTwoBitCLA:Adder.S[27]
PCplusFour[28] <= ThirtyTwoBitCLA:Adder.S[28]
PCplusFour[29] <= ThirtyTwoBitCLA:Adder.S[29]
PCplusFour[30] <= ThirtyTwoBitCLA:Adder.S[30]
PCplusFour[31] <= ThirtyTwoBitCLA:Adder.S[31]


|SingleCycleProcessor|AddFour:inst1|ThirtyTwoBitCLA:Adder
A[0] => fourBitCLA:CLA_0.a[0]
A[1] => fourBitCLA:CLA_0.a[1]
A[2] => fourBitCLA:CLA_0.a[2]
A[3] => fourBitCLA:CLA_0.a[3]
A[4] => fourBitCLA:gen_cla_blocks:1:CLA.a[0]
A[5] => fourBitCLA:gen_cla_blocks:1:CLA.a[1]
A[6] => fourBitCLA:gen_cla_blocks:1:CLA.a[2]
A[7] => fourBitCLA:gen_cla_blocks:1:CLA.a[3]
A[8] => fourBitCLA:gen_cla_blocks:2:CLA.a[0]
A[9] => fourBitCLA:gen_cla_blocks:2:CLA.a[1]
A[10] => fourBitCLA:gen_cla_blocks:2:CLA.a[2]
A[11] => fourBitCLA:gen_cla_blocks:2:CLA.a[3]
A[12] => fourBitCLA:gen_cla_blocks:3:CLA.a[0]
A[13] => fourBitCLA:gen_cla_blocks:3:CLA.a[1]
A[14] => fourBitCLA:gen_cla_blocks:3:CLA.a[2]
A[15] => fourBitCLA:gen_cla_blocks:3:CLA.a[3]
A[16] => fourBitCLA:gen_cla_blocks:4:CLA.a[0]
A[17] => fourBitCLA:gen_cla_blocks:4:CLA.a[1]
A[18] => fourBitCLA:gen_cla_blocks:4:CLA.a[2]
A[19] => fourBitCLA:gen_cla_blocks:4:CLA.a[3]
A[20] => fourBitCLA:gen_cla_blocks:5:CLA.a[0]
A[21] => fourBitCLA:gen_cla_blocks:5:CLA.a[1]
A[22] => fourBitCLA:gen_cla_blocks:5:CLA.a[2]
A[23] => fourBitCLA:gen_cla_blocks:5:CLA.a[3]
A[24] => fourBitCLA:gen_cla_blocks:6:CLA.a[0]
A[25] => fourBitCLA:gen_cla_blocks:6:CLA.a[1]
A[26] => fourBitCLA:gen_cla_blocks:6:CLA.a[2]
A[27] => fourBitCLA:gen_cla_blocks:6:CLA.a[3]
A[28] => fourBitCLA:gen_cla_blocks:7:CLA.a[0]
A[29] => fourBitCLA:gen_cla_blocks:7:CLA.a[1]
A[30] => fourBitCLA:gen_cla_blocks:7:CLA.a[2]
A[31] => fourBitCLA:gen_cla_blocks:7:CLA.a[3]
B[0] => fourBitCLA:CLA_0.b[0]
B[1] => fourBitCLA:CLA_0.b[1]
B[2] => fourBitCLA:CLA_0.b[2]
B[3] => fourBitCLA:CLA_0.b[3]
B[4] => fourBitCLA:gen_cla_blocks:1:CLA.b[0]
B[5] => fourBitCLA:gen_cla_blocks:1:CLA.b[1]
B[6] => fourBitCLA:gen_cla_blocks:1:CLA.b[2]
B[7] => fourBitCLA:gen_cla_blocks:1:CLA.b[3]
B[8] => fourBitCLA:gen_cla_blocks:2:CLA.b[0]
B[9] => fourBitCLA:gen_cla_blocks:2:CLA.b[1]
B[10] => fourBitCLA:gen_cla_blocks:2:CLA.b[2]
B[11] => fourBitCLA:gen_cla_blocks:2:CLA.b[3]
B[12] => fourBitCLA:gen_cla_blocks:3:CLA.b[0]
B[13] => fourBitCLA:gen_cla_blocks:3:CLA.b[1]
B[14] => fourBitCLA:gen_cla_blocks:3:CLA.b[2]
B[15] => fourBitCLA:gen_cla_blocks:3:CLA.b[3]
B[16] => fourBitCLA:gen_cla_blocks:4:CLA.b[0]
B[17] => fourBitCLA:gen_cla_blocks:4:CLA.b[1]
B[18] => fourBitCLA:gen_cla_blocks:4:CLA.b[2]
B[19] => fourBitCLA:gen_cla_blocks:4:CLA.b[3]
B[20] => fourBitCLA:gen_cla_blocks:5:CLA.b[0]
B[21] => fourBitCLA:gen_cla_blocks:5:CLA.b[1]
B[22] => fourBitCLA:gen_cla_blocks:5:CLA.b[2]
B[23] => fourBitCLA:gen_cla_blocks:5:CLA.b[3]
B[24] => fourBitCLA:gen_cla_blocks:6:CLA.b[0]
B[25] => fourBitCLA:gen_cla_blocks:6:CLA.b[1]
B[26] => fourBitCLA:gen_cla_blocks:6:CLA.b[2]
B[27] => fourBitCLA:gen_cla_blocks:6:CLA.b[3]
B[28] => fourBitCLA:gen_cla_blocks:7:CLA.b[0]
B[29] => fourBitCLA:gen_cla_blocks:7:CLA.b[1]
B[30] => fourBitCLA:gen_cla_blocks:7:CLA.b[2]
B[31] => fourBitCLA:gen_cla_blocks:7:CLA.b[3]
Cin => fourBitCLA:CLA_0.cin
S[0] <= fourBitCLA:CLA_0.s[0]
S[1] <= fourBitCLA:CLA_0.s[1]
S[2] <= fourBitCLA:CLA_0.s[2]
S[3] <= fourBitCLA:CLA_0.s[3]
S[4] <= fourBitCLA:gen_cla_blocks:1:CLA.s[0]
S[5] <= fourBitCLA:gen_cla_blocks:1:CLA.s[1]
S[6] <= fourBitCLA:gen_cla_blocks:1:CLA.s[2]
S[7] <= fourBitCLA:gen_cla_blocks:1:CLA.s[3]
S[8] <= fourBitCLA:gen_cla_blocks:2:CLA.s[0]
S[9] <= fourBitCLA:gen_cla_blocks:2:CLA.s[1]
S[10] <= fourBitCLA:gen_cla_blocks:2:CLA.s[2]
S[11] <= fourBitCLA:gen_cla_blocks:2:CLA.s[3]
S[12] <= fourBitCLA:gen_cla_blocks:3:CLA.s[0]
S[13] <= fourBitCLA:gen_cla_blocks:3:CLA.s[1]
S[14] <= fourBitCLA:gen_cla_blocks:3:CLA.s[2]
S[15] <= fourBitCLA:gen_cla_blocks:3:CLA.s[3]
S[16] <= fourBitCLA:gen_cla_blocks:4:CLA.s[0]
S[17] <= fourBitCLA:gen_cla_blocks:4:CLA.s[1]
S[18] <= fourBitCLA:gen_cla_blocks:4:CLA.s[2]
S[19] <= fourBitCLA:gen_cla_blocks:4:CLA.s[3]
S[20] <= fourBitCLA:gen_cla_blocks:5:CLA.s[0]
S[21] <= fourBitCLA:gen_cla_blocks:5:CLA.s[1]
S[22] <= fourBitCLA:gen_cla_blocks:5:CLA.s[2]
S[23] <= fourBitCLA:gen_cla_blocks:5:CLA.s[3]
S[24] <= fourBitCLA:gen_cla_blocks:6:CLA.s[0]
S[25] <= fourBitCLA:gen_cla_blocks:6:CLA.s[1]
S[26] <= fourBitCLA:gen_cla_blocks:6:CLA.s[2]
S[27] <= fourBitCLA:gen_cla_blocks:6:CLA.s[3]
S[28] <= fourBitCLA:gen_cla_blocks:7:CLA.s[0]
S[29] <= fourBitCLA:gen_cla_blocks:7:CLA.s[1]
S[30] <= fourBitCLA:gen_cla_blocks:7:CLA.s[2]
S[31] <= fourBitCLA:gen_cla_blocks:7:CLA.s[3]
Cout <= fourBitCLA:gen_cla_blocks:7:CLA.cout


|SingleCycleProcessor|AddFour:inst1|ThirtyTwoBitCLA:Adder|fourBitCLA:CLA_0
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|AddFour:inst1|ThirtyTwoBitCLA:Adder|fourBitCLA:\gen_cla_blocks:1:CLA
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|AddFour:inst1|ThirtyTwoBitCLA:Adder|fourBitCLA:\gen_cla_blocks:2:CLA
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|AddFour:inst1|ThirtyTwoBitCLA:Adder|fourBitCLA:\gen_cla_blocks:3:CLA
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|AddFour:inst1|ThirtyTwoBitCLA:Adder|fourBitCLA:\gen_cla_blocks:4:CLA
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|AddFour:inst1|ThirtyTwoBitCLA:Adder|fourBitCLA:\gen_cla_blocks:5:CLA
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|AddFour:inst1|ThirtyTwoBitCLA:Adder|fourBitCLA:\gen_cla_blocks:6:CLA
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|AddFour:inst1|ThirtyTwoBitCLA:Adder|fourBitCLA:\gen_cla_blocks:7:CLA
a[0] => p[0].IN0
a[0] => g[0].IN0
a[1] => p[1].IN0
a[1] => g[1].IN0
a[2] => p[2].IN0
a[2] => g[2].IN0
a[3] => p[3].IN0
a[3] => g[3].IN0
b[0] => p[0].IN1
b[0] => g[0].IN1
b[1] => p[1].IN1
b[1] => g[1].IN1
b[2] => p[2].IN1
b[2] => g[2].IN1
b[3] => p[3].IN1
b[3] => g[3].IN1
cin => c~0.IN1
cin => c~2.IN1
cin => c~10.IN1
cin => c~18.IN1
cin => s~0.IN1
s[0] <= s~0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= s~1.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= s~2.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= s~3.DB_MAX_OUTPUT_PORT_TYPE
cout <= c~19.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9
i_carryIn => FullAdder:lsb.Cin
i_a[0] => FullAdder:lsb.A
i_a[1] => FullAdder:nAdders:1:FA_k.A
i_a[2] => FullAdder:nAdders:2:FA_k.A
i_a[3] => FullAdder:nAdders:3:FA_k.A
i_a[4] => FullAdder:nAdders:4:FA_k.A
i_a[5] => FullAdder:nAdders:5:FA_k.A
i_a[6] => FullAdder:nAdders:6:FA_k.A
i_a[7] => FullAdder:nAdders:7:FA_k.A
i_a[8] => FullAdder:nAdders:8:FA_k.A
i_a[9] => FullAdder:nAdders:9:FA_k.A
i_a[10] => FullAdder:nAdders:10:FA_k.A
i_a[11] => FullAdder:nAdders:11:FA_k.A
i_a[12] => FullAdder:nAdders:12:FA_k.A
i_a[13] => FullAdder:nAdders:13:FA_k.A
i_a[14] => FullAdder:nAdders:14:FA_k.A
i_a[15] => FullAdder:nAdders:15:FA_k.A
i_a[16] => FullAdder:nAdders:16:FA_k.A
i_a[17] => FullAdder:nAdders:17:FA_k.A
i_a[18] => FullAdder:nAdders:18:FA_k.A
i_a[19] => FullAdder:nAdders:19:FA_k.A
i_a[20] => FullAdder:nAdders:20:FA_k.A
i_a[21] => FullAdder:nAdders:21:FA_k.A
i_a[22] => FullAdder:nAdders:22:FA_k.A
i_a[23] => FullAdder:nAdders:23:FA_k.A
i_a[24] => FullAdder:nAdders:24:FA_k.A
i_a[25] => FullAdder:nAdders:25:FA_k.A
i_a[26] => FullAdder:nAdders:26:FA_k.A
i_a[27] => FullAdder:nAdders:27:FA_k.A
i_a[28] => FullAdder:nAdders:28:FA_k.A
i_a[29] => FullAdder:nAdders:29:FA_k.A
i_a[30] => FullAdder:nAdders:30:FA_k.A
i_a[31] => FullAdder:nAdders:31:FA_k.A
i_b[0] => FullAdder:lsb.B
i_b[1] => FullAdder:nAdders:1:FA_k.B
i_b[2] => FullAdder:nAdders:2:FA_k.B
i_b[3] => FullAdder:nAdders:3:FA_k.B
i_b[4] => FullAdder:nAdders:4:FA_k.B
i_b[5] => FullAdder:nAdders:5:FA_k.B
i_b[6] => FullAdder:nAdders:6:FA_k.B
i_b[7] => FullAdder:nAdders:7:FA_k.B
i_b[8] => FullAdder:nAdders:8:FA_k.B
i_b[9] => FullAdder:nAdders:9:FA_k.B
i_b[10] => FullAdder:nAdders:10:FA_k.B
i_b[11] => FullAdder:nAdders:11:FA_k.B
i_b[12] => FullAdder:nAdders:12:FA_k.B
i_b[13] => FullAdder:nAdders:13:FA_k.B
i_b[14] => FullAdder:nAdders:14:FA_k.B
i_b[15] => FullAdder:nAdders:15:FA_k.B
i_b[16] => FullAdder:nAdders:16:FA_k.B
i_b[17] => FullAdder:nAdders:17:FA_k.B
i_b[18] => FullAdder:nAdders:18:FA_k.B
i_b[19] => FullAdder:nAdders:19:FA_k.B
i_b[20] => FullAdder:nAdders:20:FA_k.B
i_b[21] => FullAdder:nAdders:21:FA_k.B
i_b[22] => FullAdder:nAdders:22:FA_k.B
i_b[23] => FullAdder:nAdders:23:FA_k.B
i_b[24] => FullAdder:nAdders:24:FA_k.B
i_b[25] => FullAdder:nAdders:25:FA_k.B
i_b[26] => FullAdder:nAdders:26:FA_k.B
i_b[27] => FullAdder:nAdders:27:FA_k.B
i_b[28] => FullAdder:nAdders:28:FA_k.B
i_b[29] => FullAdder:nAdders:29:FA_k.B
i_b[30] => FullAdder:nAdders:30:FA_k.B
i_b[31] => FullAdder:nAdders:31:FA_k.B
o_carryOut <= FullAdder:nAdders:31:FA_k.Cout
o_SumOut[0] <= FullAdder:lsb.SUM
o_SumOut[1] <= FullAdder:nAdders:1:FA_k.SUM
o_SumOut[2] <= FullAdder:nAdders:2:FA_k.SUM
o_SumOut[3] <= FullAdder:nAdders:3:FA_k.SUM
o_SumOut[4] <= FullAdder:nAdders:4:FA_k.SUM
o_SumOut[5] <= FullAdder:nAdders:5:FA_k.SUM
o_SumOut[6] <= FullAdder:nAdders:6:FA_k.SUM
o_SumOut[7] <= FullAdder:nAdders:7:FA_k.SUM
o_SumOut[8] <= FullAdder:nAdders:8:FA_k.SUM
o_SumOut[9] <= FullAdder:nAdders:9:FA_k.SUM
o_SumOut[10] <= FullAdder:nAdders:10:FA_k.SUM
o_SumOut[11] <= FullAdder:nAdders:11:FA_k.SUM
o_SumOut[12] <= FullAdder:nAdders:12:FA_k.SUM
o_SumOut[13] <= FullAdder:nAdders:13:FA_k.SUM
o_SumOut[14] <= FullAdder:nAdders:14:FA_k.SUM
o_SumOut[15] <= FullAdder:nAdders:15:FA_k.SUM
o_SumOut[16] <= FullAdder:nAdders:16:FA_k.SUM
o_SumOut[17] <= FullAdder:nAdders:17:FA_k.SUM
o_SumOut[18] <= FullAdder:nAdders:18:FA_k.SUM
o_SumOut[19] <= FullAdder:nAdders:19:FA_k.SUM
o_SumOut[20] <= FullAdder:nAdders:20:FA_k.SUM
o_SumOut[21] <= FullAdder:nAdders:21:FA_k.SUM
o_SumOut[22] <= FullAdder:nAdders:22:FA_k.SUM
o_SumOut[23] <= FullAdder:nAdders:23:FA_k.SUM
o_SumOut[24] <= FullAdder:nAdders:24:FA_k.SUM
o_SumOut[25] <= FullAdder:nAdders:25:FA_k.SUM
o_SumOut[26] <= FullAdder:nAdders:26:FA_k.SUM
o_SumOut[27] <= FullAdder:nAdders:27:FA_k.SUM
o_SumOut[28] <= FullAdder:nAdders:28:FA_k.SUM
o_SumOut[29] <= FullAdder:nAdders:29:FA_k.SUM
o_SumOut[30] <= FullAdder:nAdders:30:FA_k.SUM
o_SumOut[31] <= FullAdder:nAdders:31:FA_k.SUM


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:lsb
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:1:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:2:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:3:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:4:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:5:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:6:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:7:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:8:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:9:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:10:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:11:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:12:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:13:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:14:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:15:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:16:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:17:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:18:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:19:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:20:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:21:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:22:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:23:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:24:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:25:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:26:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:27:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:28:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:29:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:30:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopRightAdder:inst9|FullAdder:\nAdders:31:FA_k
A => SUM~0.IN0
A => Cout~1.IN0
B => SUM~0.IN1
B => Cout~1.IN1
Cin => SUM~1.IN1
Cin => Cout~0.IN1
SUM <= SUM~1.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout~2.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|BottomShifter:inst10
i_Input[0] => o_Output[2].DATAIN
i_Input[1] => o_Output[3].DATAIN
i_Input[2] => o_Output[4].DATAIN
i_Input[3] => o_Output[5].DATAIN
i_Input[4] => o_Output[6].DATAIN
i_Input[5] => o_Output[7].DATAIN
i_Input[6] => o_Output[8].DATAIN
i_Input[7] => o_Output[9].DATAIN
i_Input[8] => o_Output[10].DATAIN
i_Input[9] => o_Output[11].DATAIN
i_Input[10] => o_Output[12].DATAIN
i_Input[11] => o_Output[13].DATAIN
i_Input[12] => o_Output[14].DATAIN
i_Input[13] => o_Output[15].DATAIN
i_Input[14] => o_Output[16].DATAIN
i_Input[15] => o_Output[17].DATAIN
i_Input[16] => o_Output[18].DATAIN
i_Input[17] => o_Output[19].DATAIN
i_Input[18] => o_Output[20].DATAIN
i_Input[19] => o_Output[21].DATAIN
i_Input[20] => o_Output[22].DATAIN
i_Input[21] => o_Output[23].DATAIN
i_Input[22] => o_Output[24].DATAIN
i_Input[23] => o_Output[25].DATAIN
i_Input[24] => o_Output[26].DATAIN
i_Input[25] => o_Output[27].DATAIN
i_Input[26] => o_Output[28].DATAIN
i_Input[27] => o_Output[29].DATAIN
i_Input[28] => o_Output[30].DATAIN
i_Input[29] => o_Output[31].DATAIN
i_Input[30] => ~NO_FANOUT~
i_Input[31] => ~NO_FANOUT~
o_Output[0] <= <GND>
o_Output[1] <= <GND>
o_Output[2] <= i_Input[0].DB_MAX_OUTPUT_PORT_TYPE
o_Output[3] <= i_Input[1].DB_MAX_OUTPUT_PORT_TYPE
o_Output[4] <= i_Input[2].DB_MAX_OUTPUT_PORT_TYPE
o_Output[5] <= i_Input[3].DB_MAX_OUTPUT_PORT_TYPE
o_Output[6] <= i_Input[4].DB_MAX_OUTPUT_PORT_TYPE
o_Output[7] <= i_Input[5].DB_MAX_OUTPUT_PORT_TYPE
o_Output[8] <= i_Input[6].DB_MAX_OUTPUT_PORT_TYPE
o_Output[9] <= i_Input[7].DB_MAX_OUTPUT_PORT_TYPE
o_Output[10] <= i_Input[8].DB_MAX_OUTPUT_PORT_TYPE
o_Output[11] <= i_Input[9].DB_MAX_OUTPUT_PORT_TYPE
o_Output[12] <= i_Input[10].DB_MAX_OUTPUT_PORT_TYPE
o_Output[13] <= i_Input[11].DB_MAX_OUTPUT_PORT_TYPE
o_Output[14] <= i_Input[12].DB_MAX_OUTPUT_PORT_TYPE
o_Output[15] <= i_Input[13].DB_MAX_OUTPUT_PORT_TYPE
o_Output[16] <= i_Input[14].DB_MAX_OUTPUT_PORT_TYPE
o_Output[17] <= i_Input[15].DB_MAX_OUTPUT_PORT_TYPE
o_Output[18] <= i_Input[16].DB_MAX_OUTPUT_PORT_TYPE
o_Output[19] <= i_Input[17].DB_MAX_OUTPUT_PORT_TYPE
o_Output[20] <= i_Input[18].DB_MAX_OUTPUT_PORT_TYPE
o_Output[21] <= i_Input[19].DB_MAX_OUTPUT_PORT_TYPE
o_Output[22] <= i_Input[20].DB_MAX_OUTPUT_PORT_TYPE
o_Output[23] <= i_Input[21].DB_MAX_OUTPUT_PORT_TYPE
o_Output[24] <= i_Input[22].DB_MAX_OUTPUT_PORT_TYPE
o_Output[25] <= i_Input[23].DB_MAX_OUTPUT_PORT_TYPE
o_Output[26] <= i_Input[24].DB_MAX_OUTPUT_PORT_TYPE
o_Output[27] <= i_Input[25].DB_MAX_OUTPUT_PORT_TYPE
o_Output[28] <= i_Input[26].DB_MAX_OUTPUT_PORT_TYPE
o_Output[29] <= i_Input[27].DB_MAX_OUTPUT_PORT_TYPE
o_Output[30] <= i_Input[28].DB_MAX_OUTPUT_PORT_TYPE
o_Output[31] <= i_Input[29].DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|SignExtender:inst6
i_Input[0] => o_Output[0].DATAIN
i_Input[1] => o_Output[1].DATAIN
i_Input[2] => o_Output[2].DATAIN
i_Input[3] => o_Output[3].DATAIN
i_Input[4] => o_Output[4].DATAIN
i_Input[5] => o_Output[5].DATAIN
i_Input[6] => o_Output[6].DATAIN
i_Input[7] => o_Output[7].DATAIN
i_Input[8] => o_Output[8].DATAIN
i_Input[9] => o_Output[9].DATAIN
i_Input[10] => o_Output[10].DATAIN
i_Input[11] => o_Output[11].DATAIN
i_Input[12] => o_Output[12].DATAIN
i_Input[13] => o_Output[13].DATAIN
i_Input[14] => o_Output[14].DATAIN
i_Input[15] => i_d_output~0.IN0
i_Input[15] => i_d_output~1.IN0
i_Input[15] => i_d_output~3.IN0
i_Input[15] => i_d_output~4.IN0
i_Input[15] => i_d_output~6.IN0
i_Input[15] => i_d_output~7.IN0
i_Input[15] => i_d_output~9.IN0
i_Input[15] => i_d_output~10.IN0
i_Input[15] => i_d_output~12.IN0
i_Input[15] => i_d_output~13.IN0
i_Input[15] => i_d_output~15.IN0
i_Input[15] => i_d_output~16.IN0
i_Input[15] => i_d_output~18.IN0
i_Input[15] => i_d_output~19.IN0
i_Input[15] => i_d_output~21.IN0
i_Input[15] => i_d_output~22.IN0
i_Input[15] => i_d_output~24.IN0
i_Input[15] => i_d_output~25.IN0
i_Input[15] => i_d_output~27.IN0
i_Input[15] => i_d_output~28.IN0
i_Input[15] => i_d_output~30.IN0
i_Input[15] => i_d_output~31.IN0
i_Input[15] => i_d_output~33.IN0
i_Input[15] => i_d_output~34.IN0
i_Input[15] => i_d_output~36.IN0
i_Input[15] => i_d_output~37.IN0
i_Input[15] => i_d_output~39.IN0
i_Input[15] => i_d_output~40.IN0
i_Input[15] => i_d_output~42.IN0
i_Input[15] => i_d_output~43.IN0
i_Input[15] => i_d_output~45.IN0
i_Input[15] => i_d_output~46.IN0
i_Input[15] => o_Output[15].DATAIN
o_Output[0] <= i_Input[0].DB_MAX_OUTPUT_PORT_TYPE
o_Output[1] <= i_Input[1].DB_MAX_OUTPUT_PORT_TYPE
o_Output[2] <= i_Input[2].DB_MAX_OUTPUT_PORT_TYPE
o_Output[3] <= i_Input[3].DB_MAX_OUTPUT_PORT_TYPE
o_Output[4] <= i_Input[4].DB_MAX_OUTPUT_PORT_TYPE
o_Output[5] <= i_Input[5].DB_MAX_OUTPUT_PORT_TYPE
o_Output[6] <= i_Input[6].DB_MAX_OUTPUT_PORT_TYPE
o_Output[7] <= i_Input[7].DB_MAX_OUTPUT_PORT_TYPE
o_Output[8] <= i_Input[8].DB_MAX_OUTPUT_PORT_TYPE
o_Output[9] <= i_Input[9].DB_MAX_OUTPUT_PORT_TYPE
o_Output[10] <= i_Input[10].DB_MAX_OUTPUT_PORT_TYPE
o_Output[11] <= i_Input[11].DB_MAX_OUTPUT_PORT_TYPE
o_Output[12] <= i_Input[12].DB_MAX_OUTPUT_PORT_TYPE
o_Output[13] <= i_Input[13].DB_MAX_OUTPUT_PORT_TYPE
o_Output[14] <= i_Input[14].DB_MAX_OUTPUT_PORT_TYPE
o_Output[15] <= i_Input[15].DB_MAX_OUTPUT_PORT_TYPE
o_Output[16] <= o_Output[16]~0.DB_MAX_OUTPUT_PORT_TYPE
o_Output[17] <= o_Output[17]~1.DB_MAX_OUTPUT_PORT_TYPE
o_Output[18] <= o_Output[18]~2.DB_MAX_OUTPUT_PORT_TYPE
o_Output[19] <= o_Output[19]~3.DB_MAX_OUTPUT_PORT_TYPE
o_Output[20] <= o_Output[20]~4.DB_MAX_OUTPUT_PORT_TYPE
o_Output[21] <= o_Output[21]~5.DB_MAX_OUTPUT_PORT_TYPE
o_Output[22] <= o_Output[22]~6.DB_MAX_OUTPUT_PORT_TYPE
o_Output[23] <= o_Output[23]~7.DB_MAX_OUTPUT_PORT_TYPE
o_Output[24] <= o_Output[24]~8.DB_MAX_OUTPUT_PORT_TYPE
o_Output[25] <= o_Output[25]~9.DB_MAX_OUTPUT_PORT_TYPE
o_Output[26] <= o_Output[26]~10.DB_MAX_OUTPUT_PORT_TYPE
o_Output[27] <= o_Output[27]~11.DB_MAX_OUTPUT_PORT_TYPE
o_Output[28] <= o_Output[28]~12.DB_MAX_OUTPUT_PORT_TYPE
o_Output[29] <= o_Output[29]~13.DB_MAX_OUTPUT_PORT_TYPE
o_Output[30] <= o_Output[30]~14.DB_MAX_OUTPUT_PORT_TYPE
o_Output[31] <= o_Output[31]~15.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|BitCombiner4with28to32:inst24
i_num1[0] => o_Output[31].DATAIN
i_num1[1] => o_Output[30].DATAIN
i_num1[2] => o_Output[29].DATAIN
i_num1[3] => o_Output[28].DATAIN
i_num2[0] => o_Output[27].DATAIN
i_num2[1] => o_Output[26].DATAIN
i_num2[2] => o_Output[25].DATAIN
i_num2[3] => o_Output[24].DATAIN
i_num2[4] => o_Output[23].DATAIN
i_num2[5] => o_Output[22].DATAIN
i_num2[6] => o_Output[21].DATAIN
i_num2[7] => o_Output[20].DATAIN
i_num2[8] => o_Output[19].DATAIN
i_num2[9] => o_Output[18].DATAIN
i_num2[10] => o_Output[17].DATAIN
i_num2[11] => o_Output[16].DATAIN
i_num2[12] => o_Output[15].DATAIN
i_num2[13] => o_Output[14].DATAIN
i_num2[14] => o_Output[13].DATAIN
i_num2[15] => o_Output[12].DATAIN
i_num2[16] => o_Output[11].DATAIN
i_num2[17] => o_Output[10].DATAIN
i_num2[18] => o_Output[9].DATAIN
i_num2[19] => o_Output[8].DATAIN
i_num2[20] => o_Output[7].DATAIN
i_num2[21] => o_Output[6].DATAIN
i_num2[22] => o_Output[5].DATAIN
i_num2[23] => o_Output[4].DATAIN
i_num2[24] => o_Output[3].DATAIN
i_num2[25] => o_Output[2].DATAIN
i_num2[26] => o_Output[1].DATAIN
i_num2[27] => o_Output[0].DATAIN
o_Output[0] <= i_num2[27].DB_MAX_OUTPUT_PORT_TYPE
o_Output[1] <= i_num2[26].DB_MAX_OUTPUT_PORT_TYPE
o_Output[2] <= i_num2[25].DB_MAX_OUTPUT_PORT_TYPE
o_Output[3] <= i_num2[24].DB_MAX_OUTPUT_PORT_TYPE
o_Output[4] <= i_num2[23].DB_MAX_OUTPUT_PORT_TYPE
o_Output[5] <= i_num2[22].DB_MAX_OUTPUT_PORT_TYPE
o_Output[6] <= i_num2[21].DB_MAX_OUTPUT_PORT_TYPE
o_Output[7] <= i_num2[20].DB_MAX_OUTPUT_PORT_TYPE
o_Output[8] <= i_num2[19].DB_MAX_OUTPUT_PORT_TYPE
o_Output[9] <= i_num2[18].DB_MAX_OUTPUT_PORT_TYPE
o_Output[10] <= i_num2[17].DB_MAX_OUTPUT_PORT_TYPE
o_Output[11] <= i_num2[16].DB_MAX_OUTPUT_PORT_TYPE
o_Output[12] <= i_num2[15].DB_MAX_OUTPUT_PORT_TYPE
o_Output[13] <= i_num2[14].DB_MAX_OUTPUT_PORT_TYPE
o_Output[14] <= i_num2[13].DB_MAX_OUTPUT_PORT_TYPE
o_Output[15] <= i_num2[12].DB_MAX_OUTPUT_PORT_TYPE
o_Output[16] <= i_num2[11].DB_MAX_OUTPUT_PORT_TYPE
o_Output[17] <= i_num2[10].DB_MAX_OUTPUT_PORT_TYPE
o_Output[18] <= i_num2[9].DB_MAX_OUTPUT_PORT_TYPE
o_Output[19] <= i_num2[8].DB_MAX_OUTPUT_PORT_TYPE
o_Output[20] <= i_num2[7].DB_MAX_OUTPUT_PORT_TYPE
o_Output[21] <= i_num2[6].DB_MAX_OUTPUT_PORT_TYPE
o_Output[22] <= i_num2[5].DB_MAX_OUTPUT_PORT_TYPE
o_Output[23] <= i_num2[4].DB_MAX_OUTPUT_PORT_TYPE
o_Output[24] <= i_num2[3].DB_MAX_OUTPUT_PORT_TYPE
o_Output[25] <= i_num2[2].DB_MAX_OUTPUT_PORT_TYPE
o_Output[26] <= i_num2[1].DB_MAX_OUTPUT_PORT_TYPE
o_Output[27] <= i_num2[0].DB_MAX_OUTPUT_PORT_TYPE
o_Output[28] <= i_num1[3].DB_MAX_OUTPUT_PORT_TYPE
o_Output[29] <= i_num1[2].DB_MAX_OUTPUT_PORT_TYPE
o_Output[30] <= i_num1[1].DB_MAX_OUTPUT_PORT_TYPE
o_Output[31] <= i_num1[0].DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|TopShifter:inst3
i_Input[0] => o_Output[2].DATAIN
i_Input[1] => o_Output[3].DATAIN
i_Input[2] => o_Output[4].DATAIN
i_Input[3] => o_Output[5].DATAIN
i_Input[4] => o_Output[6].DATAIN
i_Input[5] => o_Output[7].DATAIN
i_Input[6] => o_Output[8].DATAIN
i_Input[7] => o_Output[9].DATAIN
i_Input[8] => o_Output[10].DATAIN
i_Input[9] => o_Output[11].DATAIN
i_Input[10] => o_Output[12].DATAIN
i_Input[11] => o_Output[13].DATAIN
i_Input[12] => o_Output[14].DATAIN
i_Input[13] => o_Output[15].DATAIN
i_Input[14] => o_Output[16].DATAIN
i_Input[15] => o_Output[17].DATAIN
i_Input[16] => o_Output[18].DATAIN
i_Input[17] => o_Output[19].DATAIN
i_Input[18] => o_Output[20].DATAIN
i_Input[19] => o_Output[21].DATAIN
i_Input[20] => o_Output[22].DATAIN
i_Input[21] => o_Output[23].DATAIN
i_Input[22] => o_Output[24].DATAIN
i_Input[23] => o_Output[25].DATAIN
i_Input[24] => o_Output[26].DATAIN
i_Input[25] => o_Output[27].DATAIN
o_Output[0] <= <GND>
o_Output[1] <= <GND>
o_Output[2] <= i_Input[0].DB_MAX_OUTPUT_PORT_TYPE
o_Output[3] <= i_Input[1].DB_MAX_OUTPUT_PORT_TYPE
o_Output[4] <= i_Input[2].DB_MAX_OUTPUT_PORT_TYPE
o_Output[5] <= i_Input[3].DB_MAX_OUTPUT_PORT_TYPE
o_Output[6] <= i_Input[4].DB_MAX_OUTPUT_PORT_TYPE
o_Output[7] <= i_Input[5].DB_MAX_OUTPUT_PORT_TYPE
o_Output[8] <= i_Input[6].DB_MAX_OUTPUT_PORT_TYPE
o_Output[9] <= i_Input[7].DB_MAX_OUTPUT_PORT_TYPE
o_Output[10] <= i_Input[8].DB_MAX_OUTPUT_PORT_TYPE
o_Output[11] <= i_Input[9].DB_MAX_OUTPUT_PORT_TYPE
o_Output[12] <= i_Input[10].DB_MAX_OUTPUT_PORT_TYPE
o_Output[13] <= i_Input[11].DB_MAX_OUTPUT_PORT_TYPE
o_Output[14] <= i_Input[12].DB_MAX_OUTPUT_PORT_TYPE
o_Output[15] <= i_Input[13].DB_MAX_OUTPUT_PORT_TYPE
o_Output[16] <= i_Input[14].DB_MAX_OUTPUT_PORT_TYPE
o_Output[17] <= i_Input[15].DB_MAX_OUTPUT_PORT_TYPE
o_Output[18] <= i_Input[16].DB_MAX_OUTPUT_PORT_TYPE
o_Output[19] <= i_Input[17].DB_MAX_OUTPUT_PORT_TYPE
o_Output[20] <= i_Input[18].DB_MAX_OUTPUT_PORT_TYPE
o_Output[21] <= i_Input[19].DB_MAX_OUTPUT_PORT_TYPE
o_Output[22] <= i_Input[20].DB_MAX_OUTPUT_PORT_TYPE
o_Output[23] <= i_Input[21].DB_MAX_OUTPUT_PORT_TYPE
o_Output[24] <= i_Input[22].DB_MAX_OUTPUT_PORT_TYPE
o_Output[25] <= i_Input[23].DB_MAX_OUTPUT_PORT_TYPE
o_Output[26] <= i_Input[24].DB_MAX_OUTPUT_PORT_TYPE
o_Output[27] <= i_Input[25].DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5
ReadReg1[0] => FiveBitDecoder:ReadReg1Decoder.A[0]
ReadReg1[1] => FiveBitDecoder:ReadReg1Decoder.A[1]
ReadReg1[2] => FiveBitDecoder:ReadReg1Decoder.A[2]
ReadReg1[3] => FiveBitDecoder:ReadReg1Decoder.A[3]
ReadReg1[4] => FiveBitDecoder:ReadReg1Decoder.A[4]
ReadReg2[0] => FiveBitDecoder:ReadReg2Decoder.A[0]
ReadReg2[1] => FiveBitDecoder:ReadReg2Decoder.A[1]
ReadReg2[2] => FiveBitDecoder:ReadReg2Decoder.A[2]
ReadReg2[3] => FiveBitDecoder:ReadReg2Decoder.A[3]
ReadReg2[4] => FiveBitDecoder:ReadReg2Decoder.A[4]
RegWriteControl => Gen_Registers~0.IN1
RegWriteControl => Gen_Registers~1.IN1
RegWriteControl => Gen_Registers~2.IN1
RegWriteControl => Gen_Registers~3.IN1
RegWriteControl => Gen_Registers~4.IN1
RegWriteControl => Gen_Registers~5.IN1
RegWriteControl => Gen_Registers~6.IN1
RegWriteControl => Gen_Registers~7.IN1
RegWriteControl => Gen_Registers~8.IN1
RegWriteControl => Gen_Registers~9.IN1
RegWriteControl => Gen_Registers~10.IN1
RegWriteControl => Gen_Registers~11.IN1
RegWriteControl => Gen_Registers~12.IN1
RegWriteControl => Gen_Registers~13.IN1
RegWriteControl => Gen_Registers~14.IN1
RegWriteControl => Gen_Registers~15.IN1
RegWriteControl => Gen_Registers~16.IN1
RegWriteControl => Gen_Registers~17.IN1
RegWriteControl => Gen_Registers~18.IN1
RegWriteControl => Gen_Registers~19.IN1
RegWriteControl => Gen_Registers~20.IN1
RegWriteControl => Gen_Registers~21.IN1
RegWriteControl => Gen_Registers~22.IN1
RegWriteControl => Gen_Registers~23.IN1
RegWriteControl => Gen_Registers~24.IN1
RegWriteControl => Gen_Registers~25.IN1
RegWriteControl => Gen_Registers~26.IN1
RegWriteControl => Gen_Registers~27.IN1
RegWriteControl => Gen_Registers~28.IN1
RegWriteControl => Gen_Registers~29.IN1
RegWriteControl => Gen_Registers~30.IN1
RegWriteControl => Gen_Registers~31.IN1
WriteReg[0] => FiveBitDecoder:WriteRegDecoder.A[0]
WriteReg[1] => FiveBitDecoder:WriteRegDecoder.A[1]
WriteReg[2] => FiveBitDecoder:WriteRegDecoder.A[2]
WriteReg[3] => FiveBitDecoder:WriteRegDecoder.A[3]
WriteReg[4] => FiveBitDecoder:WriteRegDecoder.A[4]
WriteData[0] => eightBitRegister:Gen_Registers:0:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:1:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:2:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:3:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:4:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:5:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:6:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:7:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:8:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:9:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:10:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:11:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:12:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:13:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:14:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:15:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:16:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:17:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:18:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:19:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:20:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:21:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:22:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:23:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:24:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:25:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:26:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:27:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:28:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:29:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:30:reg.i_load[0]
WriteData[0] => eightBitRegister:Gen_Registers:31:reg.i_load[0]
WriteData[1] => eightBitRegister:Gen_Registers:0:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:1:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:2:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:3:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:4:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:5:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:6:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:7:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:8:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:9:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:10:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:11:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:12:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:13:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:14:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:15:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:16:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:17:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:18:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:19:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:20:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:21:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:22:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:23:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:24:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:25:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:26:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:27:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:28:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:29:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:30:reg.i_load[1]
WriteData[1] => eightBitRegister:Gen_Registers:31:reg.i_load[1]
WriteData[2] => eightBitRegister:Gen_Registers:0:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:1:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:2:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:3:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:4:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:5:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:6:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:7:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:8:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:9:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:10:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:11:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:12:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:13:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:14:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:15:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:16:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:17:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:18:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:19:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:20:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:21:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:22:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:23:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:24:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:25:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:26:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:27:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:28:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:29:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:30:reg.i_load[2]
WriteData[2] => eightBitRegister:Gen_Registers:31:reg.i_load[2]
WriteData[3] => eightBitRegister:Gen_Registers:0:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:1:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:2:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:3:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:4:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:5:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:6:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:7:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:8:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:9:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:10:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:11:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:12:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:13:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:14:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:15:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:16:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:17:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:18:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:19:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:20:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:21:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:22:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:23:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:24:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:25:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:26:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:27:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:28:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:29:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:30:reg.i_load[3]
WriteData[3] => eightBitRegister:Gen_Registers:31:reg.i_load[3]
WriteData[4] => eightBitRegister:Gen_Registers:0:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:1:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:2:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:3:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:4:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:5:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:6:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:7:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:8:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:9:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:10:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:11:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:12:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:13:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:14:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:15:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:16:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:17:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:18:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:19:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:20:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:21:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:22:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:23:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:24:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:25:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:26:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:27:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:28:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:29:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:30:reg.i_load[4]
WriteData[4] => eightBitRegister:Gen_Registers:31:reg.i_load[4]
WriteData[5] => eightBitRegister:Gen_Registers:0:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:1:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:2:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:3:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:4:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:5:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:6:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:7:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:8:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:9:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:10:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:11:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:12:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:13:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:14:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:15:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:16:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:17:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:18:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:19:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:20:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:21:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:22:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:23:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:24:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:25:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:26:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:27:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:28:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:29:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:30:reg.i_load[5]
WriteData[5] => eightBitRegister:Gen_Registers:31:reg.i_load[5]
WriteData[6] => eightBitRegister:Gen_Registers:0:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:1:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:2:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:3:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:4:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:5:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:6:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:7:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:8:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:9:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:10:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:11:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:12:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:13:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:14:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:15:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:16:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:17:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:18:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:19:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:20:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:21:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:22:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:23:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:24:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:25:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:26:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:27:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:28:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:29:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:30:reg.i_load[6]
WriteData[6] => eightBitRegister:Gen_Registers:31:reg.i_load[6]
WriteData[7] => eightBitRegister:Gen_Registers:0:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:1:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:2:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:3:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:4:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:5:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:6:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:7:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:8:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:9:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:10:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:11:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:12:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:13:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:14:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:15:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:16:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:17:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:18:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:19:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:20:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:21:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:22:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:23:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:24:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:25:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:26:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:27:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:28:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:29:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:30:reg.i_load[7]
WriteData[7] => eightBitRegister:Gen_Registers:31:reg.i_load[7]
i_reset => eightBitRegister:Gen_Registers:0:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:1:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:2:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:3:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:4:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:5:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:6:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:7:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:8:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:9:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:10:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:11:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:12:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:13:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:14:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:15:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:16:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:17:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:18:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:19:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:20:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:21:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:22:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:23:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:24:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:25:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:26:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:27:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:28:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:29:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:30:reg.i_reset
i_reset => eightBitRegister:Gen_Registers:31:reg.i_reset
i_clock => eightBitRegister:Gen_Registers:0:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:1:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:2:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:3:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:4:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:5:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:6:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:7:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:8:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:9:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:10:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:11:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:12:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:13:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:14:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:15:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:16:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:17:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:18:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:19:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:20:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:21:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:22:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:23:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:24:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:25:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:26:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:27:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:28:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:29:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:30:reg.i_clock
i_clock => eightBitRegister:Gen_Registers:31:reg.i_clock
ReadData1[0] <= ReadData1~30.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[1] <= ReadData1~61.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[2] <= ReadData1~92.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[3] <= ReadData1~123.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[4] <= ReadData1~154.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[5] <= ReadData1~185.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[6] <= ReadData1~216.DB_MAX_OUTPUT_PORT_TYPE
ReadData1[7] <= ReadData1~247.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[0] <= ReadData2~30.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[1] <= ReadData2~61.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[2] <= ReadData2~92.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[3] <= ReadData2~123.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[4] <= ReadData2~154.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[5] <= ReadData2~185.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[6] <= ReadData2~216.DB_MAX_OUTPUT_PORT_TYPE
ReadData2[7] <= ReadData2~247.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|FiveBitDecoder:ReadReg1Decoder
A[0] => output~2.IN1
A[0] => output~6.IN1
A[0] => output~9.IN1
A[0] => output~14.IN1
A[0] => output~17.IN1
A[0] => output~21.IN1
A[0] => output~24.IN1
A[0] => output~29.IN1
A[0] => output~32.IN1
A[0] => output~36.IN1
A[0] => output~39.IN1
A[0] => output~44.IN1
A[0] => output~47.IN1
A[0] => output~51.IN1
A[0] => output~54.IN1
A[0] => output~59.IN1
A[0] => output~0.IN1
A[0] => output~3.IN1
A[0] => output~7.IN1
A[0] => output~10.IN1
A[0] => output~15.IN1
A[0] => output~18.IN1
A[0] => output~22.IN1
A[0] => output~25.IN1
A[0] => output~30.IN1
A[0] => output~33.IN1
A[0] => output~37.IN1
A[0] => output~40.IN1
A[0] => output~45.IN1
A[0] => output~48.IN1
A[0] => output~52.IN1
A[0] => output~55.IN1
A[1] => output~5.IN1
A[1] => output~13.IN1
A[1] => output~20.IN1
A[1] => output~28.IN1
A[1] => output~35.IN1
A[1] => output~43.IN1
A[1] => output~50.IN1
A[1] => output~58.IN1
A[1] => output~1.IN1
A[1] => output~8.IN1
A[1] => output~16.IN1
A[1] => output~23.IN1
A[1] => output~31.IN1
A[1] => output~38.IN1
A[1] => output~46.IN1
A[1] => output~53.IN1
A[2] => output~12.IN1
A[2] => output~27.IN1
A[2] => output~42.IN1
A[2] => output~57.IN1
A[2] => output~4.IN1
A[2] => output~19.IN1
A[2] => output~34.IN1
A[2] => output~49.IN1
A[3] => output~26.IN0
A[3] => output~56.IN0
A[3] => output~11.IN0
A[3] => output~41.IN0
A[4] => output~41.IN1
A[4] => output~56.IN1
A[4] => output~11.IN1
A[4] => output~26.IN1
output[0] <= output~0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~3.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~7.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~10.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output~15.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output~17.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output~18.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output~21.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output~22.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output~24.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output~25.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output~29.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output~30.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output~32.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output~33.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output~36.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output~37.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output~39.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output~40.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output~44.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output~45.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output~47.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output~48.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output~51.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output~52.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output~54.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output~55.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output~59.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|FiveBitDecoder:ReadReg2Decoder
A[0] => output~2.IN1
A[0] => output~6.IN1
A[0] => output~9.IN1
A[0] => output~14.IN1
A[0] => output~17.IN1
A[0] => output~21.IN1
A[0] => output~24.IN1
A[0] => output~29.IN1
A[0] => output~32.IN1
A[0] => output~36.IN1
A[0] => output~39.IN1
A[0] => output~44.IN1
A[0] => output~47.IN1
A[0] => output~51.IN1
A[0] => output~54.IN1
A[0] => output~59.IN1
A[0] => output~0.IN1
A[0] => output~3.IN1
A[0] => output~7.IN1
A[0] => output~10.IN1
A[0] => output~15.IN1
A[0] => output~18.IN1
A[0] => output~22.IN1
A[0] => output~25.IN1
A[0] => output~30.IN1
A[0] => output~33.IN1
A[0] => output~37.IN1
A[0] => output~40.IN1
A[0] => output~45.IN1
A[0] => output~48.IN1
A[0] => output~52.IN1
A[0] => output~55.IN1
A[1] => output~5.IN1
A[1] => output~13.IN1
A[1] => output~20.IN1
A[1] => output~28.IN1
A[1] => output~35.IN1
A[1] => output~43.IN1
A[1] => output~50.IN1
A[1] => output~58.IN1
A[1] => output~1.IN1
A[1] => output~8.IN1
A[1] => output~16.IN1
A[1] => output~23.IN1
A[1] => output~31.IN1
A[1] => output~38.IN1
A[1] => output~46.IN1
A[1] => output~53.IN1
A[2] => output~12.IN1
A[2] => output~27.IN1
A[2] => output~42.IN1
A[2] => output~57.IN1
A[2] => output~4.IN1
A[2] => output~19.IN1
A[2] => output~34.IN1
A[2] => output~49.IN1
A[3] => output~26.IN0
A[3] => output~56.IN0
A[3] => output~11.IN0
A[3] => output~41.IN0
A[4] => output~41.IN1
A[4] => output~56.IN1
A[4] => output~11.IN1
A[4] => output~26.IN1
output[0] <= output~0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~3.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~7.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~10.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output~15.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output~17.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output~18.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output~21.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output~22.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output~24.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output~25.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output~29.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output~30.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output~32.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output~33.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output~36.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output~37.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output~39.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output~40.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output~44.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output~45.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output~47.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output~48.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output~51.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output~52.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output~54.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output~55.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output~59.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|FiveBitDecoder:WriteRegDecoder
A[0] => output~2.IN1
A[0] => output~6.IN1
A[0] => output~9.IN1
A[0] => output~14.IN1
A[0] => output~17.IN1
A[0] => output~21.IN1
A[0] => output~24.IN1
A[0] => output~29.IN1
A[0] => output~32.IN1
A[0] => output~36.IN1
A[0] => output~39.IN1
A[0] => output~44.IN1
A[0] => output~47.IN1
A[0] => output~51.IN1
A[0] => output~54.IN1
A[0] => output~59.IN1
A[0] => output~0.IN1
A[0] => output~3.IN1
A[0] => output~7.IN1
A[0] => output~10.IN1
A[0] => output~15.IN1
A[0] => output~18.IN1
A[0] => output~22.IN1
A[0] => output~25.IN1
A[0] => output~30.IN1
A[0] => output~33.IN1
A[0] => output~37.IN1
A[0] => output~40.IN1
A[0] => output~45.IN1
A[0] => output~48.IN1
A[0] => output~52.IN1
A[0] => output~55.IN1
A[1] => output~5.IN1
A[1] => output~13.IN1
A[1] => output~20.IN1
A[1] => output~28.IN1
A[1] => output~35.IN1
A[1] => output~43.IN1
A[1] => output~50.IN1
A[1] => output~58.IN1
A[1] => output~1.IN1
A[1] => output~8.IN1
A[1] => output~16.IN1
A[1] => output~23.IN1
A[1] => output~31.IN1
A[1] => output~38.IN1
A[1] => output~46.IN1
A[1] => output~53.IN1
A[2] => output~12.IN1
A[2] => output~27.IN1
A[2] => output~42.IN1
A[2] => output~57.IN1
A[2] => output~4.IN1
A[2] => output~19.IN1
A[2] => output~34.IN1
A[2] => output~49.IN1
A[3] => output~26.IN0
A[3] => output~56.IN0
A[3] => output~11.IN0
A[3] => output~41.IN0
A[4] => output~41.IN1
A[4] => output~56.IN1
A[4] => output~11.IN1
A[4] => output~26.IN1
output[0] <= output~0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output~2.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output~3.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output~6.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output~7.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output~9.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output~10.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output~14.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output~15.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output~17.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output~18.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output~21.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output~22.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output~24.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output~25.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output~29.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output~30.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output~32.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output~33.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output~36.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output~37.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output~39.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output~40.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output~44.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output~45.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output~47.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output~48.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output~51.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output~52.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output~54.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output~55.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output~59.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:0:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:0:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:0:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:0:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:0:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:0:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:0:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:0:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:0:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:1:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:1:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:1:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:1:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:1:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:1:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:1:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:1:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:1:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:2:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:2:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:2:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:2:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:2:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:2:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:2:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:2:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:2:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:3:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:3:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:3:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:3:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:3:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:3:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:3:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:3:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:3:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:4:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:4:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:4:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:4:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:4:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:4:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:4:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:4:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:4:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:5:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:5:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:5:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:5:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:5:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:5:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:5:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:5:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:5:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:6:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:6:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:6:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:6:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:6:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:6:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:6:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:6:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:6:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:7:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:7:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:7:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:7:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:7:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:7:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:7:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:7:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:7:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:8:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:8:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:8:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:8:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:8:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:8:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:8:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:8:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:8:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:9:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:9:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:9:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:9:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:9:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:9:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:9:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:9:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:9:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:10:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:10:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:10:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:10:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:10:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:10:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:10:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:10:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:10:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:11:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:11:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:11:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:11:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:11:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:11:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:11:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:11:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:11:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:12:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:12:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:12:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:12:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:12:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:12:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:12:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:12:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:12:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:13:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:13:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:13:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:13:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:13:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:13:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:13:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:13:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:13:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:14:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:14:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:14:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:14:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:14:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:14:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:14:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:14:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:14:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:15:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:15:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:15:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:15:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:15:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:15:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:15:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:15:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:15:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:16:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:16:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:16:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:16:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:16:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:16:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:16:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:16:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:16:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:17:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:17:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:17:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:17:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:17:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:17:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:17:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:17:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:17:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:18:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:18:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:18:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:18:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:18:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:18:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:18:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:18:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:18:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:19:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:19:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:19:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:19:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:19:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:19:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:19:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:19:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:19:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:20:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:20:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:20:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:20:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:20:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:20:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:20:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:20:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:20:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:21:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:21:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:21:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:21:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:21:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:21:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:21:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:21:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:21:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:22:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:22:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:22:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:22:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:22:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:22:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:22:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:22:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:22:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:23:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:23:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:23:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:23:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:23:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:23:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:23:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:23:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:23:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:24:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:24:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:24:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:24:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:24:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:24:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:24:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:24:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:24:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:25:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:25:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:25:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:25:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:25:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:25:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:25:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:25:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:25:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:26:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:26:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:26:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:26:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:26:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:26:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:26:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:26:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:26:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:27:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:27:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:27:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:27:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:27:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:27:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:27:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:27:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:27:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:28:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:28:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:28:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:28:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:28:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:28:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:28:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:28:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:28:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:29:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:29:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:29:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:29:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:29:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:29:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:29:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:29:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:29:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:30:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:30:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:30:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:30:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:30:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:30:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:30:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:30:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:30:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:31:reg
i_load[0] => DFlipFlopASR:dFlipFlop0.i_d
i_load[1] => DFlipFlopASR:dFlipFlop1.i_d
i_load[2] => DFlipFlopASR:dFlipFlop2.i_d
i_load[3] => DFlipFlopASR:dFlipFlop3.i_d
i_load[4] => DFlipFlopASR:dFlipFlop4.i_d
i_load[5] => DFlipFlopASR:dFlipFlop5.i_d
i_load[6] => DFlipFlopASR:dFlipFlop6.i_d
i_load[7] => DFlipFlopASR:dFlipFlop7.i_d
i_reset => DFlipFlopASR:dFlipFlop0.i_clear
i_reset => DFlipFlopASR:dFlipFlop1.i_clear
i_reset => DFlipFlopASR:dFlipFlop2.i_clear
i_reset => DFlipFlopASR:dFlipFlop3.i_clear
i_reset => DFlipFlopASR:dFlipFlop4.i_clear
i_reset => DFlipFlopASR:dFlipFlop5.i_clear
i_reset => DFlipFlopASR:dFlipFlop6.i_clear
i_reset => DFlipFlopASR:dFlipFlop7.i_clear
i_clock => DFlipFlopASR:dFlipFlop0.i_clock
i_clock => DFlipFlopASR:dFlipFlop1.i_clock
i_clock => DFlipFlopASR:dFlipFlop2.i_clock
i_clock => DFlipFlopASR:dFlipFlop3.i_clock
i_clock => DFlipFlopASR:dFlipFlop4.i_clock
i_clock => DFlipFlopASR:dFlipFlop5.i_clock
i_clock => DFlipFlopASR:dFlipFlop6.i_clock
i_clock => DFlipFlopASR:dFlipFlop7.i_clock
i_enable => DFlipFlopASR:dFlipFlop0.i_enable
i_enable => DFlipFlopASR:dFlipFlop1.i_enable
i_enable => DFlipFlopASR:dFlipFlop2.i_enable
i_enable => DFlipFlopASR:dFlipFlop3.i_enable
i_enable => DFlipFlopASR:dFlipFlop4.i_enable
i_enable => DFlipFlopASR:dFlipFlop5.i_enable
i_enable => DFlipFlopASR:dFlipFlop6.i_enable
i_enable => DFlipFlopASR:dFlipFlop7.i_enable
o[0] <= DFlipFlopASR:dFlipFlop0.o_q
o[1] <= DFlipFlopASR:dFlipFlop1.o_q
o[2] <= DFlipFlopASR:dFlipFlop2.o_q
o[3] <= DFlipFlopASR:dFlipFlop3.o_q
o[4] <= DFlipFlopASR:dFlipFlop4.o_q
o[5] <= DFlipFlopASR:dFlipFlop5.o_q
o[6] <= DFlipFlopASR:dFlipFlop6.o_q
o[7] <= DFlipFlopASR:dFlipFlop7.o_q


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:31:reg|DFlipFlopASR:dFlipFlop0
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:31:reg|DFlipFlopASR:dFlipFlop1
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:31:reg|DFlipFlopASR:dFlipFlop2
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:31:reg|DFlipFlopASR:dFlipFlop3
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:31:reg|DFlipFlopASR:dFlipFlop4
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:31:reg|DFlipFlopASR:dFlipFlop5
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:31:reg|DFlipFlopASR:dFlipFlop6
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|RegistersBlock:inst5|eightBitRegister:\Gen_Registers:31:reg|DFlipFlopASR:dFlipFlop7
i_set => int_n0~0.IN0
i_set => int_n4~0.IN0
i_d => int_d~1.IN0
i_enable => int_d~1.IN1
i_enable => int_d~0.IN0
i_clock => int_n1~0.IN1
i_clock => int_n2~0.IN0
i_clear => int_n1~1.IN1
i_clear => int_n3~1.IN1
i_clear => int_n5~1.IN1
o_q <= o_q~0.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_n5~1.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst13
i_sel => TwoOneMultiplex:nMux:0:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:1:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:2:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:3:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:4:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:5:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:6:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:7:Mux8Bit_K.sel
in0[0] => TwoOneMultiplex:nMux:0:Mux8Bit_K.in0
in0[1] => TwoOneMultiplex:nMux:1:Mux8Bit_K.in0
in0[2] => TwoOneMultiplex:nMux:2:Mux8Bit_K.in0
in0[3] => TwoOneMultiplex:nMux:3:Mux8Bit_K.in0
in0[4] => TwoOneMultiplex:nMux:4:Mux8Bit_K.in0
in0[5] => TwoOneMultiplex:nMux:5:Mux8Bit_K.in0
in0[6] => TwoOneMultiplex:nMux:6:Mux8Bit_K.in0
in0[7] => TwoOneMultiplex:nMux:7:Mux8Bit_K.in0
in1[0] => TwoOneMultiplex:nMux:0:Mux8Bit_K.in1
in1[1] => TwoOneMultiplex:nMux:1:Mux8Bit_K.in1
in1[2] => TwoOneMultiplex:nMux:2:Mux8Bit_K.in1
in1[3] => TwoOneMultiplex:nMux:3:Mux8Bit_K.in1
in1[4] => TwoOneMultiplex:nMux:4:Mux8Bit_K.in1
in1[5] => TwoOneMultiplex:nMux:5:Mux8Bit_K.in1
in1[6] => TwoOneMultiplex:nMux:6:Mux8Bit_K.in1
in1[7] => TwoOneMultiplex:nMux:7:Mux8Bit_K.in1
o_c[0] <= TwoOneMultiplex:nMux:0:Mux8Bit_K.muxOut
o_c[1] <= TwoOneMultiplex:nMux:1:Mux8Bit_K.muxOut
o_c[2] <= TwoOneMultiplex:nMux:2:Mux8Bit_K.muxOut
o_c[3] <= TwoOneMultiplex:nMux:3:Mux8Bit_K.muxOut
o_c[4] <= TwoOneMultiplex:nMux:4:Mux8Bit_K.muxOut
o_c[5] <= TwoOneMultiplex:nMux:5:Mux8Bit_K.muxOut
o_c[6] <= TwoOneMultiplex:nMux:6:Mux8Bit_K.muxOut
o_c[7] <= TwoOneMultiplex:nMux:7:Mux8Bit_K.muxOut


|SingleCycleProcessor|Mux8Bit:inst13|TwoOneMultiplex:\nMux:0:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst13|TwoOneMultiplex:\nMux:1:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst13|TwoOneMultiplex:\nMux:2:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst13|TwoOneMultiplex:\nMux:3:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst13|TwoOneMultiplex:\nMux:4:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst13|TwoOneMultiplex:\nMux:5:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst13|TwoOneMultiplex:\nMux:6:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst13|TwoOneMultiplex:\nMux:7:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|sram:inst11
data[0] => LPM_RAM_DP:ram0.data[0]
data[1] => LPM_RAM_DP:ram0.data[1]
data[2] => LPM_RAM_DP:ram0.data[2]
data[3] => LPM_RAM_DP:ram0.data[3]
data[4] => LPM_RAM_DP:ram0.data[4]
data[5] => LPM_RAM_DP:ram0.data[5]
data[6] => LPM_RAM_DP:ram0.data[6]
data[7] => LPM_RAM_DP:ram0.data[7]
address[0] => LPM_RAM_DP:ram0.rdaddress[0]
address[0] => LPM_RAM_DP:ram0.wraddress[0]
address[1] => LPM_RAM_DP:ram0.rdaddress[1]
address[1] => LPM_RAM_DP:ram0.wraddress[1]
address[2] => LPM_RAM_DP:ram0.rdaddress[2]
address[2] => LPM_RAM_DP:ram0.wraddress[2]
address[3] => LPM_RAM_DP:ram0.rdaddress[3]
address[3] => LPM_RAM_DP:ram0.wraddress[3]
address[4] => LPM_RAM_DP:ram0.rdaddress[4]
address[4] => LPM_RAM_DP:ram0.wraddress[4]
address[5] => LPM_RAM_DP:ram0.rdaddress[5]
address[5] => LPM_RAM_DP:ram0.wraddress[5]
address[6] => LPM_RAM_DP:ram0.rdaddress[6]
address[6] => LPM_RAM_DP:ram0.wraddress[6]
address[7] => LPM_RAM_DP:ram0.rdaddress[7]
address[7] => LPM_RAM_DP:ram0.wraddress[7]
wren => LPM_RAM_DP:ram0.wren
clk => LPM_RAM_DP:ram0.rdclock
clk => LPM_RAM_DP:ram0.wrclock
q[0] <= LPM_RAM_DP:ram0.q[0]
q[1] <= LPM_RAM_DP:ram0.q[1]
q[2] <= LPM_RAM_DP:ram0.q[2]
q[3] <= LPM_RAM_DP:ram0.q[3]
q[4] <= LPM_RAM_DP:ram0.q[4]
q[5] <= LPM_RAM_DP:ram0.q[5]
q[6] <= LPM_RAM_DP:ram0.q[6]
q[7] <= LPM_RAM_DP:ram0.q[7]


|SingleCycleProcessor|sram:inst11|LPM_RAM_DP:ram0
data[0] => altdpram:sram.data[0]
data[1] => altdpram:sram.data[1]
data[2] => altdpram:sram.data[2]
data[3] => altdpram:sram.data[3]
data[4] => altdpram:sram.data[4]
data[5] => altdpram:sram.data[5]
data[6] => altdpram:sram.data[6]
data[7] => altdpram:sram.data[7]
rdaddress[0] => altdpram:sram.rdaddress[0]
rdaddress[1] => altdpram:sram.rdaddress[1]
rdaddress[2] => altdpram:sram.rdaddress[2]
rdaddress[3] => altdpram:sram.rdaddress[3]
rdaddress[4] => altdpram:sram.rdaddress[4]
rdaddress[5] => altdpram:sram.rdaddress[5]
rdaddress[6] => altdpram:sram.rdaddress[6]
rdaddress[7] => altdpram:sram.rdaddress[7]
wraddress[0] => altdpram:sram.wraddress[0]
wraddress[1] => altdpram:sram.wraddress[1]
wraddress[2] => altdpram:sram.wraddress[2]
wraddress[3] => altdpram:sram.wraddress[3]
wraddress[4] => altdpram:sram.wraddress[4]
wraddress[5] => altdpram:sram.wraddress[5]
wraddress[6] => altdpram:sram.wraddress[6]
wraddress[7] => altdpram:sram.wraddress[7]
rdclock => altdpram:sram.outclock
rdclken => ~NO_FANOUT~
wrclock => altdpram:sram.inclock
wrclken => ~NO_FANOUT~
rden => ~NO_FANOUT~
wren => altdpram:sram.wren
q[0] <= altdpram:sram.q[0]
q[1] <= altdpram:sram.q[1]
q[2] <= altdpram:sram.q[2]
q[3] <= altdpram:sram.q[3]
q[4] <= altdpram:sram.q[4]
q[5] <= altdpram:sram.q[5]
q[6] <= altdpram:sram.q[6]
q[7] <= altdpram:sram.q[7]


|SingleCycleProcessor|sram:inst11|LPM_RAM_DP:ram0|altdpram:sram
wren => altsyncram:ram_block.wren_a
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
wraddress[0] => altsyncram:ram_block.address_a[0]
wraddress[1] => altsyncram:ram_block.address_a[1]
wraddress[2] => altsyncram:ram_block.address_a[2]
wraddress[3] => altsyncram:ram_block.address_a[3]
wraddress[4] => altsyncram:ram_block.address_a[4]
wraddress[5] => altsyncram:ram_block.address_a[5]
wraddress[6] => altsyncram:ram_block.address_a[6]
wraddress[7] => altsyncram:ram_block.address_a[7]
inclock => altsyncram:ram_block.clock0
inclocken => ~NO_FANOUT~
rden => ~NO_FANOUT~
rdaddress[0] => altsyncram:ram_block.address_b[0]
rdaddress[1] => altsyncram:ram_block.address_b[1]
rdaddress[2] => altsyncram:ram_block.address_b[2]
rdaddress[3] => altsyncram:ram_block.address_b[3]
rdaddress[4] => altsyncram:ram_block.address_b[4]
rdaddress[5] => altsyncram:ram_block.address_b[5]
rdaddress[6] => altsyncram:ram_block.address_b[6]
rdaddress[7] => altsyncram:ram_block.address_b[7]
outclock => altsyncram:ram_block.clock1
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= altsyncram:ram_block.q_b[0]
q[1] <= altsyncram:ram_block.q_b[1]
q[2] <= altsyncram:ram_block.q_b[2]
q[3] <= altsyncram:ram_block.q_b[3]
q[4] <= altsyncram:ram_block.q_b[4]
q[5] <= altsyncram:ram_block.q_b[5]
q[6] <= altsyncram:ram_block.q_b[6]
q[7] <= altsyncram:ram_block.q_b[7]


|SingleCycleProcessor|sram:inst11|LPM_RAM_DP:ram0|altdpram:sram|altsyncram:ram_block
wren_a => altsyncram_ujq1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ujq1:auto_generated.data_a[0]
data_a[1] => altsyncram_ujq1:auto_generated.data_a[1]
data_a[2] => altsyncram_ujq1:auto_generated.data_a[2]
data_a[3] => altsyncram_ujq1:auto_generated.data_a[3]
data_a[4] => altsyncram_ujq1:auto_generated.data_a[4]
data_a[5] => altsyncram_ujq1:auto_generated.data_a[5]
data_a[6] => altsyncram_ujq1:auto_generated.data_a[6]
data_a[7] => altsyncram_ujq1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_ujq1:auto_generated.address_a[0]
address_a[1] => altsyncram_ujq1:auto_generated.address_a[1]
address_a[2] => altsyncram_ujq1:auto_generated.address_a[2]
address_a[3] => altsyncram_ujq1:auto_generated.address_a[3]
address_a[4] => altsyncram_ujq1:auto_generated.address_a[4]
address_a[5] => altsyncram_ujq1:auto_generated.address_a[5]
address_a[6] => altsyncram_ujq1:auto_generated.address_a[6]
address_a[7] => altsyncram_ujq1:auto_generated.address_a[7]
address_b[0] => altsyncram_ujq1:auto_generated.address_b[0]
address_b[1] => altsyncram_ujq1:auto_generated.address_b[1]
address_b[2] => altsyncram_ujq1:auto_generated.address_b[2]
address_b[3] => altsyncram_ujq1:auto_generated.address_b[3]
address_b[4] => altsyncram_ujq1:auto_generated.address_b[4]
address_b[5] => altsyncram_ujq1:auto_generated.address_b[5]
address_b[6] => altsyncram_ujq1:auto_generated.address_b[6]
address_b[7] => altsyncram_ujq1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ujq1:auto_generated.clock0
clock1 => altsyncram_ujq1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_ujq1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ujq1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ujq1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ujq1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ujq1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ujq1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ujq1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ujq1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SingleCycleProcessor|sram:inst11|LPM_RAM_DP:ram0|altdpram:sram|altsyncram:ram_block|altsyncram_ujq1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|SingleCycleProcessor|Mux5Bit:inst23
i_sel => TwoOneMultiplex:nMux:0:Mux5Bit_K.sel
i_sel => TwoOneMultiplex:nMux:1:Mux5Bit_K.sel
i_sel => TwoOneMultiplex:nMux:2:Mux5Bit_K.sel
i_sel => TwoOneMultiplex:nMux:3:Mux5Bit_K.sel
i_sel => TwoOneMultiplex:nMux:4:Mux5Bit_K.sel
in0[0] => TwoOneMultiplex:nMux:0:Mux5Bit_K.in0
in0[1] => TwoOneMultiplex:nMux:1:Mux5Bit_K.in0
in0[2] => TwoOneMultiplex:nMux:2:Mux5Bit_K.in0
in0[3] => TwoOneMultiplex:nMux:3:Mux5Bit_K.in0
in0[4] => TwoOneMultiplex:nMux:4:Mux5Bit_K.in0
in1[0] => TwoOneMultiplex:nMux:0:Mux5Bit_K.in1
in1[1] => TwoOneMultiplex:nMux:1:Mux5Bit_K.in1
in1[2] => TwoOneMultiplex:nMux:2:Mux5Bit_K.in1
in1[3] => TwoOneMultiplex:nMux:3:Mux5Bit_K.in1
in1[4] => TwoOneMultiplex:nMux:4:Mux5Bit_K.in1
o_c[0] <= TwoOneMultiplex:nMux:0:Mux5Bit_K.muxOut
o_c[1] <= TwoOneMultiplex:nMux:1:Mux5Bit_K.muxOut
o_c[2] <= TwoOneMultiplex:nMux:2:Mux5Bit_K.muxOut
o_c[3] <= TwoOneMultiplex:nMux:3:Mux5Bit_K.muxOut
o_c[4] <= TwoOneMultiplex:nMux:4:Mux5Bit_K.muxOut


|SingleCycleProcessor|Mux5Bit:inst23|TwoOneMultiplex:\nMux:0:Mux5Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux5Bit:inst23|TwoOneMultiplex:\nMux:1:Mux5Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux5Bit:inst23|TwoOneMultiplex:\nMux:2:Mux5Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux5Bit:inst23|TwoOneMultiplex:\nMux:3:Mux5Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux5Bit:inst23|TwoOneMultiplex:\nMux:4:Mux5Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst16
i_sel => TwoOneMultiplex:nMux:0:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:1:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:2:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:3:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:4:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:5:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:6:Mux8Bit_K.sel
i_sel => TwoOneMultiplex:nMux:7:Mux8Bit_K.sel
in0[0] => TwoOneMultiplex:nMux:0:Mux8Bit_K.in0
in0[1] => TwoOneMultiplex:nMux:1:Mux8Bit_K.in0
in0[2] => TwoOneMultiplex:nMux:2:Mux8Bit_K.in0
in0[3] => TwoOneMultiplex:nMux:3:Mux8Bit_K.in0
in0[4] => TwoOneMultiplex:nMux:4:Mux8Bit_K.in0
in0[5] => TwoOneMultiplex:nMux:5:Mux8Bit_K.in0
in0[6] => TwoOneMultiplex:nMux:6:Mux8Bit_K.in0
in0[7] => TwoOneMultiplex:nMux:7:Mux8Bit_K.in0
in1[0] => TwoOneMultiplex:nMux:0:Mux8Bit_K.in1
in1[1] => TwoOneMultiplex:nMux:1:Mux8Bit_K.in1
in1[2] => TwoOneMultiplex:nMux:2:Mux8Bit_K.in1
in1[3] => TwoOneMultiplex:nMux:3:Mux8Bit_K.in1
in1[4] => TwoOneMultiplex:nMux:4:Mux8Bit_K.in1
in1[5] => TwoOneMultiplex:nMux:5:Mux8Bit_K.in1
in1[6] => TwoOneMultiplex:nMux:6:Mux8Bit_K.in1
in1[7] => TwoOneMultiplex:nMux:7:Mux8Bit_K.in1
o_c[0] <= TwoOneMultiplex:nMux:0:Mux8Bit_K.muxOut
o_c[1] <= TwoOneMultiplex:nMux:1:Mux8Bit_K.muxOut
o_c[2] <= TwoOneMultiplex:nMux:2:Mux8Bit_K.muxOut
o_c[3] <= TwoOneMultiplex:nMux:3:Mux8Bit_K.muxOut
o_c[4] <= TwoOneMultiplex:nMux:4:Mux8Bit_K.muxOut
o_c[5] <= TwoOneMultiplex:nMux:5:Mux8Bit_K.muxOut
o_c[6] <= TwoOneMultiplex:nMux:6:Mux8Bit_K.muxOut
o_c[7] <= TwoOneMultiplex:nMux:7:Mux8Bit_K.muxOut


|SingleCycleProcessor|Mux8Bit:inst16|TwoOneMultiplex:\nMux:0:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst16|TwoOneMultiplex:\nMux:1:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst16|TwoOneMultiplex:\nMux:2:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst16|TwoOneMultiplex:\nMux:3:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst16|TwoOneMultiplex:\nMux:4:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst16|TwoOneMultiplex:\nMux:5:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst16|TwoOneMultiplex:\nMux:6:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


|SingleCycleProcessor|Mux8Bit:inst16|TwoOneMultiplex:\nMux:7:Mux8Bit_K
sel => out1.IN0
sel => out0.IN0
in1 => out1.IN1
in0 => out0.IN1
muxOut <= muxOut~0.DB_MAX_OUTPUT_PORT_TYPE


