// Seed: 1049328977
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  input id_1;
  genvar id_3;
endmodule
module module_1 (
    output logic id_0,
    output id_1,
    output logic id_2
);
  logic id_4 = id_3;
endmodule
