0.6
2019.1
May 24 2019
15:06:07
C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/wizard_clock_10MHz/wizard_clock_10MHz.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/wizard_clock_10MHz/wizard_clock_10MHz.srcs/sim_1/new/tb_module_clock_divider.sv,1661130936,systemVerilog,,,,tb_module_clock_divider,,,../../../../wizard_clock_10MHz.srcs/sources_1/ip/clk_wiz_0_1,,,,,
C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Laboratorio_2/Repositorio/lab02-g03/wizard_clock_10MHz/wizard_clock_10MHz.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.v,1661130916,verilog,,,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,../../../../wizard_clock_10MHz.srcs/sources_1/ip/clk_wiz_0_1,,,,,
