<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/include/etiss/mm/MMU.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_83e04c3ca177271c485a7c3347046b00.html">include</a></li><li class="navelem"><a class="el" href="dir_50ea22a3da9d404e4f9dd1b278ac02a1.html">etiss</a></li><li class="navelem"><a class="el" href="dir_4071af04360549b64c7162a0aa800fb0.html">mm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MMU.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MMU_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef ETISS_INCLUDE_MM_MMU_H_</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define ETISS_INCLUDE_MM_MMU_H_</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PTE_8h.html">etiss/mm/PTE.h</a>&quot;</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PageFaultVector_8h.html">etiss/mm/PageFaultVector.h</a>&quot;</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TLB_8h.html">etiss/mm/TLB.h</a>&quot;</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Plugin_8h.html">etiss/Plugin.h</a>&quot;</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceetiss.html">etiss</a></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;{</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">namespace </span>mm</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> <a class="code" href="namespaceetiss_1_1mm.html#a776a51056abb91346b50639f7b321b2e">tlb_miss_handler</a>(<a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> fault, MMU *mmu, <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vma, <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">MM_ACCESS</a> access);</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// int32_t tlb_full_handler(int32_t fault, MMU * mmu);</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html">   75</a></span>&#160;<span class="keyword">class </span><a class="code" href="classetiss_1_1mm_1_1MMU.html">MMU</a></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;{</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="MMU_8h.html#aa67b7b71297ff798bc494f539a8ddb1e">   78</a></span>&#160;<span class="preprocessor">#define DEFAULT_PAGE_TABLE_WALKER -15</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a2ffa390a94ac98d9c6cc97d04aa9d0c8">MMU</a>(<span class="keywordtype">bool</span> hw_ptw, std::string <a class="code" href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a>, <span class="keywordtype">bool</span> pid_enabled);</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a632a31ac20b9e1e6cc5805a957d71804">   89</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a632a31ac20b9e1e6cc5805a957d71804">~MMU</a>() {}</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> <a class="code" href="classetiss_1_1mm_1_1MMU.html#ad037264296f22dfa51f99887e27fb14e">Translate</a>(<span class="keyword">const</span> <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vma, <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> *<span class="keyword">const</span> pma_buf, <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">MM_ACCESS</a> access, <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> data = 0);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a3c0402ae45e53144a0f227822d877156">SignalMMU</a>(<a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> control_reg_val_);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#ae8522e93f54efc4c3ee89cd54e567562">Dump</a>();</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#ae26a6aa651456d52efc5c021b7e82b44">Init</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *cpu, <a class="code" href="structETISS__System.html">ETISS_System</a> *system);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#aa216e9b0176d5618f89875f6ed0b7882">AddTLBEntryMap</a>(<a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> phy_addr_, <a class="code" href="classetiss_1_1mm_1_1PTE.html">PTE</a> &amp;pte);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a273ddd19e3796455e70cc7e61984659c">CheckPrivilegedMode</a>() = 0;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a8261bd94e8b5370779a1fe67f3014ac4">CheckProtection</a>(<span class="keyword">const</span> <a class="code" href="classetiss_1_1mm_1_1PTE.html">PTE</a> &amp;, <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">MM_ACCESS</a> access) = 0;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a31834554e8184a41c4bb4944291ca304">  147</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a31834554e8184a41c4bb4944291ca304">WalkPageTable</a>(<a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a>, <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">MM_ACCESS</a>) { <span class="keywordflow">return</span> <a class="code" href="MMU_8h.html#aa67b7b71297ff798bc494f539a8ddb1e">DEFAULT_PAGE_TABLE_WALKER</a>; }</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a94bd0d53c264b0245dc1ec796bc6463d">  153</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a94bd0d53c264b0245dc1ec796bc6463d">UpdatePTEFlags</a>(<a class="code" href="classetiss_1_1mm_1_1PTE.html">PTE</a> &amp;, <a class="code" href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">MM_ACCESS</a>) {}</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a717bf62df88414068e620068f21d5c5c">  155</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a717bf62df88414068e620068f21d5c5c">IsTLBFull</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">tlb_</a>-&gt;IsFull(); }</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#afc49c00f949bca25eb8a12167149e00d">  157</a></span>&#160;    <a class="code" href="classetiss_1_1mm_1_1PTE.html">PTE</a> <a class="code" href="classetiss_1_1mm_1_1MMU.html#afc49c00f949bca25eb8a12167149e00d">EvictTLBEntry</a>(<span class="keyword">const</span> <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vfn) { <span class="keywordflow">return</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">tlb_</a>-&gt;EvictPTE(vfn); }</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160; </div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#ac6751f46ab3ad5b8dbb86df1877f7705">  159</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#ac6751f46ab3ad5b8dbb86df1877f7705">HasPageTableWalker</a>() { <span class="keywordflow">return</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a32d89d1837cb665c88309f4141626986">hw_page_table_walker_</a>; }</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a84901a99bc5c1bdaa8f772739638cb73">  161</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a84901a99bc5c1bdaa8f772739638cb73">IsProcessIdEnabled</a>() { <span class="keywordflow">return</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a817ca6b24f2320d37b85e67ef7b54815">pid_enabled_</a>; }</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a663ad2edb84332e9d0ccf4d02e84c8c5">  163</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a663ad2edb84332e9d0ccf4d02e84c8c5">UpdatePid</a>(<a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a> new_pid)</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    {</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classetiss_1_1mm_1_1MMU.html#a817ca6b24f2320d37b85e67ef7b54815">pid_enabled_</a>)</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            <a class="code" href="classetiss_1_1mm_1_1MMU.html#a62064426a19b6042f2561a000aa0ee55">pid_</a> = new_pid;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    }</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a00ea282dd4eca18e16405ae71d95ed51">  169</a></span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a00ea282dd4eca18e16405ae71d95ed51">GetMMUControlReg</a>() { <span class="keywordflow">return</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#abbaa39768f90880c1e8d47df3f264d9e">mmu_control_reg_val_</a>; }</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a19e66a2734c96a93ea379fa7ff5ee0d9">AddTLBEntry</a>(<span class="keyword">const</span> <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> vfn, <span class="keyword">const</span> <a class="code" href="classetiss_1_1mm_1_1PTE.html">PTE</a> &amp;pte);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a2bc4d791f01ba016b2791199d4a1468e">  173</a></span>&#160;    std::string <a class="code" href="classetiss_1_1mm_1_1MMU.html#a2bc4d791f01ba016b2791199d4a1468e">GetName</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#ad5dd670855c3b660b3bab6ffb293c120">name_</a>; }</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a2545200a9de678bdadfe8fcc6454cb0f">  175</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a2545200a9de678bdadfe8fcc6454cb0f">GetPid</a>(<a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> control_reg_val_) { <span class="keywordflow">return</span> 0; }</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a7a728d0aa967d8cee3cb04aec22058f2">  177</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a7a728d0aa967d8cee3cb04aec22058f2">cache_flush_pending</a>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keyword">protected</span>:</div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#afc3387f04983c00a618d10b2b3767eae">  180</a></span>&#160;    <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *<a class="code" href="classetiss_1_1mm_1_1MMU.html#afc3387f04983c00a618d10b2b3767eae">cpu_</a>;</div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a99974e2d6e63bef0220850839770baa2">  181</a></span>&#160;    <a class="code" href="structETISS__System.html">ETISS_System</a> *<a class="code" href="classetiss_1_1mm_1_1MMU.html#a99974e2d6e63bef0220850839770baa2">system_</a>;</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a2d3219d71fd713513f3d34e9070d04e6">  182</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a2d3219d71fd713513f3d34e9070d04e6">mmu_enabled_</a>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keyword">private</span>:</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="comment">// Resources in MMU</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">  186</a></span>&#160;    std::shared_ptr&lt;etiss::mm::TLB&lt;0&gt;&gt; <a class="code" href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">tlb_</a>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">// Map the virtual memory address (vma) of TLB entries to its own physical</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">// location for coherence</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">// NOTE: Write to TLB entries occurs rarely, so it is acceptable to evict</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">//           them directly</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#afba4553de22372a3c7955f6b94b04efe">  191</a></span>&#160;    std::map&lt;uint64_t, PTE *&gt; <a class="code" href="classetiss_1_1mm_1_1MMU.html#afba4553de22372a3c7955f6b94b04efe">tlb_entry_map_</a>;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#abbaa39768f90880c1e8d47df3f264d9e">  193</a></span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a> <a class="code" href="classetiss_1_1mm_1_1MMU.html#abbaa39768f90880c1e8d47df3f264d9e">mmu_control_reg_val_</a>;</div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a62064426a19b6042f2561a000aa0ee55">  194</a></span>&#160;    <a class="code" href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a62064426a19b6042f2561a000aa0ee55">pid_</a>;</div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#ad5dd670855c3b660b3bab6ffb293c120">  195</a></span>&#160;    std::string <a class="code" href="classetiss_1_1mm_1_1MMU.html#ad5dd670855c3b660b3bab6ffb293c120">name_</a>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a817ca6b24f2320d37b85e67ef7b54815">  197</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a817ca6b24f2320d37b85e67ef7b54815">pid_enabled_</a>;</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="classetiss_1_1mm_1_1MMU.html#a32d89d1837cb665c88309f4141626986">  198</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classetiss_1_1mm_1_1MMU.html#a32d89d1837cb665c88309f4141626986">hw_page_table_walker_</a>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;};</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceetiss_1_1mm.html#a67f7a4ddc232fe671890acd78c85a2e2">DUMP_MMU</a>(<a class="code" href="classetiss_1_1mm_1_1MMU.html">MMU</a> *mmu);</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160; </div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;} <span class="comment">// namespace mm</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;} <span class="comment">// namespace etiss</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a8261bd94e8b5370779a1fe67f3014ac4"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a8261bd94e8b5370779a1fe67f3014ac4">etiss::mm::MMU::CheckProtection</a></div><div class="ttdeci">virtual int32_t CheckProtection(const PTE &amp;, MM_ACCESS access)=0</div><div class="ttdoc">Memory protection is architecture-dependent, which should be implemented with architecture model.</div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_ad037264296f22dfa51f99887e27fb14e"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#ad037264296f22dfa51f99887e27fb14e">etiss::mm::MMU::Translate</a></div><div class="ttdeci">virtual int32_t Translate(const uint64_t vma, uint64_t *const pma_buf, MM_ACCESS access, uint64_t data=0)</div><div class="ttdoc">Conduct the actual translation according to the format set by PTEFormatBuilder.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00082">MMU.cpp:82</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_ae26a6aa651456d52efc5c021b7e82b44"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#ae26a6aa651456d52efc5c021b7e82b44">etiss::mm::MMU::Init</a></div><div class="ttdeci">void Init(ETISS_CPU *cpu, ETISS_System *system)</div><div class="ttdoc">Initialize the MMU, when DMMUWrapper is wrapping the MMU.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00204">MMU.cpp:204</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a99974e2d6e63bef0220850839770baa2"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a99974e2d6e63bef0220850839770baa2">etiss::mm::MMU::system_</a></div><div class="ttdeci">ETISS_System * system_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00181">MMU.h:181</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a32d89d1837cb665c88309f4141626986"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a32d89d1837cb665c88309f4141626986">etiss::mm::MMU::hw_page_table_walker_</a></div><div class="ttdeci">const bool hw_page_table_walker_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00198">MMU.h:198</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a31834554e8184a41c4bb4944291ca304"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a31834554e8184a41c4bb4944291ca304">etiss::mm::MMU::WalkPageTable</a></div><div class="ttdeci">virtual int32_t WalkPageTable(uint64_t, MM_ACCESS)</div><div class="ttdoc">Page table walking is required to translate virtual address to physical address if TLB miss occurs.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00147">MMU.h:147</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_afba4553de22372a3c7955f6b94b04efe"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#afba4553de22372a3c7955f6b94b04efe">etiss::mm::MMU::tlb_entry_map_</a></div><div class="ttdeci">std::map&lt; uint64_t, PTE * &gt; tlb_entry_map_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00191">MMU.h:191</a></div></div>
<div class="ttc" id="atimesoftfloat_8c_html_a5ac083a645d964373f022d03df4849c8"><div class="ttname"><a href="timesoftfloat_8c.html#a5ac083a645d964373f022d03df4849c8">name</a></div><div class="ttdeci">char * name</div><div class="ttdef"><b>Definition:</b> <a href="timesoftfloat_8c_source.html#l01931">timesoftfloat.c:1931</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_a776a51056abb91346b50639f7b321b2e"><div class="ttname"><a href="namespaceetiss_1_1mm.html#a776a51056abb91346b50639f7b321b2e">etiss::mm::tlb_miss_handler</a></div><div class="ttdeci">int32_t tlb_miss_handler(int32_t fault, MMU *mmu, uint64_t vma, MM_ACCESS access)</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00221">MMU.cpp:221</a></div></div>
<div class="ttc" id="astructETISS__CPU_html"><div class="ttname"><a href="structETISS__CPU.html">ETISS_CPU</a></div><div class="ttdoc">basic cpu state structure needed for execution of any cpu architecture.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00088">CPU.h:88</a></div></div>
<div class="ttc" id="astructETISS__System_html"><div class="ttname"><a href="structETISS__System.html">ETISS_System</a></div><div class="ttdoc">memory access and time synchronization functions.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2System_8h_source.html#l00077">System.h:77</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a273ddd19e3796455e70cc7e61984659c"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a273ddd19e3796455e70cc7e61984659c">etiss::mm::MMU::CheckPrivilegedMode</a></div><div class="ttdeci">virtual bool CheckPrivilegedMode()=0</div><div class="ttdoc">MMU is enabled in certain mode.</div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a2ffa390a94ac98d9c6cc97d04aa9d0c8"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a2ffa390a94ac98d9c6cc97d04aa9d0c8">etiss::mm::MMU::MMU</a></div><div class="ttdeci">MMU(bool hw_ptw, std::string name, bool pid_enabled)</div><div class="ttdoc">MMU ctor.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00068">MMU.cpp:68</a></div></div>
<div class="ttc" id="aPlugin_8h_html"><div class="ttname"><a href="Plugin_8h.html">Plugin.h</a></div><div class="ttdoc">plugins for extensions to code translation and instruction execution</div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html">etiss::mm::MMU</a></div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00075">MMU.h:75</a></div></div>
<div class="ttc" id="anamespaceetiss_html"><div class="ttname"><a href="namespaceetiss.html">etiss</a></div><div class="ttdoc">Page Table Entry (PTE) defines the composition of Page Frame Number (PFN) and relavant flags.</div><div class="ttdef"><b>Definition:</b> <a href="Benchmark_8h_source.html#l00052">Benchmark.h:52</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a19e66a2734c96a93ea379fa7ff5ee0d9"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a19e66a2734c96a93ea379fa7ff5ee0d9">etiss::mm::MMU::AddTLBEntry</a></div><div class="ttdeci">int32_t AddTLBEntry(const uint64_t vfn, const PTE &amp;pte)</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00154">MMU.cpp:154</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_aa216e9b0176d5618f89875f6ed0b7882"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#aa216e9b0176d5618f89875f6ed0b7882">etiss::mm::MMU::AddTLBEntryMap</a></div><div class="ttdeci">void AddTLBEntryMap(uint64_t phy_addr_, PTE &amp;pte)</div><div class="ttdoc">Keep a record of mapping between cached PTE with its physical address.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00214">MMU.cpp:214</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a2bc4d791f01ba016b2791199d4a1468e"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a2bc4d791f01ba016b2791199d4a1468e">etiss::mm::MMU::GetName</a></div><div class="ttdeci">std::string GetName() const</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00173">MMU.h:173</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a817ca6b24f2320d37b85e67ef7b54815"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a817ca6b24f2320d37b85e67ef7b54815">etiss::mm::MMU::pid_enabled_</a></div><div class="ttdeci">const bool pid_enabled_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00197">MMU.h:197</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a632a31ac20b9e1e6cc5805a957d71804"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a632a31ac20b9e1e6cc5805a957d71804">etiss::mm::MMU::~MMU</a></div><div class="ttdeci">virtual ~MMU()</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00089">MMU.h:89</a></div></div>
<div class="ttc" id="aTLB_8h_html"><div class="ttname"><a href="TLB_8h.html">TLB.h</a></div><div class="ttdoc">Modeling Tranlation Look-up Table (TLB)</div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_ac6751f46ab3ad5b8dbb86df1877f7705"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#ac6751f46ab3ad5b8dbb86df1877f7705">etiss::mm::MMU::HasPageTableWalker</a></div><div class="ttdeci">bool HasPageTableWalker()</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00159">MMU.h:159</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_ae8522e93f54efc4c3ee89cd54e567562"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#ae8522e93f54efc4c3ee89cd54e567562">etiss::mm::MMU::Dump</a></div><div class="ttdeci">void Dump()</div><div class="ttdoc">Dump the details of the MMU, when page fault cannot be handled.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00189">MMU.cpp:189</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a62064426a19b6042f2561a000aa0ee55"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a62064426a19b6042f2561a000aa0ee55">etiss::mm::MMU::pid_</a></div><div class="ttdeci">uint32_t pid_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00194">MMU.h:194</a></div></div>
<div class="ttc" id="atcc__stdlib_2stddef_8h_html_a1be1f6f1e6c132e4c0a037ee1edd6d83"><div class="ttname"><a href="tcc__stdlib_2stddef_8h.html#a1be1f6f1e6c132e4c0a037ee1edd6d83">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdef"><b>Definition:</b> <a href="tcc__stdlib_2stddef_8h_source.html#l00023">stddef.h:23</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a2545200a9de678bdadfe8fcc6454cb0f"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a2545200a9de678bdadfe8fcc6454cb0f">etiss::mm::MMU::GetPid</a></div><div class="ttdeci">virtual int32_t GetPid(uint64_t control_reg_val_)</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00175">MMU.h:175</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_ad5dd670855c3b660b3bab6ffb293c120"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#ad5dd670855c3b660b3bab6ffb293c120">etiss::mm::MMU::name_</a></div><div class="ttdeci">std::string name_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00195">MMU.h:195</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a663ad2edb84332e9d0ccf4d02e84c8c5"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a663ad2edb84332e9d0ccf4d02e84c8c5">etiss::mm::MMU::UpdatePid</a></div><div class="ttdeci">void UpdatePid(uint32_t new_pid)</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00163">MMU.h:163</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a80ff8c4bcc64ec83b2f94e4f808c8903"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a80ff8c4bcc64ec83b2f94e4f808c8903">etiss::mm::MMU::tlb_</a></div><div class="ttdeci">std::shared_ptr&lt; etiss::mm::TLB&lt; 0 &gt; &gt; tlb_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00186">MMU.h:186</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a3c0402ae45e53144a0f227822d877156"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a3c0402ae45e53144a0f227822d877156">etiss::mm::MMU::SignalMMU</a></div><div class="ttdeci">void SignalMMU(uint64_t control_reg_val_)</div><div class="ttdoc">Whenever the MMU control register changes, the MMU has to be notified with the updated control regist...</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00166">MMU.cpp:166</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a7a728d0aa967d8cee3cb04aec22058f2"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a7a728d0aa967d8cee3cb04aec22058f2">etiss::mm::MMU::cache_flush_pending</a></div><div class="ttdeci">bool cache_flush_pending</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00177">MMU.h:177</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a2d3219d71fd713513f3d34e9070d04e6"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a2d3219d71fd713513f3d34e9070d04e6">etiss::mm::MMU::mmu_enabled_</a></div><div class="ttdeci">bool mmu_enabled_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00182">MMU.h:182</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a00ea282dd4eca18e16405ae71d95ed51"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a00ea282dd4eca18e16405ae71d95ed51">etiss::mm::MMU::GetMMUControlReg</a></div><div class="ttdeci">uint64_t GetMMUControlReg()</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00169">MMU.h:169</a></div></div>
<div class="ttc" id="aPTE_8h_html"><div class="ttname"><a href="PTE_8h.html">PTE.h</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a94bd0d53c264b0245dc1ec796bc6463d"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a94bd0d53c264b0245dc1ec796bc6463d">etiss::mm::MMU::UpdatePTEFlags</a></div><div class="ttdeci">virtual void UpdatePTEFlags(PTE &amp;, MM_ACCESS)</div><div class="ttdoc">Reserved for some MMU that might update PTE when translating.</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00153">MMU.h:153</a></div></div>
<div class="ttc" id="aPageFaultVector_8h_html"><div class="ttname"><a href="PageFaultVector_8h.html">PageFaultVector.h</a></div><div class="ttdoc">Internal fault inside MMU and.</div></div>
<div class="ttc" id="atcc__stdlib_2stddef_8h_html_a0af8eb494ffbd5f2e4d87b45f75e81b7"><div class="ttname"><a href="tcc__stdlib_2stddef_8h.html#a0af8eb494ffbd5f2e4d87b45f75e81b7">int32_t</a></div><div class="ttdeci">signed int int32_t</div><div class="ttdef"><b>Definition:</b> <a href="tcc__stdlib_2stddef_8h_source.html#l00015">stddef.h:15</a></div></div>
<div class="ttc" id="atcc__stdlib_2stddef_8h_html_ab03496aa717fb9c7bee01384c245dd05"><div class="ttname"><a href="tcc__stdlib_2stddef_8h.html#ab03496aa717fb9c7bee01384c245dd05">uint64_t</a></div><div class="ttdeci">unsigned long long int uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="tcc__stdlib_2stddef_8h_source.html#l00027">stddef.h:27</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1PTE_html"><div class="ttname"><a href="classetiss_1_1mm_1_1PTE.html">etiss::mm::PTE</a></div><div class="ttdoc">Page Table Entry (PTE) defines the composition of Page Frame Number (PFN) and relavant flags.</div><div class="ttdef"><b>Definition:</b> <a href="PTE_8h_source.html#l00068">PTE.h:68</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_afc3387f04983c00a618d10b2b3767eae"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#afc3387f04983c00a618d10b2b3767eae">etiss::mm::MMU::cpu_</a></div><div class="ttdeci">ETISS_CPU * cpu_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00180">MMU.h:180</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_afc49c00f949bca25eb8a12167149e00d"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#afc49c00f949bca25eb8a12167149e00d">etiss::mm::MMU::EvictTLBEntry</a></div><div class="ttdeci">PTE EvictTLBEntry(const uint64_t vfn)</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00157">MMU.h:157</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_abbaa39768f90880c1e8d47df3f264d9e"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#abbaa39768f90880c1e8d47df3f264d9e">etiss::mm::MMU::mmu_control_reg_val_</a></div><div class="ttdeci">uint64_t mmu_control_reg_val_</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00193">MMU.h:193</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a84901a99bc5c1bdaa8f772739638cb73"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a84901a99bc5c1bdaa8f772739638cb73">etiss::mm::MMU::IsProcessIdEnabled</a></div><div class="ttdeci">bool IsProcessIdEnabled()</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00161">MMU.h:161</a></div></div>
<div class="ttc" id="aMMU_8h_html_aa67b7b71297ff798bc494f539a8ddb1e"><div class="ttname"><a href="MMU_8h.html#aa67b7b71297ff798bc494f539a8ddb1e">DEFAULT_PAGE_TABLE_WALKER</a></div><div class="ttdeci">#define DEFAULT_PAGE_TABLE_WALKER</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00078">MMU.h:78</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_a4b31681dd5d534e274fb99c435329a9a"><div class="ttname"><a href="namespaceetiss_1_1mm.html#a4b31681dd5d534e274fb99c435329a9a">etiss::mm::MM_ACCESS</a></div><div class="ttdeci">MM_ACCESS</div><div class="ttdef"><b>Definition:</b> <a href="PageFaultVector_8h_source.html#l00062">PageFaultVector.h:62</a></div></div>
<div class="ttc" id="anamespaceetiss_1_1mm_html_a67f7a4ddc232fe671890acd78c85a2e2"><div class="ttname"><a href="namespaceetiss_1_1mm.html#a67f7a4ddc232fe671890acd78c85a2e2">etiss::mm::DUMP_MMU</a></div><div class="ttdeci">void DUMP_MMU(MMU *mmu)</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8cpp_source.html#l00244">MMU.cpp:244</a></div></div>
<div class="ttc" id="aclassetiss_1_1mm_1_1MMU_html_a717bf62df88414068e620068f21d5c5c"><div class="ttname"><a href="classetiss_1_1mm_1_1MMU.html#a717bf62df88414068e620068f21d5c5c">etiss::mm::MMU::IsTLBFull</a></div><div class="ttdeci">bool IsTLBFull() const</div><div class="ttdef"><b>Definition:</b> <a href="MMU_8h_source.html#l00155">MMU.h:155</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:09 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
