// Seed: 1870764950
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input id_3,
    input logic id_4
    , id_6,
    input id_5
);
  logic id_7;
  assign id_7 = (1 || 1 || id_0 < id_4) ^ 1;
  logic id_8;
endmodule
