(edif cicbram
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 7 15 11 31 15)
      (program "Xilinx ngc2edif" (version "P.58f"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure cicbram.ngc cicbram.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB18E1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKARDCLK
              (direction INPUT)
            )
            (port CLKBWRCLK
              (direction INPUT)
            )
            (port ENARDEN
              (direction INPUT)
            )
            (port ENBWREN
              (direction INPUT)
            )
            (port REGCEAREGCE
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTRAMARSTRAM
              (direction INPUT)
            )
            (port RSTRAMB
              (direction INPUT)
            )
            (port RSTREGARSTREG
              (direction INPUT)
            )
            (port RSTREGB
              (direction INPUT)
            )
            (port (array (rename ADDRARDADDR "ADDRARDADDR<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRBWRADDR "ADDRBWRADDR<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIADI "DIADI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIBDI "DIBDI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIPADIP "DIPADIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DIPBDIP "DIPBDIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DOADO "DOADO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOBDO "DOBDO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOPADOP "DOPADOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename DOPBDOP "DOPBDOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename WEA "WEA<1:0>") 2)
              (direction INPUT))
            (port (array (rename WEBWE "WEBWE<3:0>") 4)
              (direction INPUT))
          )
      )
    )
  )

  (library cicbram_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell cicbram
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename wea "wea<0:0>") 1)
              (direction INPUT))
            (port (array (rename addra "addra<10:0>") 11)
              (direction INPUT))
            (port (array (rename dina "dina<3:0>") 4)
              (direction INPUT))
            (port (array (rename douta "douta<3:0>") 4)
              (direction OUTPUT))
            (designator "6vlx130tff1156-1")
            (property TYPE (string "cicbram") (owner "Xilinx"))
            (property BUS_INFO (string "1:INPUT:wea<0:0>") (owner "Xilinx"))
            (property BUS_INFO (string "11:INPUT:addra<10:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:INPUT:dina<3:0>") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:douta<3:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.5") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "cicbram,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "cicbram,blk_mem_gen_v7_3,{c_addra_width=11,c_addrb_width=11,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=D_/cern/glib/dtc_3.0/tmp/_cg/,c_enable_32bit_address=0,c_family=virtex6,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=cicbram.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=0,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=1536,c_read_depth_b=1536,c_read_width_a=4,c_read_width_b=4,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=1536,c_write_depth_b=1536,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=4,c_write_width_b=4,c_xdevicefamily=virtex6}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "cicbram_cicbram") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB18E1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRATIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRBTIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRARDADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRBWRADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBWE<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "050E050A0907040204070A08050D010700000B0E090006040C0A020000040008") (owner "Xilinx"))
              (property INIT_01 (string "0000000000050E0E0D00060D07070E060901060D08020B0D0C0905020D0C030F") (owner "Xilinx"))
              (property INIT_02 (string "0106040C0602060E0F0004000E060F08080F0409060104090108020000040008") (owner "Xilinx"))
              (property INIT_03 (string "000000000003050D0A030A010A0A0B0302060002070204010A0D0D08040C0405") (owner "Xilinx"))
              (property INIT_04 (string "0204090C08000000090E07000E080207000B01040600080C0C08020200040008") (owner "Xilinx"))
              (property INIT_05 (string "0000000000000608010A0C0D05060A0D090F08050B0F0207040607050D07090A") (owner "Xilinx"))
              (property INIT_06 (string "0003000F0000020C0208020007030607080108070800040A0B08020200040008") (owner "Xilinx"))
              (property INIT_07 (string "000000000001050E030F020207090A01070C0105010A000A02020B00050E020E") (owner "Xilinx"))
              (property INIT_08 (string "040D0E0608080F0706080101080203020D0A090B0C0005010E08020400040008") (owner "Xilinx"))
              (property INIT_09 (string "00000000000C030104020C040D0E0E0B080F070607070B0E040B0A0E060C000D") (owner "Xilinx"))
              (property INIT_0A (string "010C030502000E0D0501010408090F06000C060B040001060608020400040008") (owner "Xilinx"))
              (property INIT_0B (string "00000000000E050C010B03030E0C020E04020409010F060D05030905090A0608") (owner "Xilinx"))
              (property INIT_0C (string "0C0C060E09070907070E0E0003060A000009040D0B0109080909020600040008") (owner "Xilinx"))
              (property INIT_0D (string "00000000000C020A09090A0C05070B0A0A0300090C060B0406060A0E0004060E") (owner "Xilinx"))
              (property INIT_0E (string "020108090505020A090B0A0200020309000A02010E0108080909020600040008") (owner "Xilinx"))
              (property INIT_0F (string "00000000000D05000C0D0B0B00080B07070102030D0A020002090E010D060C0E") (owner "Xilinx"))
              (property INIT_10 (string "0006040C02010E0C090201000007050F0005060702010806060B020800040008") (owner "Xilinx"))
              (property INIT_11 (string "000000000007010A030B0F0B0B0F050004010909040A0E09030502000C0F0208") (owner "Xilinx"))
              (property INIT_12 (string "01080201010308070A0001040F010805080F0D0A080005050F08020800040008") (owner "Xilinx"))
              (property INIT_13 (string "00000000000E0100060506010A0C0D0300020C020F060402060A0A0003020609") (owner "Xilinx"))
              (property INIT_14 (string "00070E04090000080B02020C0903030200000E06000008010008020A00040008") (owner "Xilinx"))
              (property INIT_15 (string "0000000000040D03070A080A070E0C0C000802000D06040F0E0605000C010D08") (owner "Xilinx"))
              (property INIT_16 (string "000106060B02080903040300070E0605080F0D0A0A000F0B0D08020A00040008") (owner "Xilinx"))
              (property INIT_17 (string "000000000004000E0F0007000F090901030005020206000A0402020800030F05") (owner "Xilinx"))
              (property INIT_18 (string "0108030A0E010C06000D010002030B0D08040C040A01010D0608020C00040008") (owner "Xilinx"))
              (property INIT_19 (string "0000000000070D0C0808090206050705050802090D0604040B0F00080B0F0B0F") (owner "Xilinx"))
              (property INIT_1A (string "0003000F02010804070501040809090B000A0C080E0108080908020C00040008") (owner "Xilinx"))
              (property INIT_1B (string "0000000000070D0A0F08060A0A05070D06040E0708030C000C0B0908090F0B0E") (owner "Xilinx"))
              (property INIT_1C (string "0A06050702000003000704000304080D08040C080A0109080908020E00040008") (owner "Xilinx"))
              (property INIT_1D (string "00000000000D06090C040E0C0C060E0C09090D0C0A060B04060408050608000D") (owner "Xilinx"))
              (property INIT_1E (string "030A0D080001040B010400040D080B0F00040C080E0108080908020E00040008") (owner "Xilinx"))
              (property INIT_1F (string "000000000005090806060E020108090807040B010A0B04000604050908060A0C") (owner "Xilinx"))
              (property INIT_20 (string "000B00070E01040D01040008040A060E08010C0908010B0A040A020001040008") (owner "Xilinx"))
              (property INIT_21 (string "000000000002090A020B02020E08050E06010A07000F0E000E0404080508010E") (owner "Xilinx"))
              (property INIT_22 (string "010D0004040006000A0600040D04040C00050F0508010A0E0B08020001040408") (owner "Xilinx"))
              (property INIT_23 (string "00000000000401060202040005050500020409040104080209020F000301020E") (owner "Xilinx"))
              (property INIT_24 (string "00040F0109020C070F00030009080107080B000B0C00010E0409020201040008") (owner "Xilinx"))
              (property INIT_25 (string "0000000000080002060B0600020E05040102010D020204050905020802050800") (owner "Xilinx"))
              (property INIT_26 (string "000F040D0A020A05070C030C000C070400020D0D0C00070C0509020201040008") (owner "Xilinx"))
              (property INIT_27 (string "0000000000070008030607000C0A030E0106000E0B040C0D0C050D080B0E070F") (owner "Xilinx"))
              (property INIT_28 (string "020505060D030007040B03080D0006030004060E0C0103080309020401040008") (owner "Xilinx"))
              (property INIT_29 (string "00000000000C0E010306040C0F03030006000C020C0A000502070E0D010C0904") (owner "Xilinx"))
              (property INIT_2A (string "0003000F01010804070300040D04040A08060D05040001060608020401040008") (owner "Xilinx"))
              (property INIT_2B (string "000000000007000803020F0003000F09020A05070E060C050F090708070A020F") (owner "Xilinx"))
              (property INIT_2C (string "0A080C0C0F070903020E0B0A0E0B080B05080E0D08000B000B09020601040008") (owner "Xilinx"))
              (property INIT_2D (string "00000000000F0604060F0E0C020808080B0B0C040E030F010B0C000608010201") (owner "Xilinx"))
              (property INIT_2E (string "000D07080701080B010E05040E0E0A09080F030400000E090408020601040008") (owner "Xilinx"))
              (property INIT_2F (string "00000000000408070C040A0106040F0E030C04080B070403000702080A0A0E04") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RDADDR_COLLISION_HWCONFIG (string "DELAYED_WRITE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 9) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 9) (owner "Xilinx"))
              (property RSTREG_PRIORITY_A (string "REGCE") (owner "Xilinx"))
              (property RSTREG_PRIORITY_B (string "REGCE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "VIRTEX6") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 9) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 9) (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef ENARDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRARDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef ENBWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEAREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTRAMARSTRAM
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTRAMB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTREGARSTREG
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTREGB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 3))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 2))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 1))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 0))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef CLKARDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef CLKBWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename dina_0_ "dina<0>")
              (joined
                (portRef (member dina 3))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename dina_1_ "dina<1>")
              (joined
                (portRef (member dina 2))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename dina_2_ "dina<2>")
              (joined
                (portRef (member dina 1))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename dina_3_ "dina<3>")
              (joined
                (portRef (member dina 0))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 10))
                (portRef (member ADDRARDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 9))
                (portRef (member ADDRARDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 8))
                (portRef (member ADDRARDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRARDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRARDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRARDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRARDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRARDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 2))
                (portRef (member ADDRARDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_9_ "addra<9>")
              (joined
                (portRef (member addra 1))
                (portRef (member ADDRARDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_10_ "addra<10>")
              (joined
                (portRef (member addra 0))
                (portRef (member ADDRARDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename wea_0_ "wea<0>")
              (joined
                (portRef (member wea 0))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
          )
      )
    )
  )

  (design cicbram
    (cellRef cicbram
      (libraryRef cicbram_lib)
    )
    (property PART (string "6vlx130tff1156-1") (owner "Xilinx"))
  )
)

