Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 21 00:23:25 2021
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: scan_0/clkout1_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scan_0/scan_cnt1_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scan_0/scan_cnt1_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: scan_0/scan_cnt1_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.537        0.000                      0                 2740        0.266        0.000                      0                 2740        3.000        0.000                       0                  1214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clock              {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}     43.478          23.000          
  clkfbout_cpuclk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_cpuclk        1.537        0.000                      0                 2740        0.266        0.000                      0                 2740       21.239        0.000                       0                  1210  
  clkfbout_cpuclk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        1.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.244ns  (logic 4.531ns (23.546%)  route 14.713ns (76.454%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 20.406 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.738    -0.746    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.708 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.425     3.133    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.139     5.396    Idecode32_0/douta[12]
    SLICE_X50Y114        MUXF7 (Prop_muxf7_S_O)       0.292     5.688 r  Idecode32_0/PC_reg[23]_i_6/O
                         net (fo=2, routed)           0.803     6.491    Idecode32_0/PC_reg[23]_i_6_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I3_O)        0.297     6.788 r  Idecode32_0/PC[23]_i_3/O
                         net (fo=9, routed)           1.165     7.953    Idecode32_0/Idecode32_0_read_data_1[21]
    SLICE_X58Y106        LUT4 (Prop_lut4_I1_O)        0.124     8.077 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=1, routed)           0.723     8.800    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.924 r  Idecode32_0/register[0][30]_i_45/O
                         net (fo=32, routed)          1.148    10.072    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27
    SLICE_X68Y102        LUT6 (Prop_lut6_I4_O)        0.124    10.196 r  Idecode32_0/ram_i_463/O
                         net (fo=4, routed)           0.904    11.100    Idecode32_0/ram_i_463_n_0
    SLICE_X70Y98         LUT5 (Prop_lut5_I0_O)        0.124    11.224 r  Idecode32_0/ram_i_275/O
                         net (fo=4, routed)           0.832    12.056    Idecode32_0/ram_i_275_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.180 r  Idecode32_0/ram_i_154/O
                         net (fo=1, routed)           0.559    12.738    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.862 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.494    13.357    Ifetc32_0/ram_i_66_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.481 f  Ifetc32_0/ram_i_6/O
                         net (fo=19, routed)          1.398    14.878    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[10]
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.124    15.002 r  Ifetc32_0/register[0][31]_i_19/O
                         net (fo=2, routed)           0.670    15.672    Ifetc32_0/register[0][31]_i_19_n_0
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.124    15.796 f  Ifetc32_0/ram_i_50/O
                         net (fo=20, routed)          0.886    16.682    Ifetc32_0/ram_i_50_n_0
    SLICE_X72Y108        LUT3 (Prop_lut3_I1_O)        0.124    16.806 r  Ifetc32_0/ram_i_121/O
                         net (fo=1, routed)           0.488    17.294    Ifetc32_0/ram_i_121_n_0
    SLICE_X72Y108        LUT2 (Prop_lut2_I0_O)        0.124    17.418 r  Ifetc32_0/ram_i_26/O
                         net (fo=4, routed)           1.079    18.497    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[8]
    RAMB36_X3Y20         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.632    20.406    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.887    
                         clock uncertainty           -0.116    20.771    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    20.034    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.034    
                         arrival time                         -18.497    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.956ns  (logic 4.531ns (23.903%)  route 14.425ns (76.097%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 20.304 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.738    -0.746    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.708 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.425     3.133    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.139     5.396    Idecode32_0/douta[12]
    SLICE_X50Y114        MUXF7 (Prop_muxf7_S_O)       0.292     5.688 r  Idecode32_0/PC_reg[23]_i_6/O
                         net (fo=2, routed)           0.803     6.491    Idecode32_0/PC_reg[23]_i_6_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I3_O)        0.297     6.788 r  Idecode32_0/PC[23]_i_3/O
                         net (fo=9, routed)           1.165     7.953    Idecode32_0/Idecode32_0_read_data_1[21]
    SLICE_X58Y106        LUT4 (Prop_lut4_I1_O)        0.124     8.077 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=1, routed)           0.723     8.800    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.924 r  Idecode32_0/register[0][30]_i_45/O
                         net (fo=32, routed)          1.148    10.072    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27
    SLICE_X68Y102        LUT6 (Prop_lut6_I4_O)        0.124    10.196 r  Idecode32_0/ram_i_463/O
                         net (fo=4, routed)           0.904    11.100    Idecode32_0/ram_i_463_n_0
    SLICE_X70Y98         LUT5 (Prop_lut5_I0_O)        0.124    11.224 r  Idecode32_0/ram_i_275/O
                         net (fo=4, routed)           0.832    12.056    Idecode32_0/ram_i_275_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.180 r  Idecode32_0/ram_i_154/O
                         net (fo=1, routed)           0.559    12.738    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.862 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.494    13.357    Ifetc32_0/ram_i_66_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.481 f  Ifetc32_0/ram_i_6/O
                         net (fo=19, routed)          1.398    14.878    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[10]
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.124    15.002 r  Ifetc32_0/register[0][31]_i_19/O
                         net (fo=2, routed)           0.670    15.672    Ifetc32_0/register[0][31]_i_19_n_0
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.124    15.796 f  Ifetc32_0/ram_i_50/O
                         net (fo=20, routed)          0.887    16.683    Ifetc32_0/ram_i_50_n_0
    SLICE_X63Y113        LUT3 (Prop_lut3_I1_O)        0.124    16.807 r  Ifetc32_0/ram_i_113/O
                         net (fo=1, routed)           0.542    17.349    Ifetc32_0/ram_i_113_n_0
    SLICE_X63Y113        LUT2 (Prop_lut2_I0_O)        0.124    17.473 r  Ifetc32_0/ram_i_18/O
                         net (fo=4, routed)           0.736    18.209    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y23         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.530    20.304    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.785    
                         clock uncertainty           -0.116    20.669    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    19.932    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -18.209    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        19.005ns  (logic 4.531ns (23.842%)  route 14.474ns (76.158%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 20.388 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.738    -0.746    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.708 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.425     3.133    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.139     5.396    Idecode32_0/douta[12]
    SLICE_X50Y114        MUXF7 (Prop_muxf7_S_O)       0.292     5.688 r  Idecode32_0/PC_reg[23]_i_6/O
                         net (fo=2, routed)           0.803     6.491    Idecode32_0/PC_reg[23]_i_6_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I3_O)        0.297     6.788 r  Idecode32_0/PC[23]_i_3/O
                         net (fo=9, routed)           1.165     7.953    Idecode32_0/Idecode32_0_read_data_1[21]
    SLICE_X58Y106        LUT4 (Prop_lut4_I1_O)        0.124     8.077 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=1, routed)           0.723     8.800    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.924 r  Idecode32_0/register[0][30]_i_45/O
                         net (fo=32, routed)          1.148    10.072    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27
    SLICE_X68Y102        LUT6 (Prop_lut6_I4_O)        0.124    10.196 r  Idecode32_0/ram_i_463/O
                         net (fo=4, routed)           0.904    11.100    Idecode32_0/ram_i_463_n_0
    SLICE_X70Y98         LUT5 (Prop_lut5_I0_O)        0.124    11.224 r  Idecode32_0/ram_i_275/O
                         net (fo=4, routed)           0.832    12.056    Idecode32_0/ram_i_275_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.180 r  Idecode32_0/ram_i_154/O
                         net (fo=1, routed)           0.559    12.738    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.862 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.494    13.357    Ifetc32_0/ram_i_66_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.481 f  Ifetc32_0/ram_i_6/O
                         net (fo=19, routed)          1.398    14.878    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[10]
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.124    15.002 r  Ifetc32_0/register[0][31]_i_19/O
                         net (fo=2, routed)           0.670    15.672    Ifetc32_0/register[0][31]_i_19_n_0
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.124    15.796 f  Ifetc32_0/ram_i_50/O
                         net (fo=20, routed)          0.887    16.683    Ifetc32_0/ram_i_50_n_0
    SLICE_X63Y113        LUT3 (Prop_lut3_I1_O)        0.124    16.807 r  Ifetc32_0/ram_i_113/O
                         net (fo=1, routed)           0.542    17.349    Ifetc32_0/ram_i_113_n_0
    SLICE_X63Y113        LUT2 (Prop_lut2_I0_O)        0.124    17.473 r  Ifetc32_0/ram_i_18/O
                         net (fo=4, routed)           0.785    18.258    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y23         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.614    20.388    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.869    
                         clock uncertainty           -0.116    20.753    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    20.016    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.016    
                         arrival time                         -18.258    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.986ns  (logic 4.531ns (23.865%)  route 14.455ns (76.135%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 20.393 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.738    -0.746    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.708 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.425     3.133    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.139     5.396    Idecode32_0/douta[12]
    SLICE_X50Y114        MUXF7 (Prop_muxf7_S_O)       0.292     5.688 r  Idecode32_0/PC_reg[23]_i_6/O
                         net (fo=2, routed)           0.803     6.491    Idecode32_0/PC_reg[23]_i_6_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I3_O)        0.297     6.788 r  Idecode32_0/PC[23]_i_3/O
                         net (fo=9, routed)           1.165     7.953    Idecode32_0/Idecode32_0_read_data_1[21]
    SLICE_X58Y106        LUT4 (Prop_lut4_I1_O)        0.124     8.077 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=1, routed)           0.723     8.800    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.924 r  Idecode32_0/register[0][30]_i_45/O
                         net (fo=32, routed)          1.148    10.072    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27
    SLICE_X68Y102        LUT6 (Prop_lut6_I4_O)        0.124    10.196 r  Idecode32_0/ram_i_463/O
                         net (fo=4, routed)           0.904    11.100    Idecode32_0/ram_i_463_n_0
    SLICE_X70Y98         LUT5 (Prop_lut5_I0_O)        0.124    11.224 r  Idecode32_0/ram_i_275/O
                         net (fo=4, routed)           0.832    12.056    Idecode32_0/ram_i_275_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.180 r  Idecode32_0/ram_i_154/O
                         net (fo=1, routed)           0.559    12.738    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.862 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.494    13.357    Ifetc32_0/ram_i_66_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.481 f  Ifetc32_0/ram_i_6/O
                         net (fo=19, routed)          1.398    14.878    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[10]
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.124    15.002 r  Ifetc32_0/register[0][31]_i_19/O
                         net (fo=2, routed)           0.670    15.672    Ifetc32_0/register[0][31]_i_19_n_0
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.124    15.796 f  Ifetc32_0/ram_i_50/O
                         net (fo=20, routed)          0.887    16.683    Ifetc32_0/ram_i_50_n_0
    SLICE_X63Y113        LUT3 (Prop_lut3_I1_O)        0.124    16.807 r  Ifetc32_0/ram_i_113/O
                         net (fo=1, routed)           0.542    17.349    Ifetc32_0/ram_i_113_n_0
    SLICE_X63Y113        LUT2 (Prop_lut2_I0_O)        0.124    17.473 r  Ifetc32_0/ram_i_18/O
                         net (fo=4, routed)           0.766    18.240    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[7]
    RAMB36_X2Y22         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.619    20.393    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y22         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.874    
                         clock uncertainty           -0.116    20.758    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    20.021    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                         -18.240    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.892ns  (logic 4.531ns (23.984%)  route 14.361ns (76.016%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 20.304 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.738    -0.746    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.708 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.425     3.133    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.139     5.396    Idecode32_0/douta[12]
    SLICE_X50Y114        MUXF7 (Prop_muxf7_S_O)       0.292     5.688 r  Idecode32_0/PC_reg[23]_i_6/O
                         net (fo=2, routed)           0.803     6.491    Idecode32_0/PC_reg[23]_i_6_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I3_O)        0.297     6.788 r  Idecode32_0/PC[23]_i_3/O
                         net (fo=9, routed)           1.165     7.953    Idecode32_0/Idecode32_0_read_data_1[21]
    SLICE_X58Y106        LUT4 (Prop_lut4_I1_O)        0.124     8.077 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=1, routed)           0.723     8.800    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.924 r  Idecode32_0/register[0][30]_i_45/O
                         net (fo=32, routed)          1.148    10.072    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27
    SLICE_X68Y102        LUT6 (Prop_lut6_I4_O)        0.124    10.196 r  Idecode32_0/ram_i_463/O
                         net (fo=4, routed)           0.904    11.100    Idecode32_0/ram_i_463_n_0
    SLICE_X70Y98         LUT5 (Prop_lut5_I0_O)        0.124    11.224 r  Idecode32_0/ram_i_275/O
                         net (fo=4, routed)           0.832    12.056    Idecode32_0/ram_i_275_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.180 r  Idecode32_0/ram_i_154/O
                         net (fo=1, routed)           0.559    12.738    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.862 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.494    13.357    Ifetc32_0/ram_i_66_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.481 f  Ifetc32_0/ram_i_6/O
                         net (fo=19, routed)          1.398    14.878    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[10]
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.124    15.002 r  Ifetc32_0/register[0][31]_i_19/O
                         net (fo=2, routed)           0.670    15.672    Ifetc32_0/register[0][31]_i_19_n_0
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.124    15.796 f  Ifetc32_0/ram_i_50/O
                         net (fo=20, routed)          0.882    16.679    Ifetc32_0/ram_i_50_n_0
    SLICE_X63Y111        LUT3 (Prop_lut3_I1_O)        0.124    16.803 r  Ifetc32_0/ram_i_112/O
                         net (fo=1, routed)           0.403    17.206    Ifetc32_0/ram_i_112_n_0
    SLICE_X63Y111        LUT2 (Prop_lut2_I0_O)        0.124    17.330 r  Ifetc32_0/ram_i_17/O
                         net (fo=4, routed)           0.816    18.146    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y23         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.530    20.304    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.785    
                         clock uncertainty           -0.116    20.669    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    19.932    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -18.146    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.926ns  (logic 4.531ns (23.941%)  route 14.395ns (76.059%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 20.388 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.738    -0.746    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.708 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.425     3.133    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.139     5.396    Idecode32_0/douta[12]
    SLICE_X50Y114        MUXF7 (Prop_muxf7_S_O)       0.292     5.688 r  Idecode32_0/PC_reg[23]_i_6/O
                         net (fo=2, routed)           0.803     6.491    Idecode32_0/PC_reg[23]_i_6_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I3_O)        0.297     6.788 r  Idecode32_0/PC[23]_i_3/O
                         net (fo=9, routed)           1.165     7.953    Idecode32_0/Idecode32_0_read_data_1[21]
    SLICE_X58Y106        LUT4 (Prop_lut4_I1_O)        0.124     8.077 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=1, routed)           0.723     8.800    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.924 r  Idecode32_0/register[0][30]_i_45/O
                         net (fo=32, routed)          1.148    10.072    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27
    SLICE_X68Y102        LUT6 (Prop_lut6_I4_O)        0.124    10.196 r  Idecode32_0/ram_i_463/O
                         net (fo=4, routed)           0.904    11.100    Idecode32_0/ram_i_463_n_0
    SLICE_X70Y98         LUT5 (Prop_lut5_I0_O)        0.124    11.224 r  Idecode32_0/ram_i_275/O
                         net (fo=4, routed)           0.832    12.056    Idecode32_0/ram_i_275_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.180 r  Idecode32_0/ram_i_154/O
                         net (fo=1, routed)           0.559    12.738    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.862 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.494    13.357    Ifetc32_0/ram_i_66_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.481 f  Ifetc32_0/ram_i_6/O
                         net (fo=19, routed)          1.398    14.878    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[10]
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.124    15.002 r  Ifetc32_0/register[0][31]_i_19/O
                         net (fo=2, routed)           0.670    15.672    Ifetc32_0/register[0][31]_i_19_n_0
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.124    15.796 f  Ifetc32_0/ram_i_50/O
                         net (fo=20, routed)          0.882    16.679    Ifetc32_0/ram_i_50_n_0
    SLICE_X63Y111        LUT3 (Prop_lut3_I1_O)        0.124    16.803 r  Ifetc32_0/ram_i_112/O
                         net (fo=1, routed)           0.403    17.206    Ifetc32_0/ram_i_112_n_0
    SLICE_X63Y111        LUT2 (Prop_lut2_I0_O)        0.124    17.330 r  Ifetc32_0/ram_i_17/O
                         net (fo=4, routed)           0.850    18.180    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y23         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.614    20.388    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.869    
                         clock uncertainty           -0.116    20.753    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    20.016    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.016    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.894ns  (logic 4.531ns (23.982%)  route 14.363ns (76.018%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 20.388 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.738    -0.746    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.708 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.425     3.133    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.139     5.396    Idecode32_0/douta[12]
    SLICE_X50Y114        MUXF7 (Prop_muxf7_S_O)       0.292     5.688 r  Idecode32_0/PC_reg[23]_i_6/O
                         net (fo=2, routed)           0.803     6.491    Idecode32_0/PC_reg[23]_i_6_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I3_O)        0.297     6.788 r  Idecode32_0/PC[23]_i_3/O
                         net (fo=9, routed)           1.165     7.953    Idecode32_0/Idecode32_0_read_data_1[21]
    SLICE_X58Y106        LUT4 (Prop_lut4_I1_O)        0.124     8.077 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=1, routed)           0.723     8.800    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.924 r  Idecode32_0/register[0][30]_i_45/O
                         net (fo=32, routed)          1.148    10.072    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27
    SLICE_X68Y102        LUT6 (Prop_lut6_I4_O)        0.124    10.196 r  Idecode32_0/ram_i_463/O
                         net (fo=4, routed)           0.904    11.100    Idecode32_0/ram_i_463_n_0
    SLICE_X70Y98         LUT5 (Prop_lut5_I0_O)        0.124    11.224 r  Idecode32_0/ram_i_275/O
                         net (fo=4, routed)           0.832    12.056    Idecode32_0/ram_i_275_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.180 r  Idecode32_0/ram_i_154/O
                         net (fo=1, routed)           0.559    12.738    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.862 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.494    13.357    Ifetc32_0/ram_i_66_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.481 f  Ifetc32_0/ram_i_6/O
                         net (fo=19, routed)          1.398    14.878    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[10]
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.124    15.002 r  Ifetc32_0/register[0][31]_i_19/O
                         net (fo=2, routed)           0.670    15.672    Ifetc32_0/register[0][31]_i_19_n_0
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.124    15.796 f  Ifetc32_0/ram_i_50/O
                         net (fo=20, routed)          0.887    16.683    Ifetc32_0/ram_i_50_n_0
    SLICE_X64Y112        LUT3 (Prop_lut3_I1_O)        0.124    16.807 r  Ifetc32_0/ram_i_116/O
                         net (fo=1, routed)           0.488    17.295    Ifetc32_0/ram_i_116_n_0
    SLICE_X64Y112        LUT2 (Prop_lut2_I0_O)        0.124    17.419 r  Ifetc32_0/ram_i_21/O
                         net (fo=4, routed)           0.728    18.147    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y23         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.614    20.388    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.869    
                         clock uncertainty           -0.116    20.753    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    20.016    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.016    
                         arrival time                         -18.147    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.878ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.902ns  (logic 4.531ns (23.971%)  route 14.371ns (76.029%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 20.406 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.738    -0.746    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.708 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.425     3.133    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.139     5.396    Idecode32_0/douta[12]
    SLICE_X50Y114        MUXF7 (Prop_muxf7_S_O)       0.292     5.688 r  Idecode32_0/PC_reg[23]_i_6/O
                         net (fo=2, routed)           0.803     6.491    Idecode32_0/PC_reg[23]_i_6_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I3_O)        0.297     6.788 r  Idecode32_0/PC[23]_i_3/O
                         net (fo=9, routed)           1.165     7.953    Idecode32_0/Idecode32_0_read_data_1[21]
    SLICE_X58Y106        LUT4 (Prop_lut4_I1_O)        0.124     8.077 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=1, routed)           0.723     8.800    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.924 r  Idecode32_0/register[0][30]_i_45/O
                         net (fo=32, routed)          1.148    10.072    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27
    SLICE_X68Y102        LUT6 (Prop_lut6_I4_O)        0.124    10.196 r  Idecode32_0/ram_i_463/O
                         net (fo=4, routed)           0.904    11.100    Idecode32_0/ram_i_463_n_0
    SLICE_X70Y98         LUT5 (Prop_lut5_I0_O)        0.124    11.224 r  Idecode32_0/ram_i_275/O
                         net (fo=4, routed)           0.832    12.056    Idecode32_0/ram_i_275_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.180 r  Idecode32_0/ram_i_154/O
                         net (fo=1, routed)           0.559    12.738    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.862 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.494    13.357    Ifetc32_0/ram_i_66_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.481 f  Ifetc32_0/ram_i_6/O
                         net (fo=19, routed)          1.398    14.878    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[10]
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.124    15.002 r  Ifetc32_0/register[0][31]_i_19/O
                         net (fo=2, routed)           0.670    15.672    Ifetc32_0/register[0][31]_i_19_n_0
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.124    15.796 f  Ifetc32_0/ram_i_50/O
                         net (fo=20, routed)          0.724    16.520    Ifetc32_0/ram_i_50_n_0
    SLICE_X72Y107        LUT3 (Prop_lut3_I1_O)        0.124    16.644 r  Ifetc32_0/ram_i_127/O
                         net (fo=1, routed)           0.488    17.132    Ifetc32_0/ram_i_127_n_0
    SLICE_X72Y107        LUT2 (Prop_lut2_I0_O)        0.124    17.256 r  Ifetc32_0/ram_i_32/O
                         net (fo=4, routed)           0.899    18.155    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[2]
    RAMB36_X3Y20         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.632    20.406    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.887    
                         clock uncertainty           -0.116    20.771    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    20.034    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.034    
                         arrival time                         -18.155    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.900ns  (logic 4.531ns (23.974%)  route 14.369ns (76.026%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 20.405 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.738    -0.746    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.708 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.425     3.133    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.139     5.396    Idecode32_0/douta[12]
    SLICE_X50Y114        MUXF7 (Prop_muxf7_S_O)       0.292     5.688 r  Idecode32_0/PC_reg[23]_i_6/O
                         net (fo=2, routed)           0.803     6.491    Idecode32_0/PC_reg[23]_i_6_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I3_O)        0.297     6.788 r  Idecode32_0/PC[23]_i_3/O
                         net (fo=9, routed)           1.165     7.953    Idecode32_0/Idecode32_0_read_data_1[21]
    SLICE_X58Y106        LUT4 (Prop_lut4_I1_O)        0.124     8.077 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=1, routed)           0.723     8.800    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.924 r  Idecode32_0/register[0][30]_i_45/O
                         net (fo=32, routed)          1.148    10.072    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27
    SLICE_X68Y102        LUT6 (Prop_lut6_I4_O)        0.124    10.196 r  Idecode32_0/ram_i_463/O
                         net (fo=4, routed)           0.904    11.100    Idecode32_0/ram_i_463_n_0
    SLICE_X70Y98         LUT5 (Prop_lut5_I0_O)        0.124    11.224 r  Idecode32_0/ram_i_275/O
                         net (fo=4, routed)           0.832    12.056    Idecode32_0/ram_i_275_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.180 r  Idecode32_0/ram_i_154/O
                         net (fo=1, routed)           0.559    12.738    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.862 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.494    13.357    Ifetc32_0/ram_i_66_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.481 f  Ifetc32_0/ram_i_6/O
                         net (fo=19, routed)          1.398    14.878    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[10]
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.124    15.002 r  Ifetc32_0/register[0][31]_i_19/O
                         net (fo=2, routed)           0.670    15.672    Ifetc32_0/register[0][31]_i_19_n_0
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.124    15.796 f  Ifetc32_0/ram_i_50/O
                         net (fo=20, routed)          0.886    16.682    Ifetc32_0/ram_i_50_n_0
    SLICE_X72Y108        LUT3 (Prop_lut3_I1_O)        0.124    16.806 r  Ifetc32_0/ram_i_121/O
                         net (fo=1, routed)           0.488    17.294    Ifetc32_0/ram_i_121_n_0
    SLICE_X72Y108        LUT2 (Prop_lut2_I0_O)        0.124    17.418 r  Ifetc32_0/ram_i_26/O
                         net (fo=4, routed)           0.736    18.154    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[8]
    RAMB36_X3Y21         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.631    20.405    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.886    
                         clock uncertainty           -0.116    20.770    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    20.033    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.033    
                         arrival time                         -18.154    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out1_cpuclk fall@21.739ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        18.791ns  (logic 4.531ns (24.113%)  route 14.260ns (75.887%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 20.304 - 21.739 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.738    -0.746    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.708 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.425     3.133    Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0/O
                         net (fo=129, routed)         2.139     5.396    Idecode32_0/douta[12]
    SLICE_X50Y114        MUXF7 (Prop_muxf7_S_O)       0.292     5.688 r  Idecode32_0/PC_reg[23]_i_6/O
                         net (fo=2, routed)           0.803     6.491    Idecode32_0/PC_reg[23]_i_6_n_0
    SLICE_X50Y110        LUT6 (Prop_lut6_I3_O)        0.297     6.788 r  Idecode32_0/PC[23]_i_3/O
                         net (fo=9, routed)           1.165     7.953    Idecode32_0/Idecode32_0_read_data_1[21]
    SLICE_X58Y106        LUT4 (Prop_lut4_I1_O)        0.124     8.077 r  Idecode32_0/register[0][30]_i_51/O
                         net (fo=1, routed)           0.723     8.800    Idecode32_0/register[0][30]_i_51_n_0
    SLICE_X57Y102        LUT6 (Prop_lut6_I4_O)        0.124     8.924 r  Idecode32_0/register[0][30]_i_45/O
                         net (fo=32, routed)          1.148    10.072    Idecode32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_27
    SLICE_X68Y102        LUT6 (Prop_lut6_I4_O)        0.124    10.196 r  Idecode32_0/ram_i_463/O
                         net (fo=4, routed)           0.904    11.100    Idecode32_0/ram_i_463_n_0
    SLICE_X70Y98         LUT5 (Prop_lut5_I0_O)        0.124    11.224 r  Idecode32_0/ram_i_275/O
                         net (fo=4, routed)           0.832    12.056    Idecode32_0/ram_i_275_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I3_O)        0.124    12.180 r  Idecode32_0/ram_i_154/O
                         net (fo=1, routed)           0.559    12.738    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_67
    SLICE_X76Y96         LUT6 (Prop_lut6_I0_O)        0.124    12.862 r  Ifetc32_0/ram_i_66/O
                         net (fo=1, routed)           0.494    13.357    Ifetc32_0/ram_i_66_n_0
    SLICE_X76Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.481 f  Ifetc32_0/ram_i_6/O
                         net (fo=19, routed)          1.398    14.878    Ifetc32_0/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[10]
    SLICE_X70Y104        LUT4 (Prop_lut4_I2_O)        0.124    15.002 r  Ifetc32_0/register[0][31]_i_19/O
                         net (fo=2, routed)           0.670    15.672    Ifetc32_0/register[0][31]_i_19_n_0
    SLICE_X70Y105        LUT6 (Prop_lut6_I0_O)        0.124    15.796 f  Ifetc32_0/ram_i_50/O
                         net (fo=20, routed)          0.887    16.683    Ifetc32_0/ram_i_50_n_0
    SLICE_X64Y112        LUT3 (Prop_lut3_I1_O)        0.124    16.807 r  Ifetc32_0/ram_i_116/O
                         net (fo=1, routed)           0.488    17.295    Ifetc32_0/ram_i_116_n_0
    SLICE_X64Y112        LUT2 (Prop_lut2_I0_O)        0.124    17.419 r  Ifetc32_0/ram_i_21/O
                         net (fo=4, routed)           0.625    18.045    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y23         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     21.739    21.739 f  
    Y18                                               0.000    21.739 f  clock (IN)
                         net (fo=0)                   0.000    21.739    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    23.213 f  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.375    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    17.052 f  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    18.682    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.773 f  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        1.530    20.304    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.481    20.785    
                         clock uncertainty           -0.116    20.669    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    19.932    dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         19.932    
                         arrival time                         -18.045    
  -------------------------------------------------------------------
                         slack                                  1.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 scan_0/clkout1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            scan_0/clkout1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.567    -0.536    scan_0/clk_out1
    SLICE_X38Y99         FDCE                                         r  scan_0/clkout1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  scan_0/clkout1_reg/Q
                         net (fo=4, routed)           0.177    -0.194    scan_0/clkout1
    SLICE_X38Y99         LUT5 (Prop_lut5_I4_O)        0.045    -0.149 r  scan_0/clkout1_i_1/O
                         net (fo=1, routed)           0.000    -0.149    scan_0/clkout1_i_1_n_0
    SLICE_X38Y99         FDCE                                         r  scan_0/clkout1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.839    -0.773    scan_0/clk_out1
    SLICE_X38Y99         FDCE                                         r  scan_0/clkout1_reg/C
                         clock pessimism              0.238    -0.536    
    SLICE_X38Y99         FDCE (Hold_fdce_C_D)         0.120    -0.416    scan_0/clkout1_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            scan_0/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.565    -0.538    scan_0/clk_out1
    SLICE_X41Y92         FDCE                                         r  scan_0/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.397 f  scan_0/cnt1_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.217    scan_0/cnt1[0]
    SLICE_X41Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.172 r  scan_0/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    scan_0/cnt1_0[0]
    SLICE_X41Y92         FDCE                                         r  scan_0/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.837    -0.775    scan_0/clk_out1
    SLICE_X41Y92         FDCE                                         r  scan_0/cnt1_reg[0]/C
                         clock pessimism              0.238    -0.538    
    SLICE_X41Y92         FDCE (Hold_fdce_C_D)         0.091    -0.447    scan_0/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            scan_0/cnt1_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.231ns (49.572%)  route 0.235ns (50.428%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.566    -0.537    scan_0/clk_out1
    SLICE_X39Y96         FDCE                                         r  scan_0/cnt1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  scan_0/cnt1_reg[18]/Q
                         net (fo=2, routed)           0.107    -0.288    scan_0/cnt1[18]
    SLICE_X41Y96         LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  scan_0/cnt1[31]_i_6/O
                         net (fo=32, routed)          0.128    -0.116    scan_0/cnt1[31]_i_6_n_0
    SLICE_X41Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.071 r  scan_0/cnt1[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.071    scan_0/cnt1_0[20]
    SLICE_X41Y96         FDCE                                         r  scan_0/cnt1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.838    -0.774    scan_0/clk_out1
    SLICE_X41Y96         FDCE                                         r  scan_0/cnt1_reg[20]/C
                         clock pessimism              0.254    -0.521    
    SLICE_X41Y96         FDCE (Hold_fdce_C_D)         0.092    -0.429    scan_0/cnt1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            scan_0/cnt1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.231ns (47.927%)  route 0.251ns (52.073%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.566    -0.537    scan_0/clk_out1
    SLICE_X41Y94         FDCE                                         r  scan_0/cnt1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  scan_0/cnt1_reg[10]/Q
                         net (fo=2, routed)           0.145    -0.251    scan_0/cnt1[10]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.045    -0.206 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          0.106    -0.100    scan_0/cnt1[31]_i_3_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I0_O)        0.045    -0.055 r  scan_0/cnt1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    scan_0/cnt1_0[7]
    SLICE_X41Y94         FDCE                                         r  scan_0/cnt1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.838    -0.774    scan_0/clk_out1
    SLICE_X41Y94         FDCE                                         r  scan_0/cnt1_reg[7]/C
                         clock pessimism              0.238    -0.537    
    SLICE_X41Y94         FDCE (Hold_fdce_C_D)         0.092    -0.445    scan_0/cnt1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            scan_0/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.555%)  route 0.276ns (54.445%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.566    -0.537    scan_0/clk_out1
    SLICE_X41Y93         FDCE                                         r  scan_0/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  scan_0/cnt1_reg[1]/Q
                         net (fo=2, routed)           0.148    -0.247    scan_0/cnt1[1]
    SLICE_X41Y93         LUT5 (Prop_lut5_I3_O)        0.045    -0.202 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          0.128    -0.075    scan_0/cnt1[31]_i_4_n_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.045    -0.030 r  scan_0/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    scan_0/cnt1_0[3]
    SLICE_X41Y93         FDCE                                         r  scan_0/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.838    -0.774    scan_0/clk_out1
    SLICE_X41Y93         FDCE                                         r  scan_0/cnt1_reg[3]/C
                         clock pessimism              0.238    -0.537    
    SLICE_X41Y93         FDCE (Hold_fdce_C_D)         0.092    -0.445    scan_0/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            scan_0/cnt1_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.781%)  route 0.285ns (55.219%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.567    -0.536    scan_0/clk_out1
    SLICE_X41Y98         FDCE                                         r  scan_0/cnt1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  scan_0/cnt1_reg[25]/Q
                         net (fo=2, routed)           0.145    -0.250    scan_0/cnt1[25]
    SLICE_X41Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.205 r  scan_0/cnt1[31]_i_5/O
                         net (fo=32, routed)          0.140    -0.065    scan_0/cnt1[31]_i_5_n_0
    SLICE_X41Y98         LUT5 (Prop_lut5_I2_O)        0.045    -0.020 r  scan_0/cnt1[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.020    scan_0/cnt1_0[27]
    SLICE_X41Y98         FDCE                                         r  scan_0/cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.839    -0.773    scan_0/clk_out1
    SLICE_X41Y98         FDCE                                         r  scan_0/cnt1_reg[27]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X41Y98         FDCE (Hold_fdce_C_D)         0.092    -0.444    scan_0/cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            scan_0/cnt1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.231ns (42.871%)  route 0.308ns (57.129%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.566    -0.537    scan_0/clk_out1
    SLICE_X39Y96         FDCE                                         r  scan_0/cnt1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  scan_0/cnt1_reg[18]/Q
                         net (fo=2, routed)           0.107    -0.288    scan_0/cnt1[18]
    SLICE_X41Y96         LUT5 (Prop_lut5_I0_O)        0.045    -0.243 r  scan_0/cnt1[31]_i_6/O
                         net (fo=32, routed)          0.201    -0.043    scan_0/cnt1[31]_i_6_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I3_O)        0.045     0.002 r  scan_0/cnt1[9]_i_1/O
                         net (fo=1, routed)           0.000     0.002    scan_0/cnt1_0[9]
    SLICE_X41Y95         FDCE                                         r  scan_0/cnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.838    -0.774    scan_0/clk_out1
    SLICE_X41Y95         FDCE                                         r  scan_0/cnt1_reg[9]/C
                         clock pessimism              0.254    -0.521    
    SLICE_X41Y95         FDCE (Hold_fdce_C_D)         0.092    -0.429    scan_0/cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            scan_0/cnt1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.231ns (42.584%)  route 0.311ns (57.416%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.566    -0.537    scan_0/clk_out1
    SLICE_X41Y94         FDCE                                         r  scan_0/cnt1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  scan_0/cnt1_reg[10]/Q
                         net (fo=2, routed)           0.145    -0.251    scan_0/cnt1[10]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.045    -0.206 r  scan_0/cnt1[31]_i_3/O
                         net (fo=32, routed)          0.166    -0.039    scan_0/cnt1[31]_i_3_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.045     0.006 r  scan_0/cnt1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.006    scan_0/cnt1_0[6]
    SLICE_X39Y93         FDCE                                         r  scan_0/cnt1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.838    -0.774    scan_0/clk_out1
    SLICE_X39Y93         FDCE                                         r  scan_0/cnt1_reg[6]/C
                         clock pessimism              0.254    -0.521    
    SLICE_X39Y93         FDCE (Hold_fdce_C_D)         0.092    -0.429    scan_0/cnt1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            scan_0/cnt1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.231ns (42.303%)  route 0.315ns (57.697%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.566    -0.537    scan_0/clk_out1
    SLICE_X41Y93         FDCE                                         r  scan_0/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.396 f  scan_0/cnt1_reg[1]/Q
                         net (fo=2, routed)           0.148    -0.247    scan_0/cnt1[1]
    SLICE_X41Y93         LUT5 (Prop_lut5_I3_O)        0.045    -0.202 r  scan_0/cnt1[31]_i_4/O
                         net (fo=32, routed)          0.167    -0.036    scan_0/cnt1[31]_i_4_n_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I1_O)        0.045     0.009 r  scan_0/cnt1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.009    scan_0/cnt1_0[4]
    SLICE_X39Y93         FDCE                                         r  scan_0/cnt1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.838    -0.774    scan_0/clk_out1
    SLICE_X39Y93         FDCE                                         r  scan_0/cnt1_reg[4]/C
                         clock pessimism              0.254    -0.521    
    SLICE_X39Y93         FDCE (Hold_fdce_C_D)         0.091    -0.430    scan_0/cnt1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 scan_0/cnt1_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            scan_0/cnt1_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.913%)  route 0.348ns (60.087%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.567    -0.536    scan_0/clk_out1
    SLICE_X41Y98         FDCE                                         r  scan_0/cnt1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  scan_0/cnt1_reg[25]/Q
                         net (fo=2, routed)           0.145    -0.250    scan_0/cnt1[25]
    SLICE_X41Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.205 r  scan_0/cnt1[31]_i_5/O
                         net (fo=32, routed)          0.203    -0.002    scan_0/cnt1[31]_i_5_n_0
    SLICE_X41Y97         LUT5 (Prop_lut5_I2_O)        0.045     0.043 r  scan_0/cnt1[24]_i_1/O
                         net (fo=1, routed)           0.000     0.043    scan_0/cnt1_0[24]
    SLICE_X41Y97         FDCE                                         r  scan_0/cnt1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    c/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  c/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    c/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  c/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    c/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  c/inst/clkout1_buf/O
                         net (fo=1208, routed)        0.839    -0.773    scan_0/clk_out1
    SLICE_X41Y97         FDCE                                         r  scan_0/cnt1_reg[24]/C
                         clock pessimism              0.254    -0.520    
    SLICE_X41Y97         FDCE (Hold_fdce_C_D)         0.092    -0.428    scan_0/cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                           0.043    
  -------------------------------------------------------------------
                         slack                                  0.471    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { c/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y14     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y12     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y12     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y16     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X2Y16     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y18     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y18     Ifetc32_0/p/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y23     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         43.478      40.902     RAMB36_X1Y23     dmemory32_0/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       43.478      169.882    MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X59Y97     Idecode32_0/register_reg[10][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y97     Idecode32_0/register_reg[10][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y99     Idecode32_0/register_reg[7][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y95     Idecode32_0/register_reg[7][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X50Y95     Idecode32_0/register_reg[7][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X55Y99     Idecode32_0/register_reg[7][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y99     Idecode32_0/register_reg[7][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X59Y97     Idecode32_0/register_reg[10][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X44Y97     Idecode32_0/register_reg[10][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.739      21.239     SLICE_X54Y92     Idecode32_0/register_reg[10][5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X61Y98     Ifetc32_0/PC_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X61Y98     Ifetc32_0/PC_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X63Y101    Ifetc32_0/PC_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X61Y98     Ifetc32_0/PC_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X62Y98     Ifetc32_0/PC_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X62Y98     Ifetc32_0/PC_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X60Y97     Ifetc32_0/PC_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X64Y98     Ifetc32_0/PC_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X62Y99     Ifetc32_0/PC_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         21.739      21.239     SLICE_X60Y97     Ifetc32_0/PC_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    c/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  c/inst/mmcm_adv_inst/CLKFBOUT



