Metric,Value
design__lint_error__count,5
design__lint_timing_construct__count,0
design__lint_warning__count,57
design__inferred_latch__count,0
design__instance__count,15784
design__instance__area,227195
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,54
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.012733072973787785
power__switching__total,0.016506755724549294
power__leakage__total,2.402597658601735E-7
power__total,0.029240069910883904
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-1.0242600391087173
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.9090334298154177
timing__hold__ws__corner:nom_tt_025C_1v80,0.3139648629945891
timing__setup__ws__corner:nom_tt_025C_1v80,1.4281038977822074
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.313965
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.428104
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,241
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,54
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-1.6515993484767018
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.445945626381742
timing__hold__ws__corner:nom_ss_100C_1v60,0.8714118562274465
timing__setup__ws__corner:nom_ss_100C_1v60,0.6102993838595105
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.871412
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,0.610299
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,54
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.7643947913219192
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.6878138253634676
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1174542718552127
timing__setup__ws__corner:nom_ff_n40C_1v95,1.6675230557246488
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.117454
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,1.667523
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,286
design__max_fanout_violation__count,54
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.7388251330963155
clock__skew__worst_setup,0.6740649340599669
timing__hold__ws,0.1139245396931943
timing__setup__ws,0.26275693475851924
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113925
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.262757
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,1.84 2.72 1376.32 223.04
design__io,45
design__die__area,311133
design__core__area,267253
design__instance__count__stdcell,15780
design__instance__area__stdcell,162105
design__instance__count__macros,4
design__instance__area__macros,65089.1
design__instance__utilization,0.850112
design__instance__utilization__stdcell,0.801853
design__instance__count__class:macro,4
design__instance__count__class:buffer,2
design__instance__count__class:inverter,187
design__instance__count__class:clock_gate_cell,447
design__instance__count__class:sequential_cell,2966
design__instance__count__class:multi_input_combinational_cell,6014
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,10883
design__instance__count__class:tap_cell,3410
design__power_grid_violation__count__net:VPWR,6158
design__power_grid_violation__count__net:VGND,6842
design__power_grid_violation__count,13000
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,403052
design__violations,0
design__instance__count__class:timing_repair_buffer,1176
design__instance__count__class:clock_buffer,1340
design__instance__count__class:clock_inverter,41
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,229
antenna__violating__nets,14
antenna__violating__pins,14
route__antenna_violation__count,14
antenna_diodes_count,197
design__instance__count__class:antenna_cell,197
route__net,11994
route__net__special,2
route__drc_errors__iter:1,8341
route__wirelength__iter:1,463731
route__drc_errors__iter:2,4044
route__wirelength__iter:2,460057
route__drc_errors__iter:3,3884
route__wirelength__iter:3,459042
route__drc_errors__iter:4,664
route__wirelength__iter:4,458494
route__drc_errors__iter:5,63
route__wirelength__iter:5,458421
route__drc_errors__iter:6,0
route__wirelength__iter:6,458415
route__drc_errors,0
route__wirelength,458415
route__vias,91822
route__vias__singlecut,91822
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,773.61
timing__unannotated_net__count__corner:nom_tt_025C_1v80,248
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,248
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,248
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,54
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.9891754362260676
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.8874742303350909
timing__hold__ws__corner:min_tt_025C_1v80,0.3085289888676824
timing__setup__ws__corner:min_tt_025C_1v80,1.4496582122810877
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.308529
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,1.449658
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,248
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,145
design__max_fanout_violation__count__corner:min_ss_100C_1v60,54
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-1.5888089071863518
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.407788370169239
timing__hold__ws__corner:min_ss_100C_1v60,0.8604857070438879
timing__setup__ws__corner:min_ss_100C_1v60,0.8221654700867606
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.860486
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,0.822165
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,248
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,54
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.7388251330963155
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.6740649340599669
timing__hold__ws__corner:min_ff_n40C_1v95,0.1139245396931943
timing__setup__ws__corner:min_ff_n40C_1v95,1.6836452708550127
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113925
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,1.683645
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,248
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,3
design__max_fanout_violation__count__corner:max_tt_025C_1v80,54
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-1.0555775441399706
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.9270019458879503
timing__hold__ws__corner:max_tt_025C_1v80,0.3183814413337598
timing__setup__ws__corner:max_tt_025C_1v80,1.413365464668872
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318381
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,1.413365
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,248
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,286
design__max_fanout_violation__count__corner:max_ss_100C_1v60,54
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.7053514638679572
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.4750012739809568
timing__hold__ws__corner:max_ss_100C_1v60,0.8687675269526076
timing__setup__ws__corner:max_ss_100C_1v60,0.26275693475851924
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.879127
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,0.262757
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,248
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,54
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.7892990928700476
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.7003267053386963
timing__hold__ws__corner:max_ff_n40C_1v95,0.12015078161368478
timing__setup__ws__corner:max_ff_n40C_1v95,1.655223560620788
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.120151
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,1.655224
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,248
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,248
timing__unannotated_net_filtered__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
