( ( nil
  version "2.1"
  mapType "incremental"
  blockName "4BitAdder_unit"
  repList "spectre cmos_sch cmos.sch schematic veriloga"
  stopList "spectre"
  globalList "vdd! gnd!"
  hierDelim "."
  netlistDir "/home/ugrads/r/rohitbarichello/cadence/simulation/4BitAdder_unit/spectre/schematic/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "Design/inverter/schematic" "inverter" )
( "Design/1BitAdder/schematic" "Design_1BitAdder_schematic" )
( "Design/4BitAdder_unit/schematic" "Design_4BitAdder_unit_schematic" )
( "Design/nand2/schematic" "nand2" )
( "Design/4BitAdder/schematic" "Design_4BitAdder_schematic" )
( "Design/xor2/schematic" "xor2" )
 )
( "Design_1BitAdder_schematic" "ihnl/cds3/map" )
( "Design_4BitAdder_schematic" "ihnl/cds4/map" )
( "inverter" "ihnl/cds1/map" )
( "nand2" "ihnl/cds0/map" )
( "xor2" "ihnl/cds2/map" )
( "Design_4BitAdder_unit_schematic" "ihnl/cds5/map" )
 )
