
// Verilog netlist produced by program backanno, Version Radiant (64-bit) 1.0.0.350.6

// backanno -n Verilog -o ImpactAttempt04_29_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui ImpactAttempt04_29_impl_1.udb 
// Netlist created on Mon May 27 18:42:24 2019
// Netlist written on Mon May 27 18:42:32 2019
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade 6

`timescale 1 ns / 1 ps

module Main ( s_data_top, clk_cntr_top, latch_top, matrix_clk, OE, lat, RGB, 
              row );
  input  s_data_top;
  output clk_cntr_top, latch_top, matrix_clk, OE, lat;
  output [5:0] RGB;
  output [3:0] row;
  wire   \nes_inst/CLK_MAP/n85[19] , \nes_inst/CLK_MAP/n10726 , 
         \nes_inst/CLK_MAP/n8045 , \nes_inst/cnt[19] , matrix_clk_c, 
         \nes_inst/CLK_MAP/n85[18] , \nes_inst/CLK_MAP/n85[17] , 
         \nes_inst/CLK_MAP/n10723 , \nes_inst/cnt[18] , 
         \nes_inst/CLK_MAP/n8043 , \nes_inst/cnt[17] , 
         \nes_inst/CLK_MAP/n85[16] , \nes_inst/CLK_MAP/n85[15] , 
         \nes_inst/CLK_MAP/n10720 , \nes_inst/cnt[16] , 
         \nes_inst/CLK_MAP/n8041 , \nes_inst/cnt[15] , 
         \nes_inst/CLK_MAP/n85[14] , \nes_inst/CLK_MAP/n85[13] , 
         \nes_inst/CLK_MAP/n10717 , \nes_inst/cnt[14] , 
         \nes_inst/CLK_MAP/n8039 , \nes_inst/cnt[13] , 
         \nes_inst/CLK_MAP/n85[12] , \nes_inst/CLK_MAP/n85[11] , 
         \nes_inst/CLK_MAP/n10714 , \nes_inst/cnt[12] , 
         \nes_inst/CLK_MAP/n8037 , \nes_inst/cnt[11] , 
         \nes_inst/CLK_MAP/n85[10] , \nes_inst/CLK_MAP/n85[9] , 
         \nes_inst/CLK_MAP/n10711 , \nes_inst/cnt[10] , 
         \nes_inst/CLK_MAP/n8035 , \nes_inst/cnt[9] , 
         \nes_inst/CLK_MAP/n85[8] , \nes_inst/CLK_MAP/n85[7] , 
         \nes_inst/CLK_MAP/n10708 , \nes_inst/cnt[8] , 
         \nes_inst/CLK_MAP/n8033 , \nes_inst/CLK_MAP/n149[7] , 
         \nes_inst/CLK_MAP/n85[6] , \nes_inst/CLK_MAP/n85[5] , 
         \nes_inst/CLK_MAP/n10705 , \nes_inst/CLK_MAP/n149[6] , 
         \nes_inst/CLK_MAP/n8031 , \nes_inst/CLK_MAP/n149[5] , 
         \nes_inst/CLK_MAP/n85[4] , \nes_inst/CLK_MAP/n85[3] , 
         \nes_inst/CLK_MAP/n10702 , \nes_inst/CLK_MAP/n149[4] , 
         \nes_inst/CLK_MAP/n8029 , \nes_inst/CLK_MAP/n149[3] , 
         \nes_inst/CLK_MAP/n85[2] , \nes_inst/CLK_MAP/n85[1] , 
         \nes_inst/CLK_MAP/n10699 , \nes_inst/CLK_MAP/n149[2] , 
         \nes_inst/CLK_MAP/n8027 , \nes_inst/CLK_MAP/n149[1] , 
         \nes_inst/CLK_MAP/n85[0] , \nes_inst/CLK_MAP/n10690 , 
         \nes_inst/CLK_MAP/n149[0] , VCC_net, \cc_inst/n133[24] , 
         \cc_inst/n133[23] , \cc_inst/n10660 , \cc_inst/movement_counter[24] , 
         \cc_inst/n8012 , \cc_inst/movement_counter[23] , n3606, n3718, 
         \cc_inst/n8014 , \cc_inst/n133[6] , \cc_inst/n133[5] , 
         \cc_inst/n10624 , \cc_inst/movement_counter[6] , \cc_inst/n7994 , 
         \cc_inst/movement_counter[5] , \cc_inst/n7996 , \cc_inst/n133[22] , 
         \cc_inst/n133[21] , \cc_inst/n10657 , \cc_inst/movement_counter[22] , 
         \cc_inst/n8010 , \cc_inst/movement_counter[21] , \cc_inst/n133[4] , 
         \cc_inst/n133[3] , \cc_inst/n10621 , \cc_inst/movement_counter[4] , 
         \cc_inst/n7992 , \cc_inst/movement_counter[3] , \cc_inst/n133[20] , 
         \cc_inst/n133[19] , \cc_inst/n10654 , \cc_inst/movement_counter[20] , 
         \cc_inst/n8008 , \cc_inst/movement_counter[19] , \cc_inst/n25[4] , 
         \cc_inst/n25[3] , \cc_inst/n10642 , \cc_inst/read_addr_counter[4] , 
         \cc_inst/n8064 , \cc_inst/read_addr_counter[3] , \cc_inst/n4577 , 
         \cc_inst/n4568 , \cc_inst/n25[2] , \cc_inst/n25[1] , \cc_inst/n10639 , 
         \cc_inst/read_addr_counter[2] , \cc_inst/n8062 , 
         \cc_inst/read_addr_counter[1] , \cc_inst/n25[0] , \cc_inst/n10636 , 
         \cc_inst/read_addr_counter[0] , \cc_inst/n133[18] , 
         \cc_inst/n133[17] , \cc_inst/n10651 , \cc_inst/movement_counter[18] , 
         \cc_inst/n8006 , \cc_inst/movement_counter[17] , \cc_inst/n133[16] , 
         \cc_inst/n133[15] , \cc_inst/n10648 , \cc_inst/movement_counter[16] , 
         \cc_inst/n8004 , \cc_inst/movement_counter[15] , \cc_inst/n133[2] , 
         \cc_inst/n133[1] , \cc_inst/n10618 , \cc_inst/movement_counter[2] , 
         \cc_inst/n7990 , \cc_inst/movement_counter[1] , \cc_inst/n133[14] , 
         \cc_inst/n133[13] , \cc_inst/n10645 , \cc_inst/movement_counter[14] , 
         \cc_inst/n8002 , \cc_inst/movement_counter[13] , \cc_inst/n133[12] , 
         \cc_inst/n133[11] , \cc_inst/n10633 , \cc_inst/movement_counter[12] , 
         \cc_inst/n8000 , \cc_inst/movement_counter[11] , \cc_inst/n133[0] , 
         \cc_inst/n10615 , \cc_inst/movement_counter[0] , \cc_inst/n133[10] , 
         \cc_inst/n133[9] , \cc_inst/n10630 , \cc_inst/movement_counter[10] , 
         \cc_inst/n7998 , \cc_inst/movement_counter[9] , \cc_inst/n133[31] , 
         \cc_inst/n10672 , \cc_inst/n8020 , \cc_inst/movement_counter[31] , 
         \cc_inst/n133[30] , \cc_inst/n133[29] , \cc_inst/n10669 , 
         \cc_inst/movement_counter[30] , \cc_inst/n8018 , 
         \cc_inst/movement_counter[29] , \cc_inst/n133[28] , 
         \cc_inst/n133[27] , \cc_inst/n10666 , \cc_inst/movement_counter[28] , 
         \cc_inst/n8016 , \cc_inst/movement_counter[27] , \cc_inst/n133[8] , 
         \cc_inst/n133[7] , \cc_inst/n10627 , \cc_inst/movement_counter[8] , 
         \cc_inst/movement_counter[7] , \cc_inst/n133[26] , \cc_inst/n133[25] , 
         \cc_inst/n10663 , \cc_inst/movement_counter[26] , 
         \cc_inst/movement_counter[25] , n18, n19, n10696, \counter[2] , n8023, 
         n2, clk, n20, n10687, n3, \MD_inst/n10684 , \MD_inst/n8059 , 
         \MD_inst/scol[5] , \col_data[5] , \MD_inst/n10681 , \MD_inst/scol[4] , 
         \MD_inst/n8057 , \MD_inst/scol[3] , \col_data[3] , \col_data[4] , 
         \MD_inst/n10678 , \MD_inst/scol[2] , \MD_inst/n8055 , 
         \MD_inst/scol[1] , \col_data[1] , \col_data[2] , \MD_inst/n10675 , 
         \MD_inst/scol[0] , \board_shift_col[0] , \MD_inst/n29[5] , 
         \MD_inst/n10735 , \MD_inst/n8052 , \MD_inst/scol_5__N_333 , 
         \MD_inst/n29[4] , \MD_inst/n29[3] , \MD_inst/n10732 , \MD_inst/n8050 , 
         \MD_inst/n29[2] , \MD_inst/n29[1] , \MD_inst/n10729 , \MD_inst/n8048 , 
         \MD_inst/n29[0] , \MD_inst/n10693 , \nes_inst/sipo_7__N_609[1] , 
         \nes_inst/sipo_7__N_609[0] , \sipo[1] , \sipo[0] , n21, s_data_top_c, 
         \nes_inst/sipo_7__N_601[0] , \nes_inst/sipo_7__N_601[1] , 
         \nes_inst/sipo_7__N_609[6] , \nes_inst/sipo_7__N_609[7] , 
         \nes_inst/sipo[6] , \sipo[5] , \nes_inst/sipo[7] , 
         \nes_inst/sipo_7__N_601[7] , \nes_inst/sipo_7__N_601[6] , 
         \sipo_7__N_609[4] , \sipo_7__N_609[5] , \sipo[3] , \sipo[4] , 
         \nes_inst/sipo_7__N_601[5] , \nes_inst/sipo_7__N_601[4] , 
         \nes_inst/sipo_7__N_609[2] , \nes_inst/sipo_7__N_609[3] , \sipo[2] , 
         \nes_inst/sipo_7__N_601[3] , \nes_inst/sipo_7__N_601[2] , 
         \nes_inst/sipo_7__N_601[6]/sig_001/FeedThruLUT , 
         \nes_inst/sipo_7__N_601[7]/sig_000/FeedThruLUT , 
         \nes_inst/sipo_7__N_601[4]/sig_003/FeedThruLUT , 
         \nes_inst/sipo_7__N_601[5]/sig_002/FeedThruLUT , 
         \nes_inst/sipo_7__N_601[2]/sig_005/FeedThruLUT , 
         \nes_inst/sipo_7__N_601[3]/sig_004/FeedThruLUT , 
         \nes_inst/sipo_7__N_601[0]/sig_007/FeedThruLUT , 
         \nes_inst/sipo_7__N_601[1]/sig_006/FeedThruLUT , n3785, n3816, 
         \button_out[0] , \button_out[1] , n3814, n3815, \button_out[3] , 
         \button_out[2] , \nes_inst/n3812 , n3813, \button_out[6] , 
         \button_out[4] , \piece_mem_inst/mem_13__N_565[4] , 
         \piece_mem_inst/mem_13__N_565[2] , \w_data_piece_sig_spawn[4] , 
         \r_data_piece_sig_cc[4] , \w_enable_piece_sig[0] , 
         \r_data_piece_sig_cc[2] , \w_data_piece_sig_spawn[2] , 
         \piece_mem_inst/n3618 , \piece_mem_inst/mem[2]_2 , 
         \piece_mem_inst/mem[4]_2 , \piece_mem_inst/mem_13__N_565[3] , 
         \r_data_piece_sig_cc[3] , \w_data_piece_sig_spawn[3] , 
         \piece_mem_inst/mem[3]_2 , \mem[12]/sig_009/FeedThruLUT , 
         \mem[13]/sig_008/FeedThruLUT , \mem[12] , \mem[13] , 
         \p2x_sum_adj_761[3] , \p2x_sum_adj_761[2] , 
         \mem[10]/sig_011/FeedThruLUT , \mem[11]/sig_010/FeedThruLUT , 
         \mem[10] , \mem[11] , \p2x_sum_adj_761[1] , \p2x_sum_adj_761[0] , 
         \mem[7]/sig_014/FeedThruLUT , \mem[8]/sig_013/FeedThruLUT , \mem[7] , 
         \mem[8] , \p1y_sum_adj_760[3] , \p1y_sum_adj_760[2] , 
         \mem[5]/sig_016/FeedThruLUT , \mem[6]/sig_015/FeedThruLUT , \mem[5] , 
         \mem[6] , \p1y_sum_adj_760[1] , \p1y_sum_adj_760[0] , n3840, 
         \piece_mem_inst/mem[4]_2/sig_017/FeedThruLUT , \piece_sel_pg[4] , 
         \curr_state[0] , \curr_state[1] , 
         \piece_mem_inst/mem[2]_2/sig_019/FeedThruLUT , 
         \piece_mem_inst/mem[3]_2/sig_018/FeedThruLUT , 
         \mem[0]/sig_021/FeedThruLUT , \mem[1]/sig_020/FeedThruLUT , \mem[0] , 
         \mem[1] , \r_data_piece_sig_cc[1] , \r_data_piece_sig_cc[0] , n3806, 
         n9834, \w_enable_piece_sig[1] , \w_data_piece_sig_cc[6] , 
         \cc_inst/w_data_piece_sig_cc[5] , n3865, n3802, 
         \w_data_piece_sig_cc[12] , \w_data_piece_sig_cc[11] , n3790, n3788, 
         \w_data_piece_sig_cc[1] , \w_data_piece_sig_cc[0] , n3794, n3792, 
         \w_data_piece_sig_cc[8] , \w_data_piece_sig_cc[7] , n3798, n3796, 
         \w_data_piece_sig_cc[10] , \mem[9] , \cc_inst/w_data_piece_sig_cc[9] , 
         \impact_inst/n8453 , \impact_inst/n8452 , \impact_inst/n1118 , 
         \impact_inst/n4_adj_699 , \impact_inst/n31_adj_736[2] , 
         \impact_inst/n31_adj_736[3] , \impact_inst/n6_adj_700 , 
         \impact_inst/n1119 , \impact_inst/n3634 , \impact_inst/n3749 , 
         \impact_inst/p2y_sum[3] , \impact_inst/p2y_sum[2] , 
         \impact_inst/n25_adj_737[0] , \impact_inst/n8456 , n5582, 
         \impact_inst/ref_y[0] , \impact_inst/p1y_sum_c[0] , 
         \impact_inst/piece_out_17__N_299[12] , \impact_inst/n1117 , 
         \impact_inst/n31[1] , \impact_inst/n7815 , \impact_inst/p1y_sum_c[1] , 
         n3776, n3850, \ref_x[0] , n561, \ref_x[1] , n3848, n3849, \ref_x[3] , 
         piece_sel_pg_4__N_511, \ref_x[2] , \impact_inst/n8443 , 
         \impact_inst/n84[0] , \impact_inst/piece_out_17__N_299[15] , 
         \impact_inst/piece_out_17__N_299[16] , \impact_inst/p1x_sum[0] , 
         \impact_inst/p1x_sum[1] , \impact_inst/read_enable_board_N_231 , 
         write_piece, start_rowfull, \impact_inst/impact_read , 
         \r_enable_sig[0] , \impact_inst/n8426 , \impact_inst/n97[0] , 
         \impact_inst/piece_out_17__N_299[9] , 
         \impact_inst/piece_out_17__N_299[10] , \impact_inst/p2x_sum[0] , 
         \impact_inst/p2x_sum[1] , \impact_inst/n8431 , \impact_inst/n110[0] , 
         \impact_inst/piece_out_17__N_299[3] , 
         \impact_inst/piece_out_17__N_299[4] , \impact_inst/p3x_sum[0] , 
         \impact_inst/p3x_sum[1] , \impact_inst/n8454 , \impact_inst/n8439 , 
         \impact_inst/n31[2] , \impact_inst/n4_adj_692 , 
         \impact_inst/n6_adj_690 , \impact_inst/n31[3] , 
         \impact_inst/p1y_sum_c[3] , \impact_inst/p1y_sum_c[2] , 
         \impact_inst/n10083 , \impact_inst/n10065 , \r_addr_imp_sig[1] , 
         \impact_inst/y_start[1] , \impact_inst/n10080 , \impact_inst/n2884 , 
         \impact_inst/n10062 , \impact_inst/y_start[0] , \r_addr_imp_sig[0] , 
         n3778, n3847, \w_addr_sig[0] , n565, \w_addr_sig[1] , 
         \impact_inst/n503[1] , \impact_inst/n503[0] , 
         \impact_inst/write_counter[1] , \impact_inst/n527 , 
         \impact_inst/write_counter[0] , \impact_inst/n7_adj_705 , 
         \impact_inst/n68 , \impact_inst/n5800 , n1628, n3845, n3846, 
         \w_addr_sig[3] , \r_addr_imp_sig[3] , \r_addr_imp_sig[2] , 
         \w_addr_sig[2] , \impact_inst/n8461 , \impact_inst/n25[0] , 
         \impact_inst/n31_adj_739[1] , \impact_inst/n7901 , 
         \impact_inst/p3y_sum[0] , \impact_inst/piece_out_17__N_299[0] , 
         \impact_inst/p3y_sum[1] , \impact_inst/n8463 , 
         \impact_inst/n25_adj_734[0] , \impact_inst/n7725 , 
         \impact_inst/ref_y[1] , \impact_inst/n5521 , \impact_inst/n8455 , 
         \impact_inst/n25_adj_735[0] , \impact_inst/n31_adj_736[1] , 
         \impact_inst/n7858 , \impact_inst/piece_out_17__N_299[6] , 
         \impact_inst/p2y_sum[0] , \impact_inst/p2y_sum[1] , 
         \impact_inst/n503[2] , \impact_inst/n503[3] , 
         \impact_inst/write_counter[2] , \impact_inst/n1882 , 
         \impact_inst/write_counter[3] , \impact_inst/n10095 , 
         \impact_inst/n9734 , \impact_inst/y_start[2] , \impact_inst/n10092 , 
         \impact_inst/n2886 , \impact_inst/n9732 , \impact_inst/n9792 , 
         \impact_inst/n8416 , \impact_inst/n8414 , \impact_inst/n4_adj_680 , 
         \impact_inst/piece_out_17__N_299[5] , \impact_inst/p3x_sum[3] , 
         \impact_inst/p3x_sum[2] , \impact_inst/n8421 , \impact_inst/n8422 , 
         \impact_inst/piece_out_17__N_299[11] , \impact_inst/n4_adj_683 , 
         \impact_inst/p2x_sum[3] , \impact_inst/p2x_sum[2] , 
         \impact_inst/n8415 , \impact_inst/n8420 , \impact_inst/n4_adj_686 , 
         \impact_inst/piece_out_17__N_299[17] , \impact_inst/p1x_sum[3] , 
         \impact_inst/p1x_sum[2] , \impact_inst/n8458 , \impact_inst/n8451 , 
         \impact_inst/n6_adj_681 , \impact_inst/n7721 , \impact_inst/ref_y[3] , 
         \impact_inst/ref_y[2] , \impact_inst/n7723 , \impact_inst/n8_adj_694 , 
         \impact_inst/n8460 , \impact_inst/n8459 , 
         \impact_inst/n31_adj_739[2] , \impact_inst/n4_adj_710 , 
         \impact_inst/n6_adj_708 , \impact_inst/n31_adj_739[3] , 
         \impact_inst/p3y_sum[3] , \impact_inst/p3y_sum[2] , 
         \counter[2]/sig_022/FeedThruLUT , \Spawn_inst/n14[0] , 
         \Spawn_inst/n14[1] , \piece_sel_counter[0] , \piece_sel_counter[1] , 
         n512, \Spawn_inst/n3758 , n3786, n3810, n3807, \piece_sel_counter[2] , 
         n3782, \state_out_1__N_482[0] , n2823, \n512$n0 , 
         piece_w_data_out_13__N_398, n5790, \Spawn_inst/n14[2] , n3779, n3843, 
         \piece_sel_pg[0] , \piece_sel_pg[1] , n3841, n3842, \piece_sel_pg[3] , 
         \piece_sel_pg[2] , \pattern_gen_inst/n110[2] , \pattern_gen_inst/n81 , 
         \pattern_gen_inst/n5818 , \pattern_gen_inst/n1680 , RGB_c_5, 
         \pattern_gen_inst/n110[0] , \pattern_gen_inst/n8401 , RGB_c_4, 
         RGB_c_3, n3784, n3824, \ref_y_adj_781[0] , \ref_y_adj_781[1] , n3822, 
         n3823, \ref_y_adj_781[3] , \ref_y_adj_781[2] , n3819, n3820, 
         \ref_x_adj_780[1] , \ref_x_adj_780[0] , n3817, n3818, 
         \ref_x_adj_780[3] , \ref_x_adj_780[2] , \cc_inst/n8430 , 
         \cc_inst/n1266[0] , \cc_inst/n1595 , \cc_inst/n1432[3] , 
         \cc_inst/n6_adj_658 , \cc_inst/n5733 , \cc_inst/n773 , \cc_inst/n757 , 
         \cc_inst/n820 , \cc_inst/n725[1] , \cc_inst/n725[0] , \cc_inst/n3608 , 
         \cc_inst/n8447 , \cc_inst/n1059[0] , \p1y_sum_adj_760[4] , 
         \cc_inst/n8_adj_647 , \cc_inst/n1432[0] , \cc_inst/n8442 , 
         \cc_inst/n8417 , \cc_inst/n1426[1] , \cc_inst/n1426[0] , 
         \cc_inst/n4_adj_657 , \cc_inst/n1266[1] , \cc_inst/n1266[2] , 
         \cc_inst/n758 , \cc_inst/n759 , \MD_inst/row_up_3__N_334[2] , 
         \MD_inst/row_up_3__N_334[1] , row_c_2, row_c_0, row_c_1, 
         \MD_inst/row_up_3__N_338 , n3783, n3839, \r_data_sig[0] , n56, n55, 
         \r_data_sig[1] , n3837, n3838, n53, \r_data_sig[3] , \r_data_sig[2] , 
         n54, n3835, n3836, \r_data_sig[5] , n51, n52, \r_data_sig[4] , n3833, 
         n3834, \r_data_sig[7] , n49, n50, \r_data_sig[6] , n3831, n3832, n47, 
         \r_data_sig[9] , n48, \r_data_sig[8] , n3829, n3830, \r_data_sig[11] , 
         n45, \r_data_sig[10] , n46, n3827, n3828, n43, \r_data_sig[13] , 
         \r_data_sig[12] , n44, n3825, n3826, n41, \r_data_sig[15] , n42, 
         \r_data_sig[14] , \cc_inst/n5806 , n765, \cc_inst/n9806 , 
         \cc_inst/n1732 , \cc_inst/n3384 , \cc_inst/n2350 , \cc_inst/n5519 , 
         \cc_inst/n7_adj_650 , \cc_inst/n760 , \cc_inst/n4_adj_651 , 
         \w_data_piece_sig_cc[13] , \impact_inst/n3047 , write_piece_N_253, 
         \impact_inst/n4 , \impact_inst/n535 , \impact_inst/n9790 , 
         \impact_inst/p3y_sum[4] , \impact_inst/n4_adj_669 , 
         \impact_inst/p1y_sum_c[4] , \impact_inst/n8_adj_733 , 
         \impact_inst/p2y_sum[4] , \impact_inst/y_start_4__N_158 , 
         \impact_inst/n8_c , \impact_inst/y_start_4__N_156 , 
         \impact_inst/n10098 , \impact_inst/n10101 , \impact_inst/n10158 , 
         \impact_inst/n10161 , \impact_inst/n10182 , \impact_inst/n9698 , 
         \impact_inst/n7 , start_rowfull_N_243, \impact_inst/n10044 , 
         \impact_inst/n2873 , \impact_inst/n2875 , \impact_inst/y_start[3] , 
         \impact_inst/n8_adj_682 , \impact_inst/n1417[0] , \impact_inst/n1947 , 
         \impact_inst/n9398 , \impact_inst/n6_adj_711 , \impact_inst/n9624 , 
         \impact_inst/n9625 , \impact_inst/n10008 , \impact_inst/n9756 , 
         \impact_inst/n9757 , \impact_inst/n10011 , \impact_inst/n10014 , 
         \impact_inst/n10017 , \impact_inst/n10224 , \impact_inst/n9647 , 
         \impact_inst/n9787 , \impact_inst/n10245 , \impact_inst/n10242 , 
         \impact_inst/n9628 , \impact_inst/n9627 , 
         \impact_inst/write_piece_N_258 , \impact_inst/n9630 , 
         \impact_inst/n9631 , \impact_inst/n10146 , \impact_inst/n9713 , 
         \impact_inst/n10056 , \impact_inst/ref_y[4] , 
         \impact_inst/y_start[4] , \impact_inst/n10020 , \impact_inst/n10152 , 
         \impact_inst/n9710 , \impact_inst/n7724 , \impact_inst/n9409 , 
         \impact_inst/n9392 , \impact_inst/write_piece_N_267 , 
         \impact_inst/n10068 , \impact_inst/n10_adj_702 , \impact_inst/n9722 , 
         \impact_inst/n9740 , \impact_inst/n10026 , \impact_inst/n10029 , 
         \impact_inst/n10032 , \impact_inst/n10086 , \impact_inst/n10170 , 
         \impact_inst/n9704 , n9410, n5612, \write_enable_board_N_289[0] , 
         \write_enable_board_N_289[1] , \impact_inst/n8655 , 
         \r_addr_imp_sig[4] , \impact_inst/n9794 , 
         \impact_inst/write_piece_N_261 , \impact_inst/n9415 , 
         \impact_inst/n10110 , \impact_inst/n10_adj_703 , \impact_inst/n9689 , 
         \impact_inst/n10116 , \impact_inst/n4_adj_713 , 
         \impact_inst/y_start_4__N_146 , \impact_inst/n41 , \impact_inst/n39 , 
         \impact_inst/n8_adj_715 , \impact_inst/n8_adj_719 , 
         \impact_inst/n6_adj_721 , \impact_inst/n9417 , 
         \impact_inst/write_piece_N_264 , \impact_inst/n3 , 
         \impact_inst/n9451 , \impact_inst/n10188 , 
         \impact_inst/write_piece_N_262 , \impact_inst/n10200 , 
         \impact_inst/n4_adj_724 , \impact_inst/n8_adj_723 , 
         \impact_inst/y_start_4__N_148 , \impact_inst/n8_adj_726 , 
         \impact_inst/n10038 , \pattern_gen_inst/n10050 , 
         \pattern_gen_inst/n10053 , \pattern_gen_inst/n10218 , 
         \pattern_gen_inst/n10221 , \pattern_gen_inst/n8440 , 
         \pattern_gen_inst/n8423 , \pattern_gen_inst/n11 , 
         \pattern_gen_inst/n16 , \pattern_gen_inst/piece_out_17__N_299[2] , 
         \pattern_gen_inst/n6 , \pattern_gen_inst/n3540 , 
         \pattern_gen_inst/n8397 , \pattern_gen_inst/n4 , 
         \pattern_gen_inst/piece_out_17__N_299[0] , 
         \pattern_gen_inst/piece_out_17__N_299[1] , \pattern_gen_inst/n8433 , 
         \pattern_gen_inst/n8424 , \pattern_gen_inst/n9471 , 
         \pattern_gen_inst/n9427 , \pattern_gen_inst/piece_out_17__N_299[8] , 
         \pattern_gen_inst/n6_adj_667 , \pattern_gen_inst/n9475 , 
         \pattern_gen_inst/n4_adj_661 , 
         \pattern_gen_inst/piece_out_17__N_299[7] , 
         \pattern_gen_inst/piece_out_17__N_299[6] , \pattern_gen_inst/n3544 , 
         \pattern_gen_inst/n8418 , \pattern_gen_inst/n2410 , 
         \pattern_gen_inst/piece_out_17__N_299[16] , 
         \pattern_gen_inst/piece_out_17__N_299[14] , 
         \pattern_gen_inst/n6_adj_668 , \pattern_gen_inst/n9419 , 
         \pattern_gen_inst/n4_adj_659 , 
         \pattern_gen_inst/piece_out_17__N_299[12] , 
         \pattern_gen_inst/piece_out_17__N_299[13] , \pattern_gen_inst/n9622 , 
         \pattern_gen_inst/n10128 , \pattern_gen_inst/n9621 , 
         \pattern_gen_inst/n10131 , \pattern_gen_inst/n9655 , 
         \pattern_gen_inst/n9654 , w_enable_sig, n9239, n3190, n15, 
         \cc_inst/n4 , \cc_inst/p2y_sum[4] , \cc_inst/n9809 , 
         \cc_inst/n6_adj_656 , \cc_inst/n9807 , \cc_inst/n35 , 
         \cc_inst/n10074 , \cc_inst/n9638 , \cc_inst/n3367 , \cc_inst/n9668 , 
         \cc_inst/n10077 , \cc_inst/n1645[2] , \cc_inst/n9716 , 
         \cc_inst/n9707 , \cc_inst/n6_adj_645 , \cc_inst/n10 , 
         \cc_inst/n4_adj_648 , \cc_inst/n3375 , \cc_inst/n3572 , 
         \cc_inst/n9235 , \cc_inst/n9773 , \cc_inst/n10107 , 
         \cc_inst/n6_adj_653 , \cc_inst/n1730 , \cc_inst/n9719 , 
         \cc_inst/n9701 , \cc_inst/n10104 , \cc_inst/n9641 , \cc_inst/n9671 , 
         \cc_inst/n763 , \button_out[7] , \cc_inst/n10215 , \cc_inst/n10125 , 
         \cc_inst/n9652 , \cc_inst/n10212 , \cc_inst/n524[2] , \cc_inst/n9651 , 
         \cc_inst/n9665 , \cc_inst/n9661 , \cc_inst/n524[1] , \cc_inst/n9660 , 
         \cc_inst/n10134 , \cc_inst/n10230 , \cc_inst/n10176 , 
         \cc_inst/n10194 , \cc_inst/n9643 , \cc_inst/n10122 , \cc_inst/n9642 , 
         \cc_inst/n9649 , \cc_inst/n9648 , \nes_inst/n6 , \nes_inst/n3500 , 
         \nes_inst/n12 , clk_cntr_top_c, \nes_inst/n16 , \nes_inst/n20 , 
         latch_top_c, \nes_inst/n18 , \impact_inst/n4_adj_670 , 
         \impact_inst/n6 , \impact_inst/n6_adj_671 , \impact_inst/n10 , 
         \impact_inst/n9404 , \impact_inst/n9413 , n9253, n2_adj_744, n8, 
         \impact_inst/n6_adj_672 , \impact_inst/n4_adj_676 , 
         \impact_inst/n8_adj_674 , \impact_inst/n6_adj_675 , 
         \impact_inst/n4_adj_677 , \impact_inst/piece_out_17__N_299[13] , 
         \impact_inst/piece_out_17__N_299[1] , 
         \impact_inst/piece_out_17__N_299[7] , 
         \impact_inst/piece_out_17__N_299[8] , \impact_inst/n1120 , 
         \impact_inst/n4_adj_704 , \impact_inst/n4_adj_688 , 
         \impact_inst/n9406 , \impact_inst/n9453 , 
         \impact_inst/impact_read_N_274 , \impact_inst/n853 , 
         \impact_inst/n4_adj_706 , n3844, \w_addr_sig[4] , 
         \impact_inst/n8_adj_714 , \impact_inst/n6_adj_716 , 
         \impact_inst/n4_adj_717 , \impact_inst/n6_adj_718 , 
         \impact_inst/n4_adj_720 , \impact_inst/n4_adj_722 , 
         \impact_inst/n6_adj_725 , \impact_inst/n4_adj_727 , 
         \impact_inst/n6_adj_728 , \impact_inst/n4_adj_731 , 
         \impact_inst/n8_adj_729 , \impact_inst/n6_adj_730 , 
         \impact_inst/n4_adj_732 , \pattern_gen_inst/n3556 , 
         \pattern_gen_inst/n3548 , \pattern_gen_inst/n15 , 
         \pattern_gen_inst/n3536 , \pattern_gen_inst/n2564 , 
         \pattern_gen_inst/n9463 , \pattern_gen_inst/n8436 , 
         \pattern_gen_inst/n3568 , \pattern_gen_inst/n10 , 
         \pattern_gen_inst/n3564 , \pattern_gen_inst/n8428 , 
         \pattern_gen_inst/n3552 , \pattern_gen_inst/n14_adj_665 , 
         \pattern_gen_inst/n4_adj_660 , \pattern_gen_inst/n8429 , 
         \pattern_gen_inst/n3560 , \pattern_gen_inst/piece_out_17__N_299[17] , 
         \pattern_gen_inst/n9445 , \pattern_gen_inst/piece_out_17__N_299[15] , 
         row_c_3, \pattern_gen_inst/n8438 , \pattern_gen_inst/n9437 , 
         \pattern_gen_inst/n8419 , \pattern_gen_inst/n2501 , 
         \pattern_gen_inst/n8445 , \pattern_gen_inst/n8441 , 
         \pattern_gen_inst/n4_adj_662 , 
         \pattern_gen_inst/piece_out_17__N_299[9] , 
         \pattern_gen_inst/piece_out_17__N_299[10] , \pattern_gen_inst/n9447 , 
         \pattern_gen_inst/n9469 , \pattern_gen_inst/n4_adj_663 , 
         \pattern_gen_inst/piece_out_17__N_299[3] , 
         \pattern_gen_inst/piece_out_17__N_299[4] , \pattern_gen_inst/n5778 , 
         \pattern_gen_inst/piece_out_17__N_299[5] , 
         \pattern_gen_inst/n4_adj_664 , \pattern_gen_inst/n9691 , 
         \pattern_gen_inst/n9477 , \pattern_gen_inst/n8391 , 
         \pattern_gen_inst/n14 , \pattern_gen_inst/piece_out_17__N_299[11] , 
         \pattern_gen_inst/n4_adj_666 , \pattern_gen_inst/n9443 , 
         \pattern_gen_inst/n2438 , \cc_inst/n44 , \cc_inst/n3373 , 
         \cc_inst/n3396 , \cc_inst/n7 , \cc_inst/n9232 , \cc_inst/n6 , 
         \cc_inst/n7_adj_644 , \cc_inst/n8 , \cc_inst/n2335 , 
         \cc_inst/n6_adj_646 , \cc_inst/n42 , \cc_inst/p2y_sum[2] , 
         \cc_inst/n3369 , \cc_inst/n9249 , \cc_inst/n10164 , 
         \cc_inst/n1645[1] , \cc_inst/n9213 , \cc_inst/n19 , \cc_inst/n20 , 
         \cc_inst/n8378 , \cc_inst/n10206 , \cc_inst/n6_adj_649 , 
         \cc_inst/n8402 , \cc_inst/n6_adj_654 , \cc_inst/n2343 , 
         \cc_inst/n10140 , \cc_inst/n10236 , \cc_inst/n5741 , \cc_inst/n18 , 
         \cc_inst/n803 , \cc_inst/n4_adj_652 , \cc_inst/n4_adj_655 , 
         \cc_inst/n5553 , \cc_inst/n15 , \cc_inst/n56 , \cc_inst/n5 , 
         \cc_inst/n9801 , \cc_inst/n9465 , \cc_inst/n9394 , \cc_inst/n1266[3] , 
         \MD_inst/n10 , \MD_inst/n10_adj_643 , \board_shift_col[4] , 
         \board_shift_col[3] , n3821, \ref_y_adj_781[4] , \board_shift_col[2] , 
         n3804, manip_done_sig, \fsm_inst/n3638 , \mem[9]/sig_012/FeedThruLUT , 
         \impact_inst/n7719 , n3800, \impact_inst/n8450 , 
         \impact_inst/piece_out_17__N_299[14] , 
         \impact_inst/write_piece_N_249 , n3781, \impact_inst/n9731 , 
         \impact_inst/n9729 , \impact_inst/piece_out_17__N_299[2] , 
         \impact_inst/n8457 , \impact_inst/n8462 , \impact_inst/n8427 , 
         GND_net, \piece_sel_pg_4__N_511$n1 , piece_w_data_out_13__N_58, 
         \board_shift_col[1] , \MD_inst/row_up_3__N_334[3] , \MD_inst/n9845 , 
         \nes_inst/n3811 , \fsm_inst/state_out_1__N_478[0] , lat_c, OE_c;

  SLICE_0 SLICE_0( .DI0(\nes_inst/CLK_MAP/n85[19] ), 
    .D1(\nes_inst/CLK_MAP/n10726 ), .D0(\nes_inst/CLK_MAP/n8045 ), 
    .C0(\nes_inst/cnt[19] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n8045 ), .CIN1(\nes_inst/CLK_MAP/n10726 ), 
    .Q0(\nes_inst/cnt[19] ), .F0(\nes_inst/CLK_MAP/n85[19] ), 
    .COUT0(\nes_inst/CLK_MAP/n10726 ));
  SLICE_1 SLICE_1( .DI1(\nes_inst/CLK_MAP/n85[18] ), 
    .DI0(\nes_inst/CLK_MAP/n85[17] ), .D1(\nes_inst/CLK_MAP/n10723 ), 
    .C1(\nes_inst/cnt[18] ), .D0(\nes_inst/CLK_MAP/n8043 ), 
    .C0(\nes_inst/cnt[17] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n8043 ), .CIN1(\nes_inst/CLK_MAP/n10723 ), 
    .Q0(\nes_inst/cnt[17] ), .Q1(\nes_inst/cnt[18] ), 
    .F0(\nes_inst/CLK_MAP/n85[17] ), .F1(\nes_inst/CLK_MAP/n85[18] ), 
    .COUT1(\nes_inst/CLK_MAP/n8045 ), .COUT0(\nes_inst/CLK_MAP/n10723 ));
  SLICE_2 SLICE_2( .DI1(\nes_inst/CLK_MAP/n85[16] ), 
    .DI0(\nes_inst/CLK_MAP/n85[15] ), .D1(\nes_inst/CLK_MAP/n10720 ), 
    .C1(\nes_inst/cnt[16] ), .D0(\nes_inst/CLK_MAP/n8041 ), 
    .C0(\nes_inst/cnt[15] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n8041 ), .CIN1(\nes_inst/CLK_MAP/n10720 ), 
    .Q0(\nes_inst/cnt[15] ), .Q1(\nes_inst/cnt[16] ), 
    .F0(\nes_inst/CLK_MAP/n85[15] ), .F1(\nes_inst/CLK_MAP/n85[16] ), 
    .COUT1(\nes_inst/CLK_MAP/n8043 ), .COUT0(\nes_inst/CLK_MAP/n10720 ));
  SLICE_3 SLICE_3( .DI1(\nes_inst/CLK_MAP/n85[14] ), 
    .DI0(\nes_inst/CLK_MAP/n85[13] ), .D1(\nes_inst/CLK_MAP/n10717 ), 
    .C1(\nes_inst/cnt[14] ), .D0(\nes_inst/CLK_MAP/n8039 ), 
    .C0(\nes_inst/cnt[13] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n8039 ), .CIN1(\nes_inst/CLK_MAP/n10717 ), 
    .Q0(\nes_inst/cnt[13] ), .Q1(\nes_inst/cnt[14] ), 
    .F0(\nes_inst/CLK_MAP/n85[13] ), .F1(\nes_inst/CLK_MAP/n85[14] ), 
    .COUT1(\nes_inst/CLK_MAP/n8041 ), .COUT0(\nes_inst/CLK_MAP/n10717 ));
  SLICE_4 SLICE_4( .DI1(\nes_inst/CLK_MAP/n85[12] ), 
    .DI0(\nes_inst/CLK_MAP/n85[11] ), .D1(\nes_inst/CLK_MAP/n10714 ), 
    .C1(\nes_inst/cnt[12] ), .D0(\nes_inst/CLK_MAP/n8037 ), 
    .C0(\nes_inst/cnt[11] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n8037 ), .CIN1(\nes_inst/CLK_MAP/n10714 ), 
    .Q0(\nes_inst/cnt[11] ), .Q1(\nes_inst/cnt[12] ), 
    .F0(\nes_inst/CLK_MAP/n85[11] ), .F1(\nes_inst/CLK_MAP/n85[12] ), 
    .COUT1(\nes_inst/CLK_MAP/n8039 ), .COUT0(\nes_inst/CLK_MAP/n10714 ));
  SLICE_5 SLICE_5( .DI1(\nes_inst/CLK_MAP/n85[10] ), 
    .DI0(\nes_inst/CLK_MAP/n85[9] ), .D1(\nes_inst/CLK_MAP/n10711 ), 
    .C1(\nes_inst/cnt[10] ), .D0(\nes_inst/CLK_MAP/n8035 ), 
    .C0(\nes_inst/cnt[9] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n8035 ), .CIN1(\nes_inst/CLK_MAP/n10711 ), 
    .Q0(\nes_inst/cnt[9] ), .Q1(\nes_inst/cnt[10] ), 
    .F0(\nes_inst/CLK_MAP/n85[9] ), .F1(\nes_inst/CLK_MAP/n85[10] ), 
    .COUT1(\nes_inst/CLK_MAP/n8037 ), .COUT0(\nes_inst/CLK_MAP/n10711 ));
  SLICE_6 SLICE_6( .DI1(\nes_inst/CLK_MAP/n85[8] ), 
    .DI0(\nes_inst/CLK_MAP/n85[7] ), .D1(\nes_inst/CLK_MAP/n10708 ), 
    .C1(\nes_inst/cnt[8] ), .D0(\nes_inst/CLK_MAP/n8033 ), 
    .C0(\nes_inst/CLK_MAP/n149[7] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n8033 ), .CIN1(\nes_inst/CLK_MAP/n10708 ), 
    .Q0(\nes_inst/CLK_MAP/n149[7] ), .Q1(\nes_inst/cnt[8] ), 
    .F0(\nes_inst/CLK_MAP/n85[7] ), .F1(\nes_inst/CLK_MAP/n85[8] ), 
    .COUT1(\nes_inst/CLK_MAP/n8035 ), .COUT0(\nes_inst/CLK_MAP/n10708 ));
  SLICE_7 SLICE_7( .DI1(\nes_inst/CLK_MAP/n85[6] ), 
    .DI0(\nes_inst/CLK_MAP/n85[5] ), .D1(\nes_inst/CLK_MAP/n10705 ), 
    .C1(\nes_inst/CLK_MAP/n149[6] ), .D0(\nes_inst/CLK_MAP/n8031 ), 
    .C0(\nes_inst/CLK_MAP/n149[5] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n8031 ), .CIN1(\nes_inst/CLK_MAP/n10705 ), 
    .Q0(\nes_inst/CLK_MAP/n149[5] ), .Q1(\nes_inst/CLK_MAP/n149[6] ), 
    .F0(\nes_inst/CLK_MAP/n85[5] ), .F1(\nes_inst/CLK_MAP/n85[6] ), 
    .COUT1(\nes_inst/CLK_MAP/n8033 ), .COUT0(\nes_inst/CLK_MAP/n10705 ));
  SLICE_8 SLICE_8( .DI1(\nes_inst/CLK_MAP/n85[4] ), 
    .DI0(\nes_inst/CLK_MAP/n85[3] ), .D1(\nes_inst/CLK_MAP/n10702 ), 
    .C1(\nes_inst/CLK_MAP/n149[4] ), .D0(\nes_inst/CLK_MAP/n8029 ), 
    .C0(\nes_inst/CLK_MAP/n149[3] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n8029 ), .CIN1(\nes_inst/CLK_MAP/n10702 ), 
    .Q0(\nes_inst/CLK_MAP/n149[3] ), .Q1(\nes_inst/CLK_MAP/n149[4] ), 
    .F0(\nes_inst/CLK_MAP/n85[3] ), .F1(\nes_inst/CLK_MAP/n85[4] ), 
    .COUT1(\nes_inst/CLK_MAP/n8031 ), .COUT0(\nes_inst/CLK_MAP/n10702 ));
  SLICE_9 SLICE_9( .DI1(\nes_inst/CLK_MAP/n85[2] ), 
    .DI0(\nes_inst/CLK_MAP/n85[1] ), .D1(\nes_inst/CLK_MAP/n10699 ), 
    .C1(\nes_inst/CLK_MAP/n149[2] ), .D0(\nes_inst/CLK_MAP/n8027 ), 
    .C0(\nes_inst/CLK_MAP/n149[1] ), .CLK(matrix_clk_c), 
    .CIN0(\nes_inst/CLK_MAP/n8027 ), .CIN1(\nes_inst/CLK_MAP/n10699 ), 
    .Q0(\nes_inst/CLK_MAP/n149[1] ), .Q1(\nes_inst/CLK_MAP/n149[2] ), 
    .F0(\nes_inst/CLK_MAP/n85[1] ), .F1(\nes_inst/CLK_MAP/n85[2] ), 
    .COUT1(\nes_inst/CLK_MAP/n8029 ), .COUT0(\nes_inst/CLK_MAP/n10699 ));
  SLICE_10 SLICE_10( .DI1(\nes_inst/CLK_MAP/n85[0] ), 
    .D1(\nes_inst/CLK_MAP/n10690 ), .C1(\nes_inst/CLK_MAP/n149[0] ), 
    .B1(VCC_net), .CLK(matrix_clk_c), .CIN1(\nes_inst/CLK_MAP/n10690 ), 
    .Q1(\nes_inst/CLK_MAP/n149[0] ), .F1(\nes_inst/CLK_MAP/n85[0] ), 
    .COUT1(\nes_inst/CLK_MAP/n8027 ), .COUT0(\nes_inst/CLK_MAP/n10690 ));
  SLICE_11 SLICE_11( .DI1(\cc_inst/n133[24] ), .DI0(\cc_inst/n133[23] ), 
    .D1(\cc_inst/n10660 ), .C1(\cc_inst/movement_counter[24] ), 
    .D0(\cc_inst/n8012 ), .C0(\cc_inst/movement_counter[23] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n8012 ), 
    .CIN1(\cc_inst/n10660 ), .Q0(\cc_inst/movement_counter[23] ), 
    .Q1(\cc_inst/movement_counter[24] ), .F0(\cc_inst/n133[23] ), 
    .F1(\cc_inst/n133[24] ), .COUT1(\cc_inst/n8014 ), .COUT0(\cc_inst/n10660 ));
  SLICE_12 SLICE_12( .DI1(\cc_inst/n133[6] ), .DI0(\cc_inst/n133[5] ), 
    .D1(\cc_inst/n10624 ), .C1(\cc_inst/movement_counter[6] ), 
    .D0(\cc_inst/n7994 ), .C0(\cc_inst/movement_counter[5] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n7994 ), 
    .CIN1(\cc_inst/n10624 ), .Q0(\cc_inst/movement_counter[5] ), 
    .Q1(\cc_inst/movement_counter[6] ), .F0(\cc_inst/n133[5] ), 
    .F1(\cc_inst/n133[6] ), .COUT1(\cc_inst/n7996 ), .COUT0(\cc_inst/n10624 ));
  SLICE_13 SLICE_13( .DI1(\cc_inst/n133[22] ), .DI0(\cc_inst/n133[21] ), 
    .D1(\cc_inst/n10657 ), .C1(\cc_inst/movement_counter[22] ), 
    .D0(\cc_inst/n8010 ), .C0(\cc_inst/movement_counter[21] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n8010 ), 
    .CIN1(\cc_inst/n10657 ), .Q0(\cc_inst/movement_counter[21] ), 
    .Q1(\cc_inst/movement_counter[22] ), .F0(\cc_inst/n133[21] ), 
    .F1(\cc_inst/n133[22] ), .COUT1(\cc_inst/n8012 ), .COUT0(\cc_inst/n10657 ));
  SLICE_14 SLICE_14( .DI1(\cc_inst/n133[4] ), .DI0(\cc_inst/n133[3] ), 
    .D1(\cc_inst/n10621 ), .C1(\cc_inst/movement_counter[4] ), 
    .D0(\cc_inst/n7992 ), .C0(\cc_inst/movement_counter[3] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n7992 ), 
    .CIN1(\cc_inst/n10621 ), .Q0(\cc_inst/movement_counter[3] ), 
    .Q1(\cc_inst/movement_counter[4] ), .F0(\cc_inst/n133[3] ), 
    .F1(\cc_inst/n133[4] ), .COUT1(\cc_inst/n7994 ), .COUT0(\cc_inst/n10621 ));
  SLICE_15 SLICE_15( .DI1(\cc_inst/n133[20] ), .DI0(\cc_inst/n133[19] ), 
    .D1(\cc_inst/n10654 ), .C1(\cc_inst/movement_counter[20] ), 
    .D0(\cc_inst/n8008 ), .C0(\cc_inst/movement_counter[19] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n8008 ), 
    .CIN1(\cc_inst/n10654 ), .Q0(\cc_inst/movement_counter[19] ), 
    .Q1(\cc_inst/movement_counter[20] ), .F0(\cc_inst/n133[19] ), 
    .F1(\cc_inst/n133[20] ), .COUT1(\cc_inst/n8010 ), .COUT0(\cc_inst/n10654 ));
  SLICE_16 SLICE_16( .DI1(\cc_inst/n25[4] ), .DI0(\cc_inst/n25[3] ), 
    .D1(\cc_inst/n10642 ), .C1(\cc_inst/read_addr_counter[4] ), 
    .D0(\cc_inst/n8064 ), .C0(\cc_inst/read_addr_counter[3] ), 
    .CE(\cc_inst/n4577 ), .LSR(\cc_inst/n4568 ), .CLK(matrix_clk_c), 
    .CIN0(\cc_inst/n8064 ), .CIN1(\cc_inst/n10642 ), 
    .Q0(\cc_inst/read_addr_counter[3] ), .Q1(\cc_inst/read_addr_counter[4] ), 
    .F0(\cc_inst/n25[3] ), .F1(\cc_inst/n25[4] ), .COUT0(\cc_inst/n10642 ));
  SLICE_17 SLICE_17( .DI1(\cc_inst/n25[2] ), .DI0(\cc_inst/n25[1] ), 
    .D1(\cc_inst/n10639 ), .C1(\cc_inst/read_addr_counter[2] ), 
    .D0(\cc_inst/n8062 ), .C0(\cc_inst/read_addr_counter[1] ), 
    .CE(\cc_inst/n4577 ), .LSR(\cc_inst/n4568 ), .CLK(matrix_clk_c), 
    .CIN0(\cc_inst/n8062 ), .CIN1(\cc_inst/n10639 ), 
    .Q0(\cc_inst/read_addr_counter[1] ), .Q1(\cc_inst/read_addr_counter[2] ), 
    .F0(\cc_inst/n25[1] ), .F1(\cc_inst/n25[2] ), .COUT1(\cc_inst/n8064 ), 
    .COUT0(\cc_inst/n10639 ));
  SLICE_18 SLICE_18( .DI1(\cc_inst/n25[0] ), .D1(\cc_inst/n10636 ), 
    .C1(\cc_inst/read_addr_counter[0] ), .B1(VCC_net), .CE(\cc_inst/n4577 ), 
    .LSR(\cc_inst/n4568 ), .CLK(matrix_clk_c), .CIN1(\cc_inst/n10636 ), 
    .Q1(\cc_inst/read_addr_counter[0] ), .F1(\cc_inst/n25[0] ), 
    .COUT1(\cc_inst/n8062 ), .COUT0(\cc_inst/n10636 ));
  SLICE_19 SLICE_19( .DI1(\cc_inst/n133[18] ), .DI0(\cc_inst/n133[17] ), 
    .D1(\cc_inst/n10651 ), .C1(\cc_inst/movement_counter[18] ), 
    .D0(\cc_inst/n8006 ), .C0(\cc_inst/movement_counter[17] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n8006 ), 
    .CIN1(\cc_inst/n10651 ), .Q0(\cc_inst/movement_counter[17] ), 
    .Q1(\cc_inst/movement_counter[18] ), .F0(\cc_inst/n133[17] ), 
    .F1(\cc_inst/n133[18] ), .COUT1(\cc_inst/n8008 ), .COUT0(\cc_inst/n10651 ));
  SLICE_20 SLICE_20( .DI1(\cc_inst/n133[16] ), .DI0(\cc_inst/n133[15] ), 
    .D1(\cc_inst/n10648 ), .C1(\cc_inst/movement_counter[16] ), 
    .D0(\cc_inst/n8004 ), .C0(\cc_inst/movement_counter[15] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n8004 ), 
    .CIN1(\cc_inst/n10648 ), .Q0(\cc_inst/movement_counter[15] ), 
    .Q1(\cc_inst/movement_counter[16] ), .F0(\cc_inst/n133[15] ), 
    .F1(\cc_inst/n133[16] ), .COUT1(\cc_inst/n8006 ), .COUT0(\cc_inst/n10648 ));
  SLICE_21 SLICE_21( .DI1(\cc_inst/n133[2] ), .DI0(\cc_inst/n133[1] ), 
    .D1(\cc_inst/n10618 ), .C1(\cc_inst/movement_counter[2] ), 
    .D0(\cc_inst/n7990 ), .C0(\cc_inst/movement_counter[1] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n7990 ), 
    .CIN1(\cc_inst/n10618 ), .Q0(\cc_inst/movement_counter[1] ), 
    .Q1(\cc_inst/movement_counter[2] ), .F0(\cc_inst/n133[1] ), 
    .F1(\cc_inst/n133[2] ), .COUT1(\cc_inst/n7992 ), .COUT0(\cc_inst/n10618 ));
  SLICE_22 SLICE_22( .DI1(\cc_inst/n133[14] ), .DI0(\cc_inst/n133[13] ), 
    .D1(\cc_inst/n10645 ), .C1(\cc_inst/movement_counter[14] ), 
    .D0(\cc_inst/n8002 ), .C0(\cc_inst/movement_counter[13] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n8002 ), 
    .CIN1(\cc_inst/n10645 ), .Q0(\cc_inst/movement_counter[13] ), 
    .Q1(\cc_inst/movement_counter[14] ), .F0(\cc_inst/n133[13] ), 
    .F1(\cc_inst/n133[14] ), .COUT1(\cc_inst/n8004 ), .COUT0(\cc_inst/n10645 ));
  SLICE_23 SLICE_23( .DI1(\cc_inst/n133[12] ), .DI0(\cc_inst/n133[11] ), 
    .D1(\cc_inst/n10633 ), .C1(\cc_inst/movement_counter[12] ), 
    .D0(\cc_inst/n8000 ), .C0(\cc_inst/movement_counter[11] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n8000 ), 
    .CIN1(\cc_inst/n10633 ), .Q0(\cc_inst/movement_counter[11] ), 
    .Q1(\cc_inst/movement_counter[12] ), .F0(\cc_inst/n133[11] ), 
    .F1(\cc_inst/n133[12] ), .COUT1(\cc_inst/n8002 ), .COUT0(\cc_inst/n10633 ));
  SLICE_24 SLICE_24( .DI1(\cc_inst/n133[0] ), .D1(\cc_inst/n10615 ), 
    .C1(\cc_inst/movement_counter[0] ), .B1(VCC_net), .CE(n3606), .LSR(n3718), 
    .CLK(matrix_clk_c), .CIN1(\cc_inst/n10615 ), 
    .Q1(\cc_inst/movement_counter[0] ), .F1(\cc_inst/n133[0] ), 
    .COUT1(\cc_inst/n7990 ), .COUT0(\cc_inst/n10615 ));
  SLICE_25 SLICE_25( .DI1(\cc_inst/n133[10] ), .DI0(\cc_inst/n133[9] ), 
    .D1(\cc_inst/n10630 ), .C1(\cc_inst/movement_counter[10] ), 
    .D0(\cc_inst/n7998 ), .C0(\cc_inst/movement_counter[9] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n7998 ), 
    .CIN1(\cc_inst/n10630 ), .Q0(\cc_inst/movement_counter[9] ), 
    .Q1(\cc_inst/movement_counter[10] ), .F0(\cc_inst/n133[9] ), 
    .F1(\cc_inst/n133[10] ), .COUT1(\cc_inst/n8000 ), .COUT0(\cc_inst/n10630 ));
  SLICE_26 SLICE_26( .DI0(\cc_inst/n133[31] ), .D1(\cc_inst/n10672 ), 
    .D0(\cc_inst/n8020 ), .C0(\cc_inst/movement_counter[31] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n8020 ), 
    .CIN1(\cc_inst/n10672 ), .Q0(\cc_inst/movement_counter[31] ), 
    .F0(\cc_inst/n133[31] ), .COUT0(\cc_inst/n10672 ));
  SLICE_27 SLICE_27( .DI1(\cc_inst/n133[30] ), .DI0(\cc_inst/n133[29] ), 
    .D1(\cc_inst/n10669 ), .C1(\cc_inst/movement_counter[30] ), 
    .D0(\cc_inst/n8018 ), .C0(\cc_inst/movement_counter[29] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n8018 ), 
    .CIN1(\cc_inst/n10669 ), .Q0(\cc_inst/movement_counter[29] ), 
    .Q1(\cc_inst/movement_counter[30] ), .F0(\cc_inst/n133[29] ), 
    .F1(\cc_inst/n133[30] ), .COUT1(\cc_inst/n8020 ), .COUT0(\cc_inst/n10669 ));
  SLICE_28 SLICE_28( .DI1(\cc_inst/n133[28] ), .DI0(\cc_inst/n133[27] ), 
    .D1(\cc_inst/n10666 ), .C1(\cc_inst/movement_counter[28] ), 
    .D0(\cc_inst/n8016 ), .C0(\cc_inst/movement_counter[27] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n8016 ), 
    .CIN1(\cc_inst/n10666 ), .Q0(\cc_inst/movement_counter[27] ), 
    .Q1(\cc_inst/movement_counter[28] ), .F0(\cc_inst/n133[27] ), 
    .F1(\cc_inst/n133[28] ), .COUT1(\cc_inst/n8018 ), .COUT0(\cc_inst/n10666 ));
  SLICE_29 SLICE_29( .DI1(\cc_inst/n133[8] ), .DI0(\cc_inst/n133[7] ), 
    .D1(\cc_inst/n10627 ), .C1(\cc_inst/movement_counter[8] ), 
    .D0(\cc_inst/n7996 ), .C0(\cc_inst/movement_counter[7] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n7996 ), 
    .CIN1(\cc_inst/n10627 ), .Q0(\cc_inst/movement_counter[7] ), 
    .Q1(\cc_inst/movement_counter[8] ), .F0(\cc_inst/n133[7] ), 
    .F1(\cc_inst/n133[8] ), .COUT1(\cc_inst/n7998 ), .COUT0(\cc_inst/n10627 ));
  SLICE_30 SLICE_30( .DI1(\cc_inst/n133[26] ), .DI0(\cc_inst/n133[25] ), 
    .D1(\cc_inst/n10663 ), .C1(\cc_inst/movement_counter[26] ), 
    .D0(\cc_inst/n8014 ), .C0(\cc_inst/movement_counter[25] ), .CE(n3606), 
    .LSR(n3718), .CLK(matrix_clk_c), .CIN0(\cc_inst/n8014 ), 
    .CIN1(\cc_inst/n10663 ), .Q0(\cc_inst/movement_counter[25] ), 
    .Q1(\cc_inst/movement_counter[26] ), .F0(\cc_inst/n133[25] ), 
    .F1(\cc_inst/n133[26] ), .COUT1(\cc_inst/n8016 ), .COUT0(\cc_inst/n10663 ));
  SLICE_31 SLICE_31( .DI1(n18), .DI0(n19), .D1(n10696), .C1(\counter[2] ), 
    .D0(n8023), .C0(n2), .CLK(clk), .CIN0(n8023), .CIN1(n10696), .Q0(n2), 
    .Q1(\counter[2] ), .F0(n19), .F1(n18), .COUT0(n10696));
  SLICE_32 SLICE_32( .DI1(n20), .D1(n10687), .C1(n3), .B1(VCC_net), .CLK(clk), 
    .CIN1(n10687), .Q1(n3), .F1(n20), .COUT1(n8023), .COUT0(n10687));
  SLICE_33 SLICE_33( .D1(\MD_inst/n10684 ), .D0(\MD_inst/n8059 ), .C0(VCC_net), 
    .B0(\MD_inst/scol[5] ), .CIN0(\MD_inst/n8059 ), .CIN1(\MD_inst/n10684 ), 
    .F0(\col_data[5] ), .COUT0(\MD_inst/n10684 ));
  SLICE_34 SLICE_34( .D1(\MD_inst/n10681 ), .C1(VCC_net), 
    .B1(\MD_inst/scol[4] ), .D0(\MD_inst/n8057 ), .C0(VCC_net), 
    .B0(\MD_inst/scol[3] ), .CIN0(\MD_inst/n8057 ), .CIN1(\MD_inst/n10681 ), 
    .F0(\col_data[3] ), .F1(\col_data[4] ), .COUT1(\MD_inst/n8059 ), 
    .COUT0(\MD_inst/n10681 ));
  SLICE_35 SLICE_35( .D1(\MD_inst/n10678 ), .C1(VCC_net), 
    .B1(\MD_inst/scol[2] ), .D0(\MD_inst/n8055 ), .C0(VCC_net), 
    .B0(\MD_inst/scol[1] ), .CIN0(\MD_inst/n8055 ), .CIN1(\MD_inst/n10678 ), 
    .F0(\col_data[1] ), .F1(\col_data[2] ), .COUT1(\MD_inst/n8057 ), 
    .COUT0(\MD_inst/n10678 ));
  SLICE_36 SLICE_36( .D1(\MD_inst/n10675 ), .C1(VCC_net), 
    .B1(\MD_inst/scol[0] ), .CIN1(\MD_inst/n10675 ), .F1(\board_shift_col[0] ), 
    .COUT1(\MD_inst/n8055 ), .COUT0(\MD_inst/n10675 ));
  SLICE_37 SLICE_37( .DI0(\MD_inst/n29[5] ), .D1(\MD_inst/n10735 ), 
    .D0(\MD_inst/n8052 ), .C0(\MD_inst/scol[5] ), 
    .LSR(\MD_inst/scol_5__N_333 ), .CLK(matrix_clk_c), .CIN0(\MD_inst/n8052 ), 
    .CIN1(\MD_inst/n10735 ), .Q0(\MD_inst/scol[5] ), .F0(\MD_inst/n29[5] ), 
    .COUT0(\MD_inst/n10735 ));
  SLICE_38 SLICE_38( .DI1(\MD_inst/n29[4] ), .DI0(\MD_inst/n29[3] ), 
    .D1(\MD_inst/n10732 ), .C1(\MD_inst/scol[4] ), .D0(\MD_inst/n8050 ), 
    .C0(\MD_inst/scol[3] ), .LSR(\MD_inst/scol_5__N_333 ), .CLK(matrix_clk_c), 
    .CIN0(\MD_inst/n8050 ), .CIN1(\MD_inst/n10732 ), .Q0(\MD_inst/scol[3] ), 
    .Q1(\MD_inst/scol[4] ), .F0(\MD_inst/n29[3] ), .F1(\MD_inst/n29[4] ), 
    .COUT1(\MD_inst/n8052 ), .COUT0(\MD_inst/n10732 ));
  SLICE_39 SLICE_39( .DI1(\MD_inst/n29[2] ), .DI0(\MD_inst/n29[1] ), 
    .D1(\MD_inst/n10729 ), .C1(\MD_inst/scol[2] ), .D0(\MD_inst/n8048 ), 
    .C0(\MD_inst/scol[1] ), .LSR(\MD_inst/scol_5__N_333 ), .CLK(matrix_clk_c), 
    .CIN0(\MD_inst/n8048 ), .CIN1(\MD_inst/n10729 ), .Q0(\MD_inst/scol[1] ), 
    .Q1(\MD_inst/scol[2] ), .F0(\MD_inst/n29[1] ), .F1(\MD_inst/n29[2] ), 
    .COUT1(\MD_inst/n8050 ), .COUT0(\MD_inst/n10729 ));
  SLICE_40 SLICE_40( .DI1(\MD_inst/n29[0] ), .D1(\MD_inst/n10693 ), 
    .C1(\MD_inst/scol[0] ), .B1(VCC_net), .LSR(\MD_inst/scol_5__N_333 ), 
    .CLK(matrix_clk_c), .CIN1(\MD_inst/n10693 ), .Q1(\MD_inst/scol[0] ), 
    .F1(\MD_inst/n29[0] ), .COUT1(\MD_inst/n8048 ), .COUT0(\MD_inst/n10693 ));
  SLICE_41 SLICE_41( .DI1(\nes_inst/sipo_7__N_609[1] ), 
    .DI0(\nes_inst/sipo_7__N_609[0] ), .D1(\sipo[1] ), .C1(\sipo[0] ), 
    .B1(n21), .D0(s_data_top_c), .B0(\sipo[0] ), .A0(n21), 
    .CLK(\nes_inst/cnt[8] ), .Q0(\nes_inst/sipo_7__N_601[0] ), 
    .Q1(\nes_inst/sipo_7__N_601[1] ), .F0(\nes_inst/sipo_7__N_609[0] ), 
    .F1(\nes_inst/sipo_7__N_609[1] ));
  SLICE_42 SLICE_42( .DI1(\nes_inst/sipo_7__N_609[6] ), 
    .DI0(\nes_inst/sipo_7__N_609[7] ), .D1(\nes_inst/sipo[6] ), .C1(n21), 
    .B1(\sipo[5] ), .D0(n21), .B0(\nes_inst/sipo[7] ), .A0(\nes_inst/sipo[6] ), 
    .CLK(\nes_inst/cnt[8] ), .Q0(\nes_inst/sipo_7__N_601[7] ), 
    .Q1(\nes_inst/sipo_7__N_601[6] ), .F0(\nes_inst/sipo_7__N_609[7] ), 
    .F1(\nes_inst/sipo_7__N_609[6] ));
  SLICE_44 SLICE_44( .DI1(\sipo_7__N_609[4] ), .DI0(\sipo_7__N_609[5] ), 
    .D1(\sipo[3] ), .C1(\sipo[4] ), .A1(n21), .D0(n21), .C0(\sipo[5] ), 
    .B0(\sipo[4] ), .CLK(\nes_inst/cnt[8] ), .Q0(\nes_inst/sipo_7__N_601[5] ), 
    .Q1(\nes_inst/sipo_7__N_601[4] ), .F0(\sipo_7__N_609[5] ), 
    .F1(\sipo_7__N_609[4] ));
  SLICE_46 SLICE_46( .DI1(\nes_inst/sipo_7__N_609[2] ), 
    .DI0(\nes_inst/sipo_7__N_609[3] ), .D1(n21), .B1(\sipo[2] ), 
    .A1(\sipo[1] ), .C0(\sipo[2] ), .B0(\sipo[3] ), .A0(n21), 
    .CLK(\nes_inst/cnt[8] ), .Q0(\nes_inst/sipo_7__N_601[3] ), 
    .Q1(\nes_inst/sipo_7__N_601[2] ), .F0(\nes_inst/sipo_7__N_609[3] ), 
    .F1(\nes_inst/sipo_7__N_609[2] ));
  SLICE_49 SLICE_49( .DI1(\nes_inst/sipo_7__N_601[6]/sig_001/FeedThruLUT ), 
    .DI0(\nes_inst/sipo_7__N_601[7]/sig_000/FeedThruLUT ), 
    .C1(\nes_inst/sipo_7__N_601[6] ), .B0(\nes_inst/sipo_7__N_601[7] ), 
    .CLK(matrix_clk_c), .Q0(\nes_inst/sipo[7] ), .Q1(\nes_inst/sipo[6] ), 
    .F0(\nes_inst/sipo_7__N_601[7]/sig_000/FeedThruLUT ), 
    .F1(\nes_inst/sipo_7__N_601[6]/sig_001/FeedThruLUT ));
  SLICE_51 SLICE_51( .DI1(\nes_inst/sipo_7__N_601[4]/sig_003/FeedThruLUT ), 
    .DI0(\nes_inst/sipo_7__N_601[5]/sig_002/FeedThruLUT ), 
    .B1(\nes_inst/sipo_7__N_601[4] ), .D0(\nes_inst/sipo_7__N_601[5] ), 
    .CLK(matrix_clk_c), .Q0(\sipo[5] ), .Q1(\sipo[4] ), 
    .F0(\nes_inst/sipo_7__N_601[5]/sig_002/FeedThruLUT ), 
    .F1(\nes_inst/sipo_7__N_601[4]/sig_003/FeedThruLUT ));
  SLICE_53 SLICE_53( .DI1(\nes_inst/sipo_7__N_601[2]/sig_005/FeedThruLUT ), 
    .DI0(\nes_inst/sipo_7__N_601[3]/sig_004/FeedThruLUT ), 
    .A1(\nes_inst/sipo_7__N_601[2] ), .D0(\nes_inst/sipo_7__N_601[3] ), 
    .CLK(matrix_clk_c), .Q0(\sipo[3] ), .Q1(\sipo[2] ), 
    .F0(\nes_inst/sipo_7__N_601[3]/sig_004/FeedThruLUT ), 
    .F1(\nes_inst/sipo_7__N_601[2]/sig_005/FeedThruLUT ));
  SLICE_55 SLICE_55( .DI1(\nes_inst/sipo_7__N_601[0]/sig_007/FeedThruLUT ), 
    .DI0(\nes_inst/sipo_7__N_601[1]/sig_006/FeedThruLUT ), 
    .C1(\nes_inst/sipo_7__N_601[0] ), .D0(\nes_inst/sipo_7__N_601[1] ), 
    .CLK(matrix_clk_c), .Q0(\sipo[1] ), .Q1(\sipo[0] ), 
    .F0(\nes_inst/sipo_7__N_601[1]/sig_006/FeedThruLUT ), 
    .F1(\nes_inst/sipo_7__N_601[0]/sig_007/FeedThruLUT ));
  SLICE_56 SLICE_56( .DI1(n3785), .DI0(n3816), .D1(\button_out[0] ), 
    .B1(\sipo[0] ), .A1(n21), .D0(\sipo[1] ), .B0(\button_out[1] ), .A0(n21), 
    .CLK(matrix_clk_c), .Q0(\button_out[1] ), .Q1(\button_out[0] ), .F0(n3816), 
    .F1(n3785));
  SLICE_57 SLICE_57( .DI1(n3814), .DI0(n3815), .D1(\sipo[3] ), .C1(n21), 
    .B1(\button_out[3] ), .D0(\sipo[2] ), .B0(n21), .A0(\button_out[2] ), 
    .CLK(matrix_clk_c), .Q0(\button_out[2] ), .Q1(\button_out[3] ), .F0(n3815), 
    .F1(n3814));
  SLICE_59 SLICE_59( .DI1(\nes_inst/n3812 ), .DI0(n3813), .D1(\button_out[6] ), 
    .C1(n21), .A1(\nes_inst/sipo[6] ), .D0(n21), .C0(\button_out[4] ), 
    .A0(\sipo[4] ), .CLK(matrix_clk_c), .Q0(\button_out[4] ), 
    .Q1(\button_out[6] ), .F0(n3813), .F1(\nes_inst/n3812 ));
  SLICE_64 SLICE_64( .DI1(\piece_mem_inst/mem_13__N_565[4] ), 
    .DI0(\piece_mem_inst/mem_13__N_565[2] ), .D1(\w_data_piece_sig_spawn[4] ), 
    .B1(\r_data_piece_sig_cc[4] ), .A1(\w_enable_piece_sig[0] ), 
    .D0(\w_enable_piece_sig[0] ), .C0(\r_data_piece_sig_cc[2] ), 
    .B0(\w_data_piece_sig_spawn[2] ), .CE(\piece_mem_inst/n3618 ), 
    .CLK(matrix_clk_c), .Q0(\piece_mem_inst/mem[2]_2 ), 
    .Q1(\piece_mem_inst/mem[4]_2 ), .F0(\piece_mem_inst/mem_13__N_565[2] ), 
    .F1(\piece_mem_inst/mem_13__N_565[4] ));
  SLICE_65 SLICE_65( .DI0(\piece_mem_inst/mem_13__N_565[3] ), 
    .D0(\r_data_piece_sig_cc[3] ), .C0(\w_data_piece_sig_spawn[3] ), 
    .B0(\w_enable_piece_sig[0] ), .CE(\piece_mem_inst/n3618 ), 
    .CLK(matrix_clk_c), .Q0(\piece_mem_inst/mem[3]_2 ), 
    .F0(\piece_mem_inst/mem_13__N_565[3] ));
  SLICE_67 SLICE_67( .DI1(\mem[12]/sig_009/FeedThruLUT ), 
    .DI0(\mem[13]/sig_008/FeedThruLUT ), .B1(\mem[12] ), .C0(\mem[13] ), 
    .CLK(matrix_clk_c), .Q0(\p2x_sum_adj_761[3] ), .Q1(\p2x_sum_adj_761[2] ), 
    .F0(\mem[13]/sig_008/FeedThruLUT ), .F1(\mem[12]/sig_009/FeedThruLUT ));
  SLICE_69 SLICE_69( .DI1(\mem[10]/sig_011/FeedThruLUT ), 
    .DI0(\mem[11]/sig_010/FeedThruLUT ), .B1(\mem[10] ), .C0(\mem[11] ), 
    .CLK(matrix_clk_c), .Q0(\p2x_sum_adj_761[1] ), .Q1(\p2x_sum_adj_761[0] ), 
    .F0(\mem[11]/sig_010/FeedThruLUT ), .F1(\mem[10]/sig_011/FeedThruLUT ));
  SLICE_72 SLICE_72( .DI1(\mem[7]/sig_014/FeedThruLUT ), 
    .DI0(\mem[8]/sig_013/FeedThruLUT ), .C1(\mem[7] ), .A0(\mem[8] ), 
    .CLK(matrix_clk_c), .Q0(\p1y_sum_adj_760[3] ), .Q1(\p1y_sum_adj_760[2] ), 
    .F0(\mem[8]/sig_013/FeedThruLUT ), .F1(\mem[7]/sig_014/FeedThruLUT ));
  SLICE_74 SLICE_74( .DI1(\mem[5]/sig_016/FeedThruLUT ), 
    .DI0(\mem[6]/sig_015/FeedThruLUT ), .D1(\mem[5] ), .D0(\mem[6] ), 
    .CLK(matrix_clk_c), .Q0(\p1y_sum_adj_760[1] ), .Q1(\p1y_sum_adj_760[0] ), 
    .F0(\mem[6]/sig_015/FeedThruLUT ), .F1(\mem[5]/sig_016/FeedThruLUT ));
  SLICE_76 SLICE_76( .DI1(n3840), 
    .DI0(\piece_mem_inst/mem[4]_2/sig_017/FeedThruLUT ), 
    .D1(\r_data_piece_sig_cc[4] ), .C1(\piece_sel_pg[4] ), 
    .B1(\curr_state[0] ), .A1(\curr_state[1] ), .C0(\piece_mem_inst/mem[4]_2 ), 
    .CLK(matrix_clk_c), .Q0(\r_data_piece_sig_cc[4] ), .Q1(\piece_sel_pg[4] ), 
    .F0(\piece_mem_inst/mem[4]_2/sig_017/FeedThruLUT ), .F1(n3840));
  SLICE_77 SLICE_77( .DI1(\piece_mem_inst/mem[2]_2/sig_019/FeedThruLUT ), 
    .DI0(\piece_mem_inst/mem[3]_2/sig_018/FeedThruLUT ), 
    .D1(\piece_mem_inst/mem[2]_2 ), .B0(\piece_mem_inst/mem[3]_2 ), 
    .CLK(matrix_clk_c), .Q0(\r_data_piece_sig_cc[3] ), 
    .Q1(\r_data_piece_sig_cc[2] ), 
    .F0(\piece_mem_inst/mem[3]_2/sig_018/FeedThruLUT ), 
    .F1(\piece_mem_inst/mem[2]_2/sig_019/FeedThruLUT ));
  SLICE_79 SLICE_79( .DI1(\mem[0]/sig_021/FeedThruLUT ), 
    .DI0(\mem[1]/sig_020/FeedThruLUT ), .B1(\mem[0] ), .A0(\mem[1] ), 
    .CLK(matrix_clk_c), .Q0(\r_data_piece_sig_cc[1] ), 
    .Q1(\r_data_piece_sig_cc[0] ), .F0(\mem[1]/sig_020/FeedThruLUT ), 
    .F1(\mem[0]/sig_021/FeedThruLUT ));
  SLICE_80 SLICE_80( .DI1(n3806), .DI0(n9834), .D1(\mem[6] ), 
    .C1(\w_enable_piece_sig[0] ), .B1(\w_enable_piece_sig[1] ), 
    .A1(\w_data_piece_sig_cc[6] ), .D0(\w_enable_piece_sig[0] ), 
    .C0(\cc_inst/w_data_piece_sig_cc[5] ), .B0(\mem[5] ), 
    .A0(\w_enable_piece_sig[1] ), .CLK(matrix_clk_c), .Q0(\mem[5] ), 
    .Q1(\mem[6] ), .F0(n9834), .F1(n3806));
  SLICE_82 SLICE_82( .DI1(n3865), .DI0(n3802), .D1(\mem[12] ), 
    .C1(\w_enable_piece_sig[1] ), .B1(\w_data_piece_sig_cc[12] ), 
    .A1(\w_enable_piece_sig[0] ), .D0(\w_data_piece_sig_cc[11] ), 
    .C0(\mem[11] ), .B0(\w_enable_piece_sig[0] ), .A0(\w_enable_piece_sig[1] ), 
    .CLK(matrix_clk_c), .Q0(\mem[11] ), .Q1(\mem[12] ), .F0(n3802), .F1(n3865));
  SLICE_84 SLICE_84( .DI1(n3790), .DI0(n3788), .D1(\mem[1] ), 
    .C1(\w_enable_piece_sig[0] ), .B1(\w_data_piece_sig_cc[1] ), 
    .A1(\w_enable_piece_sig[1] ), .D0(\w_enable_piece_sig[1] ), .C0(\mem[0] ), 
    .B0(\w_enable_piece_sig[0] ), .A0(\w_data_piece_sig_cc[0] ), 
    .CLK(matrix_clk_c), .Q0(\mem[0] ), .Q1(\mem[1] ), .F0(n3788), .F1(n3790));
  SLICE_86 SLICE_86( .DI1(n3794), .DI0(n3792), .D1(\w_data_piece_sig_cc[8] ), 
    .C1(\w_enable_piece_sig[1] ), .B1(\mem[8] ), .A1(\w_enable_piece_sig[0] ), 
    .D0(\w_enable_piece_sig[0] ), .C0(\w_enable_piece_sig[1] ), .B0(\mem[7] ), 
    .A0(\w_data_piece_sig_cc[7] ), .CLK(matrix_clk_c), .Q0(\mem[7] ), 
    .Q1(\mem[8] ), .F0(n3792), .F1(n3794));
  SLICE_88 SLICE_88( .DI1(n3798), .DI0(n3796), .D1(\mem[10] ), 
    .C1(\w_data_piece_sig_cc[10] ), .B1(\w_enable_piece_sig[0] ), 
    .A1(\w_enable_piece_sig[1] ), .D0(\mem[9] ), .C0(\w_enable_piece_sig[0] ), 
    .B0(\cc_inst/w_data_piece_sig_cc[9] ), .A0(\w_enable_piece_sig[1] ), 
    .CLK(matrix_clk_c), .Q0(\mem[9] ), .Q1(\mem[10] ), .F0(n3796), .F1(n3798));
  SLICE_93 SLICE_93( .DI1(\impact_inst/n8453 ), .DI0(\impact_inst/n8452 ), 
    .D1(\impact_inst/n1118 ), .C1(\impact_inst/n4_adj_699 ), 
    .A1(\impact_inst/n31_adj_736[2] ), .D0(\impact_inst/n31_adj_736[3] ), 
    .B0(\impact_inst/n6_adj_700 ), .A0(\impact_inst/n1119 ), 
    .CE(\impact_inst/n3634 ), .LSR(\impact_inst/n3749 ), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p2y_sum[3] ), .Q1(\impact_inst/p2y_sum[2] ), 
    .F0(\impact_inst/n8452 ), .F1(\impact_inst/n8453 ));
  SLICE_94 SLICE_94( .DI1(\impact_inst/n25_adj_737[0] ), 
    .DI0(\impact_inst/n8456 ), .D1(n5582), .C1(\impact_inst/ref_y[0] ), 
    .B1(\impact_inst/p1y_sum_c[0] ), 
    .A1(\impact_inst/piece_out_17__N_299[12] ), .D0(\impact_inst/n1117 ), 
    .C0(\impact_inst/n31[1] ), .B0(\impact_inst/n7815 ), 
    .CE(\impact_inst/n3634 ), .LSR(\impact_inst/n3749 ), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p1y_sum_c[1] ), .Q1(\impact_inst/p1y_sum_c[0] ), 
    .F0(\impact_inst/n8456 ), .F1(\impact_inst/n25_adj_737[0] ));
  SLICE_95 SLICE_95( .DI1(n3776), .DI0(n3850), .D1(\ref_x[0] ), 
    .B1(\p2x_sum_adj_761[0] ), .A1(n561), .D0(n561), .B0(\ref_x[1] ), 
    .A0(\p2x_sum_adj_761[1] ), .CLK(matrix_clk_c), .Q0(\ref_x[1] ), 
    .Q1(\ref_x[0] ), .F0(n3850), .F1(n3776));
  SLICE_96 SLICE_96( .DI1(n3848), .DI0(n3849), .D1(\p2x_sum_adj_761[3] ), 
    .C1(\ref_x[3] ), .B1(n5582), .A1(piece_sel_pg_4__N_511), 
    .D0(\p2x_sum_adj_761[2] ), .C0(n5582), .B0(piece_sel_pg_4__N_511), 
    .A0(\ref_x[2] ), .CLK(matrix_clk_c), .Q0(\ref_x[2] ), .Q1(\ref_x[3] ), 
    .F0(n3849), .F1(n3848));
  SLICE_98 SLICE_98( .DI1(\impact_inst/n8443 ), .DI0(\impact_inst/n84[0] ), 
    .D1(\ref_x[1] ), .C1(\ref_x[0] ), 
    .B1(\impact_inst/piece_out_17__N_299[15] ), 
    .A1(\impact_inst/piece_out_17__N_299[16] ), .B0(\ref_x[0] ), 
    .A0(\impact_inst/piece_out_17__N_299[15] ), .CE(n561), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p1x_sum[0] ), .Q1(\impact_inst/p1x_sum[1] ), 
    .F0(\impact_inst/n84[0] ), .F1(\impact_inst/n8443 ));
  SLICE_99 SLICE_99( .DI0(\impact_inst/read_enable_board_N_231 ), 
    .D0(write_piece), .B0(start_rowfull), .A0(\impact_inst/impact_read ), 
    .LSR(piece_sel_pg_4__N_511), .CLK(matrix_clk_c), .Q0(\r_enable_sig[0] ), 
    .F0(\impact_inst/read_enable_board_N_231 ));
  SLICE_101 SLICE_101( .DI1(\impact_inst/n8426 ), .DI0(\impact_inst/n97[0] ), 
    .D1(\ref_x[0] ), .C1(\impact_inst/piece_out_17__N_299[9] ), 
    .B1(\ref_x[1] ), .A1(\impact_inst/piece_out_17__N_299[10] ), 
    .B0(\impact_inst/piece_out_17__N_299[9] ), .A0(\ref_x[0] ), .CE(n561), 
    .CLK(matrix_clk_c), .Q0(\impact_inst/p2x_sum[0] ), 
    .Q1(\impact_inst/p2x_sum[1] ), .F0(\impact_inst/n97[0] ), 
    .F1(\impact_inst/n8426 ));
  SLICE_102 SLICE_102( .DI1(\impact_inst/n8431 ), .DI0(\impact_inst/n110[0] ), 
    .D1(\ref_x[0] ), .C1(\ref_x[1] ), 
    .B1(\impact_inst/piece_out_17__N_299[3] ), 
    .A1(\impact_inst/piece_out_17__N_299[4] ), 
    .C0(\impact_inst/piece_out_17__N_299[3] ), .A0(\ref_x[0] ), .CE(n561), 
    .CLK(matrix_clk_c), .Q0(\impact_inst/p3x_sum[0] ), 
    .Q1(\impact_inst/p3x_sum[1] ), .F0(\impact_inst/n110[0] ), 
    .F1(\impact_inst/n8431 ));
  SLICE_104 SLICE_104( .DI1(\impact_inst/n8454 ), .DI0(\impact_inst/n8439 ), 
    .D1(\impact_inst/n31[2] ), .B1(\impact_inst/n4_adj_692 ), 
    .A1(\impact_inst/n1118 ), .D0(\impact_inst/n6_adj_690 ), 
    .C0(\impact_inst/n1119 ), .B0(\impact_inst/n31[3] ), 
    .CE(\impact_inst/n3634 ), .LSR(\impact_inst/n3749 ), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p1y_sum_c[3] ), .Q1(\impact_inst/p1y_sum_c[2] ), 
    .F0(\impact_inst/n8439 ), .F1(\impact_inst/n8454 ));
  SLICE_106 SLICE_106( .DI1(\impact_inst/n10083 ), .DI0(\impact_inst/n10065 ), 
    .D1(\r_addr_imp_sig[1] ), .C1(\impact_inst/y_start[1] ), 
    .B1(\impact_inst/n10080 ), .A1(\impact_inst/n2884 ), 
    .D0(\impact_inst/n2884 ), .C0(\impact_inst/n10062 ), 
    .B0(\impact_inst/y_start[0] ), .A0(\r_addr_imp_sig[0] ), 
    .CLK(matrix_clk_c), .Q0(\r_addr_imp_sig[0] ), .Q1(\r_addr_imp_sig[1] ), 
    .F0(\impact_inst/n10065 ), .F1(\impact_inst/n10083 ));
  SLICE_107 SLICE_107( .DI1(n3778), .DI0(n3847), .D1(\w_addr_sig[0] ), 
    .B1(\r_addr_imp_sig[0] ), .A1(n565), .D0(n565), .B0(\w_addr_sig[1] ), 
    .A0(\r_addr_imp_sig[1] ), .CLK(matrix_clk_c), .Q0(\w_addr_sig[1] ), 
    .Q1(\w_addr_sig[0] ), .F0(n3847), .F1(n3778));
  SLICE_109 SLICE_109( .DI1(\impact_inst/n503[1] ), 
    .DI0(\impact_inst/n503[0] ), .D1(\impact_inst/write_counter[1] ), 
    .C1(\impact_inst/n527 ), .A1(\impact_inst/write_counter[0] ), 
    .D0(\impact_inst/n7_adj_705 ), .C0(\impact_inst/n68 ), 
    .B0(\impact_inst/write_counter[0] ), .A0(\impact_inst/n5800 ), .CE(n1628), 
    .LSR(piece_sel_pg_4__N_511), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/write_counter[0] ), .Q1(\impact_inst/write_counter[1] ), 
    .F0(\impact_inst/n503[0] ), .F1(\impact_inst/n503[1] ));
  SLICE_111 SLICE_111( .DI1(n3845), .DI0(n3846), .D1(\w_addr_sig[3] ), 
    .B1(\r_addr_imp_sig[3] ), .A1(n565), .D0(n565), .B0(\r_addr_imp_sig[2] ), 
    .A0(\w_addr_sig[2] ), .CLK(matrix_clk_c), .Q0(\w_addr_sig[2] ), 
    .Q1(\w_addr_sig[3] ), .F0(n3846), .F1(n3845));
  SLICE_114 SLICE_114( .DI1(\impact_inst/n8461 ), .DI0(\impact_inst/n25[0] ), 
    .D1(\impact_inst/n1117 ), .C1(\impact_inst/n31_adj_739[1] ), 
    .A1(\impact_inst/n7901 ), .D0(\impact_inst/ref_y[0] ), 
    .C0(\impact_inst/p3y_sum[0] ), .B0(n5582), 
    .A0(\impact_inst/piece_out_17__N_299[0] ), .CE(\impact_inst/n3634 ), 
    .LSR(\impact_inst/n3749 ), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p3y_sum[0] ), .Q1(\impact_inst/p3y_sum[1] ), 
    .F0(\impact_inst/n25[0] ), .F1(\impact_inst/n8461 ));
  SLICE_115 SLICE_115( .DI1(\impact_inst/n8463 ), 
    .DI0(\impact_inst/n25_adj_734[0] ), .D1(\impact_inst/n7725 ), 
    .C1(\impact_inst/ref_y[1] ), .B1(\impact_inst/n5521 ), 
    .A1(\impact_inst/ref_y[0] ), .D0(\impact_inst/ref_y[0] ), 
    .C0(\p1y_sum_adj_760[0] ), .A0(\impact_inst/n5521 ), 
    .CE(\impact_inst/n3634 ), .CLK(matrix_clk_c), .Q0(\impact_inst/ref_y[0] ), 
    .Q1(\impact_inst/ref_y[1] ), .F0(\impact_inst/n25_adj_734[0] ), 
    .F1(\impact_inst/n8463 ));
  SLICE_116 SLICE_116( .DI1(\impact_inst/n8455 ), 
    .DI0(\impact_inst/n25_adj_735[0] ), .D1(\impact_inst/n31_adj_736[1] ), 
    .C1(\impact_inst/n1117 ), .B1(\impact_inst/n7858 ), 
    .D0(\impact_inst/piece_out_17__N_299[6] ), .C0(\impact_inst/p2y_sum[0] ), 
    .B0(\impact_inst/ref_y[0] ), .A0(n5582), .CE(\impact_inst/n3634 ), 
    .LSR(\impact_inst/n3749 ), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p2y_sum[0] ), .Q1(\impact_inst/p2y_sum[1] ), 
    .F0(\impact_inst/n25_adj_735[0] ), .F1(\impact_inst/n8455 ));
  SLICE_118 SLICE_118( .DI1(\impact_inst/n503[2] ), 
    .DI0(\impact_inst/n503[3] ), .D1(\impact_inst/write_counter[2] ), 
    .C1(\impact_inst/n527 ), .B1(\impact_inst/write_counter[1] ), 
    .A1(\impact_inst/write_counter[0] ), .D0(\impact_inst/n527 ), 
    .C0(\impact_inst/write_counter[2] ), .B0(\impact_inst/n1882 ), 
    .A0(\impact_inst/write_counter[3] ), .CE(n1628), 
    .LSR(piece_sel_pg_4__N_511), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/write_counter[3] ), .Q1(\impact_inst/write_counter[2] ), 
    .F0(\impact_inst/n503[3] ), .F1(\impact_inst/n503[2] ));
  SLICE_122 SLICE_122( .DI1(\impact_inst/n10095 ), .DI0(\impact_inst/n9734 ), 
    .D1(\impact_inst/y_start[2] ), .C1(\r_addr_imp_sig[2] ), 
    .B1(\impact_inst/n2884 ), .A1(\impact_inst/n10092 ), 
    .D0(\impact_inst/n2886 ), .C0(\impact_inst/n2884 ), 
    .B0(\impact_inst/n9732 ), .A0(\impact_inst/n9792 ), .CLK(matrix_clk_c), 
    .Q0(\r_addr_imp_sig[3] ), .Q1(\r_addr_imp_sig[2] ), 
    .F0(\impact_inst/n9734 ), .F1(\impact_inst/n10095 ));
  SLICE_125 SLICE_125( .DI1(\impact_inst/n8416 ), .DI0(\impact_inst/n8414 ), 
    .D1(\impact_inst/n4_adj_680 ), .C1(\impact_inst/piece_out_17__N_299[5] ), 
    .B1(\ref_x[2] ), .D0(\ref_x[3] ), .C0(\ref_x[2] ), 
    .B0(\impact_inst/piece_out_17__N_299[5] ), .A0(\impact_inst/n4_adj_680 ), 
    .CE(n561), .CLK(matrix_clk_c), .Q0(\impact_inst/p3x_sum[3] ), 
    .Q1(\impact_inst/p3x_sum[2] ), .F0(\impact_inst/n8414 ), 
    .F1(\impact_inst/n8416 ));
  SLICE_128 SLICE_128( .DI1(\impact_inst/n8421 ), .DI0(\impact_inst/n8422 ), 
    .C1(\impact_inst/piece_out_17__N_299[11] ), .B1(\ref_x[2] ), 
    .A1(\impact_inst/n4_adj_683 ), .D0(\impact_inst/piece_out_17__N_299[11] ), 
    .C0(\ref_x[2] ), .B0(\impact_inst/n4_adj_683 ), .A0(\ref_x[3] ), .CE(n561), 
    .CLK(matrix_clk_c), .Q0(\impact_inst/p2x_sum[3] ), 
    .Q1(\impact_inst/p2x_sum[2] ), .F0(\impact_inst/n8422 ), 
    .F1(\impact_inst/n8421 ));
  SLICE_131 SLICE_131( .DI1(\impact_inst/n8415 ), .DI0(\impact_inst/n8420 ), 
    .C1(\impact_inst/n4_adj_686 ), .B1(\ref_x[2] ), 
    .A1(\impact_inst/piece_out_17__N_299[17] ), 
    .D0(\impact_inst/piece_out_17__N_299[17] ), .C0(\ref_x[2] ), 
    .B0(\impact_inst/n4_adj_686 ), .A0(\ref_x[3] ), .CE(n561), 
    .CLK(matrix_clk_c), .Q0(\impact_inst/p1x_sum[3] ), 
    .Q1(\impact_inst/p1x_sum[2] ), .F0(\impact_inst/n8420 ), 
    .F1(\impact_inst/n8415 ));
  SLICE_135 SLICE_135( .DI1(\impact_inst/n8458 ), .DI0(\impact_inst/n8451 ), 
    .D1(\impact_inst/n5521 ), .C1(\impact_inst/n6_adj_681 ), 
    .B1(\impact_inst/n7721 ), .A1(\impact_inst/ref_y[3] ), 
    .D0(\impact_inst/ref_y[2] ), .C0(\impact_inst/n7723 ), 
    .B0(\impact_inst/n5521 ), .A0(\impact_inst/n8_adj_694 ), 
    .CE(\impact_inst/n3634 ), .CLK(matrix_clk_c), .Q0(\impact_inst/ref_y[2] ), 
    .Q1(\impact_inst/ref_y[3] ), .F0(\impact_inst/n8451 ), 
    .F1(\impact_inst/n8458 ));
  SLICE_143 SLICE_143( .DI1(\impact_inst/n8460 ), .DI0(\impact_inst/n8459 ), 
    .D1(\impact_inst/n31_adj_739[2] ), .C1(\impact_inst/n1118 ), 
    .B1(\impact_inst/n4_adj_710 ), .C0(\impact_inst/n6_adj_708 ), 
    .B0(\impact_inst/n1119 ), .A0(\impact_inst/n31_adj_739[3] ), 
    .CE(\impact_inst/n3634 ), .LSR(\impact_inst/n3749 ), .CLK(matrix_clk_c), 
    .Q0(\impact_inst/p3y_sum[3] ), .Q1(\impact_inst/p3y_sum[2] ), 
    .F0(\impact_inst/n8459 ), .F1(\impact_inst/n8460 ));
  SLICE_147 SLICE_147( .DI0(\counter[2]/sig_022/FeedThruLUT ), 
    .A0(\counter[2] ), .CLK(clk), .Q0(matrix_clk_c), 
    .F0(\counter[2]/sig_022/FeedThruLUT ));
  SLICE_148 SLICE_148( .DI1(\Spawn_inst/n14[0] ), .DI0(\Spawn_inst/n14[1] ), 
    .D1(\piece_sel_counter[0] ), .C0(\piece_sel_counter[0] ), 
    .A0(\piece_sel_counter[1] ), .CE(n512), .LSR(\Spawn_inst/n3758 ), 
    .CLK(matrix_clk_c), .Q0(\piece_sel_counter[1] ), 
    .Q1(\piece_sel_counter[0] ), .F0(\Spawn_inst/n14[1] ), 
    .F1(\Spawn_inst/n14[0] ));
  SLICE_150 SLICE_150( .DI1(n3786), .DI0(n3810), .D1(n512), 
    .C1(\w_data_piece_sig_spawn[2] ), .B1(\piece_sel_counter[0] ), .C0(n512), 
    .B0(\piece_sel_counter[1] ), .A0(\w_data_piece_sig_spawn[3] ), 
    .CLK(matrix_clk_c), .Q0(\w_data_piece_sig_spawn[3] ), 
    .Q1(\w_data_piece_sig_spawn[2] ), .F0(n3810), .F1(n3786));
  SLICE_151 SLICE_151( .DI0(n3807), .D0(\w_data_piece_sig_spawn[4] ), 
    .C0(n512), .A0(\piece_sel_counter[2] ), .CLK(matrix_clk_c), 
    .Q0(\w_data_piece_sig_spawn[4] ), .F0(n3807));
  SLICE_153 SLICE_153( .DI0(n3782), .D0(\curr_state[1] ), .C0(\curr_state[0] ), 
    .B0(\state_out_1__N_482[0] ), .A0(\w_enable_piece_sig[0] ), 
    .CLK(matrix_clk_c), .Q0(\state_out_1__N_482[0] ), .F0(n3782));
  SLICE_154 SLICE_154( .DI1(n2823), .DI0(\n512$n0 ), 
    .D1(\w_enable_piece_sig[1] ), .C1(piece_w_data_out_13__N_398), .B1(n5790), 
    .A1(\button_out[0] ), .D0(\w_enable_piece_sig[0] ), .C0(\curr_state[0] ), 
    .A0(\curr_state[1] ), .CLK(matrix_clk_c), .Q0(\w_enable_piece_sig[0] ), 
    .Q1(\w_enable_piece_sig[1] ), .F0(\n512$n0 ), .F1(n2823));
  SLICE_155 SLICE_155( .DI0(\Spawn_inst/n14[2] ), .C0(\piece_sel_counter[0] ), 
    .B0(\piece_sel_counter[2] ), .A0(\piece_sel_counter[1] ), .CE(n512), 
    .LSR(\Spawn_inst/n3758 ), .CLK(matrix_clk_c), .Q0(\piece_sel_counter[2] ), 
    .F0(\Spawn_inst/n14[2] ));
  SLICE_156 SLICE_156( .DI1(n3779), .DI0(n3843), .D1(\curr_state[1] ), 
    .C1(\r_data_piece_sig_cc[0] ), .B1(\piece_sel_pg[0] ), 
    .A1(\curr_state[0] ), .D0(\curr_state[0] ), .C0(\curr_state[1] ), 
    .B0(\r_data_piece_sig_cc[1] ), .A0(\piece_sel_pg[1] ), .CLK(matrix_clk_c), 
    .Q0(\piece_sel_pg[1] ), .Q1(\piece_sel_pg[0] ), .F0(n3843), .F1(n3779));
  SLICE_157 SLICE_157( .DI1(n3841), .DI0(n3842), .D1(\piece_sel_pg[3] ), 
    .C1(\curr_state[0] ), .B1(\curr_state[1] ), .A1(\r_data_piece_sig_cc[3] ), 
    .D0(\r_data_piece_sig_cc[2] ), .C0(\piece_sel_pg[2] ), 
    .B0(\curr_state[0] ), .A0(\curr_state[1] ), .CLK(matrix_clk_c), 
    .Q0(\piece_sel_pg[2] ), .Q1(\piece_sel_pg[3] ), .F0(n3842), .F1(n3841));
  SLICE_160 SLICE_160( .DI0(\pattern_gen_inst/n110[2] ), 
    .D0(\piece_sel_pg[4] ), .C0(\pattern_gen_inst/n81 ), 
    .A0(\pattern_gen_inst/n5818 ), .CE(piece_sel_pg_4__N_511), 
    .LSR(\pattern_gen_inst/n1680 ), .CLK(matrix_clk_c), .Q0(RGB_c_5), 
    .F0(\pattern_gen_inst/n110[2] ));
  SLICE_161 SLICE_161( .DI1(\pattern_gen_inst/n110[0] ), 
    .DI0(\pattern_gen_inst/n8401 ), .D1(\piece_sel_pg[2] ), 
    .C1(\pattern_gen_inst/n5818 ), .B1(\pattern_gen_inst/n81 ), 
    .C0(\piece_sel_pg[3] ), .B0(\pattern_gen_inst/n5818 ), 
    .A0(\pattern_gen_inst/n81 ), .CE(piece_sel_pg_4__N_511), 
    .LSR(\pattern_gen_inst/n1680 ), .CLK(matrix_clk_c), .Q0(RGB_c_4), 
    .Q1(RGB_c_3), .F0(\pattern_gen_inst/n8401 ), 
    .F1(\pattern_gen_inst/n110[0] ));
  SLICE_162 SLICE_162( .DI1(n3784), .DI0(n3824), .D1(\curr_state[0] ), 
    .C1(\curr_state[1] ), .B1(\ref_y_adj_781[0] ), .A1(\p1y_sum_adj_760[0] ), 
    .D0(\curr_state[1] ), .C0(\curr_state[0] ), .B0(\p1y_sum_adj_760[1] ), 
    .A0(\ref_y_adj_781[1] ), .CLK(matrix_clk_c), .Q0(\ref_y_adj_781[1] ), 
    .Q1(\ref_y_adj_781[0] ), .F0(n3824), .F1(n3784));
  SLICE_163 SLICE_163( .DI1(n3822), .DI0(n3823), .D1(\curr_state[1] ), 
    .C1(\curr_state[0] ), .B1(\ref_y_adj_781[3] ), .A1(\p1y_sum_adj_760[3] ), 
    .D0(\curr_state[0] ), .C0(\curr_state[1] ), .B0(\p1y_sum_adj_760[2] ), 
    .A0(\ref_y_adj_781[2] ), .CLK(matrix_clk_c), .Q0(\ref_y_adj_781[2] ), 
    .Q1(\ref_y_adj_781[3] ), .F0(n3823), .F1(n3822));
  SLICE_166 SLICE_166( .DI1(n3819), .DI0(n3820), .D1(\curr_state[0] ), 
    .C1(\curr_state[1] ), .B1(\ref_x_adj_780[1] ), .A1(\p2x_sum_adj_761[1] ), 
    .D0(\curr_state[1] ), .C0(\curr_state[0] ), .B0(\p2x_sum_adj_761[0] ), 
    .A0(\ref_x_adj_780[0] ), .CLK(matrix_clk_c), .Q0(\ref_x_adj_780[0] ), 
    .Q1(\ref_x_adj_780[1] ), .F0(n3820), .F1(n3819));
  SLICE_168 SLICE_168( .DI1(n3817), .DI0(n3818), .D1(\ref_x_adj_780[3] ), 
    .C1(\p2x_sum_adj_761[3] ), .B1(\curr_state[1] ), .A1(\curr_state[0] ), 
    .D0(\curr_state[0] ), .C0(\curr_state[1] ), .B0(\ref_x_adj_780[2] ), 
    .A0(\p2x_sum_adj_761[2] ), .CLK(matrix_clk_c), .Q0(\ref_x_adj_780[2] ), 
    .Q1(\ref_x_adj_780[3] ), .F0(n3818), .F1(n3817));
  SLICE_173 SLICE_173( .DI1(\cc_inst/n8430 ), .DI0(\cc_inst/n1266[0] ), 
    .D1(\cc_inst/n1595 ), .C1(\cc_inst/n1432[3] ), .B1(\p1y_sum_adj_760[3] ), 
    .A1(\cc_inst/n6_adj_658 ), .D0(\cc_inst/n5733 ), .C0(\p2x_sum_adj_761[0] ), 
    .B0(\cc_inst/n773 ), .A0(\cc_inst/n757 ), .CE(\cc_inst/n820 ), 
    .CLK(matrix_clk_c), .Q0(\w_data_piece_sig_cc[10] ), 
    .Q1(\w_data_piece_sig_cc[8] ), .F0(\cc_inst/n1266[0] ), 
    .F1(\cc_inst/n8430 ));
  SLICE_174 SLICE_174( .DI1(\cc_inst/n725[1] ), .DI0(\cc_inst/n725[0] ), 
    .D1(\r_data_piece_sig_cc[0] ), .C1(\r_data_piece_sig_cc[1] ), 
    .C0(\r_data_piece_sig_cc[0] ), .CE(\cc_inst/n3608 ), .CLK(matrix_clk_c), 
    .Q0(\w_data_piece_sig_cc[0] ), .Q1(\w_data_piece_sig_cc[1] ), 
    .F0(\cc_inst/n725[0] ), .F1(\cc_inst/n725[1] ));
  SLICE_175 SLICE_175( .DI1(\cc_inst/n8447 ), .DI0(\cc_inst/n1059[0] ), 
    .D1(\cc_inst/n1595 ), .C1(\p1y_sum_adj_760[4] ), .B1(\cc_inst/n1432[3] ), 
    .A1(\cc_inst/n8_adj_647 ), .D0(\cc_inst/n1432[0] ), 
    .B0(\p1y_sum_adj_760[0] ), .A0(\cc_inst/n1595 ), .CE(\cc_inst/n820 ), 
    .CLK(matrix_clk_c), .Q0(\cc_inst/w_data_piece_sig_cc[5] ), 
    .Q1(\cc_inst/w_data_piece_sig_cc[9] ), .F0(\cc_inst/n1059[0] ), 
    .F1(\cc_inst/n8447 ));
  SLICE_179 SLICE_179( .DI1(\cc_inst/n8442 ), .DI0(\cc_inst/n8417 ), 
    .D1(\cc_inst/n1432[0] ), .C1(\cc_inst/n1426[1] ), .B1(\cc_inst/n1432[3] ), 
    .A1(\cc_inst/n1426[0] ), .D0(\cc_inst/n1595 ), .C0(\cc_inst/n4_adj_657 ), 
    .B0(\p1y_sum_adj_760[2] ), .A0(\cc_inst/n1432[3] ), .CE(\cc_inst/n820 ), 
    .CLK(matrix_clk_c), .Q0(\w_data_piece_sig_cc[7] ), 
    .Q1(\w_data_piece_sig_cc[6] ), .F0(\cc_inst/n8417 ), .F1(\cc_inst/n8442 ));
  SLICE_183 SLICE_183( .DI1(\cc_inst/n1266[1] ), .DI0(\cc_inst/n1266[2] ), 
    .D1(\p2x_sum_adj_761[1] ), .C1(\cc_inst/n5733 ), .B1(\cc_inst/n758 ), 
    .A1(\cc_inst/n773 ), .D0(\cc_inst/n5733 ), .C0(\cc_inst/n759 ), 
    .B0(\cc_inst/n773 ), .A0(\p2x_sum_adj_761[2] ), .CE(\cc_inst/n820 ), 
    .CLK(matrix_clk_c), .Q0(\w_data_piece_sig_cc[12] ), 
    .Q1(\w_data_piece_sig_cc[11] ), .F0(\cc_inst/n1266[2] ), 
    .F1(\cc_inst/n1266[1] ));
  SLICE_189 SLICE_189( .DI1(\MD_inst/row_up_3__N_334[2] ), 
    .DI0(\MD_inst/row_up_3__N_334[1] ), .D1(row_c_2), .C1(row_c_0), 
    .B1(row_c_1), .C0(row_c_1), .B0(row_c_0), .CE(\MD_inst/row_up_3__N_338 ), 
    .CLK(matrix_clk_c), .Q0(row_c_1), .Q1(row_c_2), 
    .F0(\MD_inst/row_up_3__N_334[1] ), .F1(\MD_inst/row_up_3__N_334[2] ));
  SLICE_192 SLICE_192( .DI1(n3783), .DI0(n3839), .D1(\r_data_sig[0] ), 
    .C1(\r_enable_sig[0] ), .B1(n56), .D0(\r_enable_sig[0] ), .C0(n55), 
    .A0(\r_data_sig[1] ), .CLK(matrix_clk_c), .Q0(\r_data_sig[1] ), 
    .Q1(\r_data_sig[0] ), .F0(n3839), .F1(n3783));
  SLICE_193 SLICE_193( .DI1(n3837), .DI0(n3838), .C1(\r_enable_sig[0] ), 
    .B1(n53), .A1(\r_data_sig[3] ), .D0(\r_enable_sig[0] ), 
    .C0(\r_data_sig[2] ), .A0(n54), .CLK(matrix_clk_c), .Q0(\r_data_sig[2] ), 
    .Q1(\r_data_sig[3] ), .F0(n3838), .F1(n3837));
  SLICE_195 SLICE_195( .DI1(n3835), .DI0(n3836), .D1(\r_data_sig[5] ), 
    .C1(n51), .A1(\r_enable_sig[0] ), .D0(\r_enable_sig[0] ), .B0(n52), 
    .A0(\r_data_sig[4] ), .CLK(matrix_clk_c), .Q0(\r_data_sig[4] ), 
    .Q1(\r_data_sig[5] ), .F0(n3836), .F1(n3835));
  SLICE_197 SLICE_197( .DI1(n3833), .DI0(n3834), .D1(\r_data_sig[7] ), 
    .C1(\r_enable_sig[0] ), .B1(n49), .D0(\r_enable_sig[0] ), .C0(n50), 
    .B0(\r_data_sig[6] ), .CLK(matrix_clk_c), .Q0(\r_data_sig[6] ), 
    .Q1(\r_data_sig[7] ), .F0(n3834), .F1(n3833));
  SLICE_199 SLICE_199( .DI1(n3831), .DI0(n3832), .D1(n47), 
    .C1(\r_enable_sig[0] ), .B1(\r_data_sig[9] ), .D0(n48), 
    .B0(\r_data_sig[8] ), .A0(\r_enable_sig[0] ), .CLK(matrix_clk_c), 
    .Q0(\r_data_sig[8] ), .Q1(\r_data_sig[9] ), .F0(n3832), .F1(n3831));
  SLICE_201 SLICE_201( .DI1(n3829), .DI0(n3830), .D1(\r_data_sig[11] ), 
    .C1(\r_enable_sig[0] ), .B1(n45), .D0(\r_enable_sig[0] ), 
    .B0(\r_data_sig[10] ), .A0(n46), .CLK(matrix_clk_c), .Q0(\r_data_sig[10] ), 
    .Q1(\r_data_sig[11] ), .F0(n3830), .F1(n3829));
  SLICE_203 SLICE_203( .DI1(n3827), .DI0(n3828), .D1(n43), 
    .C1(\r_enable_sig[0] ), .B1(\r_data_sig[13] ), .D0(\r_data_sig[12] ), 
    .C0(\r_enable_sig[0] ), .B0(n44), .CLK(matrix_clk_c), 
    .Q0(\r_data_sig[12] ), .Q1(\r_data_sig[13] ), .F0(n3828), .F1(n3827));
  SLICE_205 SLICE_205( .DI1(n3825), .DI0(n3826), .D1(n41), 
    .C1(\r_enable_sig[0] ), .B1(\r_data_sig[15] ), .C0(n42), 
    .B0(\r_enable_sig[0] ), .A0(\r_data_sig[14] ), .CLK(matrix_clk_c), 
    .Q0(\r_data_sig[14] ), .Q1(\r_data_sig[15] ), .F0(n3826), .F1(n3825));
  SLICE_208 SLICE_208( .D1(\cc_inst/n5806 ), .C1(\button_out[1] ), .B1(n765), 
    .A1(\button_out[0] ), .D0(\button_out[0] ), .C0(n5790), .B0(n3606), 
    .A0(n765), .F0(n3718), .F1(\cc_inst/n5733 ));
  SLICE_209 SLICE_209( .D1(\button_out[0] ), .C1(\cc_inst/n9806 ), .B1(n5790), 
    .A1(\cc_inst/n820 ), .C0(\cc_inst/n1732 ), .B0(n765), .F0(\cc_inst/n9806 ), 
    .F1(n3606));
  SLICE_210 SLICE_210( .D1(\cc_inst/n3384 ), .C1(\cc_inst/n2350 ), 
    .B1(\cc_inst/n5519 ), .A1(\p2x_sum_adj_761[3] ), .D0(\p2x_sum_adj_761[0] ), 
    .C0(\p2x_sum_adj_761[1] ), .B0(\cc_inst/n7_adj_650 ), 
    .A0(\p2x_sum_adj_761[2] ), .F0(\cc_inst/n2350 ), .F1(\cc_inst/n760 ));
  SLICE_211 SLICE_211( .D1(\p2x_sum_adj_761[3] ), .C1(\cc_inst/n4_adj_651 ), 
    .B1(\p2x_sum_adj_761[2] ), .A1(\p2x_sum_adj_761[1] ), 
    .D0(\w_data_piece_sig_cc[12] ), .C0(\w_data_piece_sig_cc[10] ), 
    .B0(\w_data_piece_sig_cc[11] ), .A0(\w_data_piece_sig_cc[13] ), 
    .F0(\cc_inst/n4_adj_651 ), .F1(\cc_inst/n7_adj_650 ));
  SLICE_212 SLICE_212( .D1(\cc_inst/n1595 ), .C1(\cc_inst/n6_adj_658 ), 
    .B1(\p1y_sum_adj_760[3] ), .A1(\cc_inst/n1432[3] ), 
    .D0(\p1y_sum_adj_760[2] ), .C0(\cc_inst/n4_adj_657 ), 
    .B0(\cc_inst/n1432[3] ), .A0(\cc_inst/n1595 ), .F0(\cc_inst/n6_adj_658 ), 
    .F1(\cc_inst/n8_adj_647 ));
  SLICE_214 SLICE_214( .D1(\r_addr_imp_sig[1] ), .C1(\impact_inst/n3047 ), 
    .B1(\r_addr_imp_sig[0] ), .A1(write_piece_N_253), 
    .D0(\impact_inst/y_start[1] ), .B0(\impact_inst/y_start[0] ), 
    .F0(\impact_inst/n3047 ), .F1(\impact_inst/n4 ));
  SLICE_215 SLICE_215( .D1(\impact_inst/n535 ), .C1(\impact_inst/n9790 ), 
    .B1(\impact_inst/n2886 ), .A1(\impact_inst/n2884 ), .D0(write_piece_N_253), 
    .C0(\impact_inst/n4 ), .B0(\r_addr_imp_sig[2] ), 
    .A0(\impact_inst/y_start[2] ), .F0(\impact_inst/n9790 ), 
    .F1(\impact_inst/n10092 ));
  SLICE_216 SLICE_216( .D1(\impact_inst/p3y_sum[4] ), 
    .C1(\impact_inst/n4_adj_669 ), .B1(\impact_inst/p1y_sum_c[4] ), 
    .A1(\impact_inst/n8_adj_733 ), .D0(\impact_inst/p2y_sum[4] ), 
    .C0(\impact_inst/y_start_4__N_158 ), .B0(\impact_inst/n8_c ), 
    .A0(\impact_inst/p1y_sum_c[4] ), .F0(\impact_inst/n4_adj_669 ), 
    .F1(\impact_inst/y_start_4__N_156 ));
  SLICE_218 SLICE_218( .D1(\impact_inst/p2x_sum[1] ), 
    .C1(\impact_inst/n10098 ), .B1(\r_data_sig[5] ), .A1(\r_data_sig[4] ), 
    .D0(\r_data_sig[6] ), .C0(\impact_inst/p2x_sum[0] ), .B0(\r_data_sig[7] ), 
    .A0(\impact_inst/p2x_sum[1] ), .F0(\impact_inst/n10098 ), 
    .F1(\impact_inst/n10101 ));
  SLICE_220 SLICE_220( .D1(\r_data_sig[1] ), .C1(\impact_inst/n10158 ), 
    .B1(\impact_inst/p2x_sum[1] ), .A1(\r_data_sig[0] ), .D0(\r_data_sig[3] ), 
    .C0(\impact_inst/p2x_sum[0] ), .B0(\r_data_sig[2] ), 
    .A0(\impact_inst/p2x_sum[1] ), .F0(\impact_inst/n10158 ), 
    .F1(\impact_inst/n10161 ));
  SLICE_222 SLICE_222( .D1(\r_data_sig[0] ), .C1(\impact_inst/n10182 ), 
    .B1(\impact_inst/p1x_sum[1] ), .A1(\r_data_sig[1] ), .D0(\r_data_sig[2] ), 
    .C0(\r_data_sig[3] ), .B0(\impact_inst/p1x_sum[1] ), 
    .A0(\impact_inst/p1x_sum[0] ), .F0(\impact_inst/n10182 ), 
    .F1(\impact_inst/n9698 ));
  SLICE_224 SLICE_224( .C1(\impact_inst/n7 ), .B1(n5582), 
    .A1(\impact_inst/ref_y[3] ), .D0(start_rowfull_N_243), 
    .C0(\impact_inst/n3634 ), .B0(n5582), .A0(write_piece_N_253), 
    .F0(\impact_inst/n7 ), .F1(\impact_inst/n1119 ));
  SLICE_226 SLICE_226( .D1(\impact_inst/p1y_sum_c[3] ), 
    .C1(\impact_inst/n10044 ), .B1(\impact_inst/n2873 ), 
    .A1(\impact_inst/ref_y[3] ), .D0(\impact_inst/p2y_sum[3] ), 
    .C0(\impact_inst/n2875 ), .B0(\impact_inst/n2873 ), 
    .A0(\impact_inst/p3y_sum[3] ), .F0(\impact_inst/n10044 ), 
    .F1(\impact_inst/y_start[3] ));
  SLICE_228 SLICE_228( .D0(\impact_inst/n7721 ), .C0(\impact_inst/n5521 ), 
    .B0(\impact_inst/ref_y[3] ), .A0(\impact_inst/n6_adj_681 ), 
    .F0(\impact_inst/n8_adj_682 ));
  SLICE_229 SLICE_229( .D1(piece_sel_pg_4__N_511), .C1(write_piece), 
    .B1(\impact_inst/impact_read ), .A1(start_rowfull), 
    .D0(\p1y_sum_adj_760[3] ), .C0(write_piece_N_253), 
    .B0(\impact_inst/n5521 ), .F0(\impact_inst/n7721 ), 
    .F1(\impact_inst/n5521 ));
  SLICE_230 SLICE_230( .D0(\impact_inst/y_start[1] ), .C0(\r_addr_imp_sig[1] ), 
    .B0(\impact_inst/n1417[0] ), .A0(write_piece_N_253), 
    .F0(\impact_inst/n1947 ));
  SLICE_231 SLICE_231( .D1(\r_addr_imp_sig[2] ), .C1(\impact_inst/n9398 ), 
    .B1(\impact_inst/n1947 ), .A1(write_piece_N_253), 
    .D0(\impact_inst/y_start[0] ), .C0(\impact_inst/y_start[2] ), 
    .B0(\impact_inst/y_start[1] ), .F0(\impact_inst/n9398 ), 
    .F1(\impact_inst/n6_adj_711 ));
  SLICE_232 SLICE_232( .D1(\ref_x[1] ), .C1(\impact_inst/n9624 ), 
    .B1(\ref_x[2] ), .A1(\impact_inst/n9625 ), .C0(\r_data_sig[4] ), 
    .B0(\ref_x[0] ), .A0(\r_data_sig[5] ), .F0(\impact_inst/n9624 ), 
    .F1(\impact_inst/n10008 ));
  SLICE_233 SLICE_233( .D1(\ref_x[2] ), .C1(\impact_inst/n9756 ), 
    .B1(\impact_inst/n10008 ), .A1(\impact_inst/n9757 ), .D0(\r_data_sig[1] ), 
    .B0(\ref_x[0] ), .A0(\r_data_sig[0] ), .F0(\impact_inst/n9756 ), 
    .F1(\impact_inst/n10011 ));
  SLICE_234 SLICE_234( .D1(\r_data_sig[12] ), .C1(\impact_inst/n10014 ), 
    .B1(\impact_inst/p2x_sum[1] ), .A1(\r_data_sig[13] ), 
    .D0(\r_data_sig[14] ), .C0(\impact_inst/p2x_sum[1] ), 
    .B0(\impact_inst/p2x_sum[0] ), .A0(\r_data_sig[15] ), 
    .F0(\impact_inst/n10014 ), .F1(\impact_inst/n10017 ));
  SLICE_237 SLICE_237( .D1(\impact_inst/n2886 ), .C1(\impact_inst/n2884 ), 
    .B1(\impact_inst/n1417[0] ), .A1(\impact_inst/n535 ), 
    .D0(\impact_inst/n535 ), .C0(piece_sel_pg_4__N_511), .B0(n5582), 
    .A0(start_rowfull_N_243), .F0(\impact_inst/n2884 ), 
    .F1(\impact_inst/n10062 ));
  SLICE_238 SLICE_238( .D1(\impact_inst/p1x_sum[1] ), 
    .C1(\impact_inst/n10224 ), .B1(\r_data_sig[8] ), .A1(\r_data_sig[9] ), 
    .D0(\impact_inst/p1x_sum[0] ), .C0(\impact_inst/p1x_sum[1] ), 
    .B0(\r_data_sig[11] ), .A0(\r_data_sig[10] ), .F0(\impact_inst/n10224 ), 
    .F1(\impact_inst/n9647 ));
  SLICE_240 SLICE_240( .D1(write_piece_N_253), .C1(\impact_inst/n1417[0] ), 
    .B1(\r_addr_imp_sig[1] ), .A1(\impact_inst/y_start[1] ), 
    .D0(\impact_inst/y_start[0] ), .C0(\r_addr_imp_sig[0] ), 
    .A0(write_piece_N_253), .F0(\impact_inst/n1417[0] ), 
    .F1(\impact_inst/n9787 ));
  SLICE_242 SLICE_242( .C1(\impact_inst/n10245 ), .B1(\impact_inst/n10011 ), 
    .A1(\ref_x[3] ), .D0(\ref_x[2] ), .C0(\impact_inst/n10242 ), 
    .B0(\impact_inst/n9628 ), .A0(\impact_inst/n9627 ), 
    .F0(\impact_inst/n10245 ), .F1(\impact_inst/write_piece_N_258 ));
  SLICE_243 SLICE_243( .D1(\ref_x[1] ), .C1(\impact_inst/n9630 ), 
    .B1(\impact_inst/n9631 ), .A1(\ref_x[2] ), .C0(\ref_x[0] ), 
    .B0(\r_data_sig[13] ), .A0(\r_data_sig[12] ), .F0(\impact_inst/n9630 ), 
    .F1(\impact_inst/n10242 ));
  SLICE_244 SLICE_244( .D1(\impact_inst/p3x_sum[1] ), 
    .C1(\impact_inst/n10146 ), .B1(\r_data_sig[4] ), .A1(\r_data_sig[5] ), 
    .D0(\r_data_sig[6] ), .C0(\impact_inst/p3x_sum[0] ), .B0(\r_data_sig[7] ), 
    .A0(\impact_inst/p3x_sum[1] ), .F0(\impact_inst/n10146 ), 
    .F1(\impact_inst/n9713 ));
  SLICE_246 SLICE_246( .D1(\impact_inst/p1y_sum_c[4] ), 
    .C1(\impact_inst/n10056 ), .B1(\impact_inst/ref_y[4] ), 
    .A1(\impact_inst/n2873 ), .D0(\impact_inst/n2873 ), 
    .C0(\impact_inst/p3y_sum[4] ), .B0(\impact_inst/n2875 ), 
    .A0(\impact_inst/p2y_sum[4] ), .F0(\impact_inst/n10056 ), 
    .F1(\impact_inst/y_start[4] ));
  SLICE_248 SLICE_248( .D1(\impact_inst/p1y_sum_c[0] ), 
    .C1(\impact_inst/n10020 ), .B1(\impact_inst/n2873 ), 
    .A1(\impact_inst/ref_y[0] ), .D0(\impact_inst/p2y_sum[0] ), 
    .C0(\impact_inst/n2875 ), .B0(\impact_inst/p3y_sum[0] ), 
    .A0(\impact_inst/n2873 ), .F0(\impact_inst/n10020 ), 
    .F1(\impact_inst/y_start[0] ));
  SLICE_250 SLICE_250( .D1(\impact_inst/p3x_sum[1] ), 
    .C1(\impact_inst/n10152 ), .B1(\r_data_sig[0] ), .A1(\r_data_sig[1] ), 
    .D0(\impact_inst/p3x_sum[0] ), .C0(\impact_inst/p3x_sum[1] ), 
    .B0(\r_data_sig[3] ), .A0(\r_data_sig[2] ), .F0(\impact_inst/n10152 ), 
    .F1(\impact_inst/n9710 ));
  SLICE_252 SLICE_252( .D1(write_piece_N_253), .B1(\p1y_sum_adj_760[2] ), 
    .A1(\impact_inst/n5521 ), .D0(\impact_inst/n7724 ), 
    .C0(\impact_inst/n9409 ), .B0(\impact_inst/n7723 ), 
    .A0(\impact_inst/n8_adj_694 ), .F0(\impact_inst/n6_adj_681 ), 
    .F1(\impact_inst/n7723 ));
  SLICE_253 SLICE_253( .D1(\impact_inst/n5521 ), .C1(\impact_inst/n8_adj_694 ), 
    .A1(\impact_inst/ref_y[2] ), .C0(write_piece_N_253), 
    .B0(\impact_inst/ref_y[0] ), .A0(\impact_inst/ref_y[1] ), 
    .F0(\impact_inst/n8_adj_694 ), .F1(\impact_inst/n9409 ));
  SLICE_254 SLICE_254( .D1(\impact_inst/n9392 ), 
    .C1(\impact_inst/write_piece_N_267 ), .B1(\r_addr_imp_sig[2] ), 
    .A1(\impact_inst/p3y_sum[2] ), .D0(\impact_inst/p3x_sum[3] ), 
    .C0(\impact_inst/n9710 ), .B0(\impact_inst/n10068 ), 
    .A0(\impact_inst/n9713 ), .F0(\impact_inst/write_piece_N_267 ), 
    .F1(\impact_inst/n10_adj_702 ));
  SLICE_255 SLICE_255( .D0(\impact_inst/n9722 ), .C0(\impact_inst/n9740 ), 
    .B0(\impact_inst/p3x_sum[3] ), .A0(\impact_inst/p3x_sum[2] ), 
    .F0(\impact_inst/n10068 ));
  SLICE_256 SLICE_256( .D1(\impact_inst/p2x_sum[1] ), 
    .C1(\impact_inst/n10026 ), .B1(\r_data_sig[8] ), .A1(\r_data_sig[9] ), 
    .D0(\impact_inst/p2x_sum[0] ), .C0(\impact_inst/p2x_sum[1] ), 
    .B0(\r_data_sig[11] ), .A0(\r_data_sig[10] ), .F0(\impact_inst/n10026 ), 
    .F1(\impact_inst/n10029 ));
  SLICE_258 SLICE_258( .D1(\impact_inst/n2873 ), .C1(\impact_inst/n10032 ), 
    .B1(\impact_inst/p1y_sum_c[1] ), .A1(\impact_inst/ref_y[1] ), 
    .D0(\impact_inst/p2y_sum[1] ), .C0(\impact_inst/p3y_sum[1] ), 
    .B0(\impact_inst/n2875 ), .A0(\impact_inst/n2873 ), 
    .F0(\impact_inst/n10032 ), .F1(\impact_inst/y_start[1] ));
  SLICE_260 SLICE_260( .D1(\r_data_sig[13] ), .C1(\impact_inst/n10086 ), 
    .B1(\impact_inst/p3x_sum[1] ), .A1(\r_data_sig[12] ), 
    .D0(\r_data_sig[14] ), .C0(\r_data_sig[15] ), 
    .B0(\impact_inst/p3x_sum[0] ), .A0(\impact_inst/p3x_sum[1] ), 
    .F0(\impact_inst/n10086 ), .F1(\impact_inst/n9740 ));
  SLICE_262 SLICE_262( .D1(\r_data_sig[5] ), .C1(\impact_inst/n10170 ), 
    .B1(\impact_inst/p1x_sum[1] ), .A1(\r_data_sig[4] ), .D0(\r_data_sig[6] ), 
    .C0(\impact_inst/p1x_sum[1] ), .B0(\r_data_sig[7] ), 
    .A0(\impact_inst/p1x_sum[0] ), .F0(\impact_inst/n10170 ), 
    .F1(\impact_inst/n9704 ));
  SLICE_264 SLICE_264( .D1(\impact_inst/impact_read ), 
    .C1(\impact_inst/n7_adj_705 ), .B1(write_piece), .A1(start_rowfull), 
    .D0(\impact_inst/write_counter[0] ), .C0(\impact_inst/write_counter[3] ), 
    .B0(\impact_inst/write_counter[1] ), .A0(\impact_inst/write_counter[2] ), 
    .F0(\impact_inst/n7_adj_705 ), .F1(n9410));
  SLICE_265 SLICE_265( .D1(\impact_inst/n5800 ), .C1(\impact_inst/n68 ), 
    .B1(\impact_inst/write_counter[0] ), .A1(\impact_inst/n7_adj_705 ), 
    .C0(\impact_inst/write_counter[2] ), .B0(\impact_inst/write_counter[1] ), 
    .A0(\impact_inst/write_counter[3] ), .F0(\impact_inst/n68 ), .F1(n5612));
  SLICE_266 SLICE_266( .D1(\write_enable_board_N_289[0] ), 
    .C1(\write_enable_board_N_289[1] ), .B1(write_piece), 
    .A1(\impact_inst/n7_adj_705 ), .D0(\impact_inst/write_counter[0] ), 
    .C0(\impact_inst/n68 ), .A0(\impact_inst/n5800 ), 
    .F0(\write_enable_board_N_289[1] ), .F1(\impact_inst/n535 ));
  SLICE_267 SLICE_267( .D1(\impact_inst/write_counter[0] ), 
    .C1(\impact_inst/n5800 ), .B1(\impact_inst/n68 ), 
    .A1(\impact_inst/n7_adj_705 ), .D0(\impact_inst/write_counter[1] ), 
    .C0(\impact_inst/write_counter[3] ), .B0(\impact_inst/write_counter[0] ), 
    .A0(\impact_inst/write_counter[2] ), .F0(\impact_inst/n5800 ), 
    .F1(\impact_inst/n527 ));
  SLICE_268 SLICE_268( .D1(write_piece_N_253), .C1(\impact_inst/n8655 ), 
    .B1(\r_addr_imp_sig[4] ), .A1(\impact_inst/y_start[4] ), 
    .D0(\impact_inst/y_start[3] ), .C0(\impact_inst/n6_adj_711 ), 
    .B0(\r_addr_imp_sig[3] ), .A0(write_piece_N_253), .F0(\impact_inst/n8655 ), 
    .F1(\impact_inst/n9794 ));
  SLICE_270 SLICE_270( .D1(\r_addr_imp_sig[2] ), 
    .C1(\impact_inst/write_piece_N_261 ), .B1(\impact_inst/n9415 ), 
    .A1(\impact_inst/p1y_sum_c[2] ), .D0(\impact_inst/p1x_sum[3] ), 
    .C0(\impact_inst/n9698 ), .B0(\impact_inst/n10110 ), 
    .A0(\impact_inst/n9704 ), .F0(\impact_inst/write_piece_N_261 ), 
    .F1(\impact_inst/n10_adj_703 ));
  SLICE_271 SLICE_271( .D0(\impact_inst/p1x_sum[3] ), .C0(\impact_inst/n9689 ), 
    .B0(\impact_inst/n9647 ), .A0(\impact_inst/p1x_sum[2] ), 
    .F0(\impact_inst/n10110 ));
  SLICE_272 SLICE_272( .D1(\impact_inst/p3x_sum[1] ), 
    .C1(\impact_inst/n10116 ), .B1(\r_data_sig[9] ), .A1(\r_data_sig[8] ), 
    .D0(\impact_inst/p3x_sum[0] ), .C0(\impact_inst/p3x_sum[1] ), 
    .B0(\r_data_sig[11] ), .A0(\r_data_sig[10] ), .F0(\impact_inst/n10116 ), 
    .F1(\impact_inst/n9722 ));
  SLICE_274 SLICE_274( .D1(\impact_inst/y_start_4__N_156 ), 
    .C1(\impact_inst/n4_adj_713 ), .B1(\impact_inst/y_start_4__N_146 ), 
    .A1(\impact_inst/n41 ), .D0(\impact_inst/p1y_sum_c[4] ), 
    .C0(\impact_inst/n39 ), .B0(\impact_inst/p2y_sum[4] ), 
    .A0(\impact_inst/n8_adj_715 ), .F0(\impact_inst/n4_adj_713 ), 
    .F1(\impact_inst/n2875 ));
  SLICE_275 SLICE_275( .C1(\impact_inst/n8_adj_719 ), 
    .B1(\impact_inst/p2y_sum[4] ), .A1(\impact_inst/ref_y[4] ), 
    .D0(\impact_inst/p2y_sum[3] ), .C0(\impact_inst/n6_adj_721 ), 
    .A0(\impact_inst/ref_y[3] ), .F0(\impact_inst/n8_adj_719 ), 
    .F1(\impact_inst/n39 ));
  SLICE_276 SLICE_276( .D1(\impact_inst/n9417 ), 
    .C1(\impact_inst/write_piece_N_264 ), .B1(\impact_inst/n3 ), 
    .A1(\impact_inst/n9451 ), .D0(\impact_inst/n10101 ), 
    .C0(\impact_inst/n10161 ), .B0(\impact_inst/n10188 ), 
    .A0(\impact_inst/p2x_sum[3] ), .F0(\impact_inst/write_piece_N_264 ), 
    .F1(\impact_inst/write_piece_N_262 ));
  SLICE_277 SLICE_277( .D0(\impact_inst/p2x_sum[2] ), 
    .C0(\impact_inst/n10017 ), .B0(\impact_inst/p2x_sum[3] ), 
    .A0(\impact_inst/n10029 ), .F0(\impact_inst/n10188 ));
  SLICE_278 SLICE_278( .D1(\r_data_sig[12] ), .C1(\impact_inst/n10200 ), 
    .B1(\r_data_sig[13] ), .A1(\impact_inst/p1x_sum[1] ), 
    .D0(\r_data_sig[14] ), .C0(\r_data_sig[15] ), 
    .B0(\impact_inst/p1x_sum[1] ), .A0(\impact_inst/p1x_sum[0] ), 
    .F0(\impact_inst/n10200 ), .F1(\impact_inst/n9689 ));
  SLICE_280 SLICE_280( .D1(\impact_inst/ref_y[4] ), 
    .C1(\impact_inst/n4_adj_724 ), .B1(\impact_inst/p3y_sum[4] ), 
    .A1(\impact_inst/n8_adj_723 ), .D0(\impact_inst/p2y_sum[4] ), 
    .C0(\impact_inst/y_start_4__N_148 ), .B0(\impact_inst/ref_y[4] ), 
    .A0(\impact_inst/n8_adj_726 ), .F0(\impact_inst/n4_adj_724 ), 
    .F1(\impact_inst/y_start_4__N_146 ));
  SLICE_282 SLICE_282( .D1(\impact_inst/ref_y[2] ), .C1(\impact_inst/n10038 ), 
    .B1(\impact_inst/p1y_sum_c[2] ), .A1(\impact_inst/n2873 ), 
    .D0(\impact_inst/n2875 ), .C0(\impact_inst/p2y_sum[2] ), 
    .B0(\impact_inst/n2873 ), .A0(\impact_inst/p3y_sum[2] ), 
    .F0(\impact_inst/n10038 ), .F1(\impact_inst/y_start[2] ));
  SLICE_284 SLICE_284( .D1(row_c_1), .C1(\pattern_gen_inst/n10050 ), 
    .B1(\r_data_sig[13] ), .A1(\r_data_sig[12] ), .D0(\r_data_sig[15] ), 
    .C0(row_c_0), .B0(\r_data_sig[14] ), .A0(row_c_1), 
    .F0(\pattern_gen_inst/n10050 ), .F1(\pattern_gen_inst/n10053 ));
  SLICE_286 SLICE_286( .D1(\r_data_sig[8] ), .C1(\pattern_gen_inst/n10218 ), 
    .B1(row_c_1), .A1(\r_data_sig[9] ), .D0(\r_data_sig[10] ), .C0(row_c_0), 
    .B0(\r_data_sig[11] ), .A0(row_c_1), .F0(\pattern_gen_inst/n10218 ), 
    .F1(\pattern_gen_inst/n10221 ));
  SLICE_288 SLICE_288( .D1(\pattern_gen_inst/n8440 ), 
    .C1(\pattern_gen_inst/n8423 ), .B1(\pattern_gen_inst/n11 ), 
    .A1(\pattern_gen_inst/n16 ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[2] ), .C0(\pattern_gen_inst/n6 ), 
    .B0(\ref_y_adj_781[3] ), .A0(\pattern_gen_inst/n3540 ), 
    .F0(\pattern_gen_inst/n8423 ), .F1(\pattern_gen_inst/n8397 ));
  SLICE_289 SLICE_289( .D1(\ref_y_adj_781[2] ), .C1(\pattern_gen_inst/n4 ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[2] ), .D0(\ref_y_adj_781[0] ), 
    .C0(\pattern_gen_inst/piece_out_17__N_299[0] ), .B0(\ref_y_adj_781[1] ), 
    .A0(\pattern_gen_inst/piece_out_17__N_299[1] ), .F0(\pattern_gen_inst/n4 ), 
    .F1(\pattern_gen_inst/n6 ));
  SLICE_290 SLICE_290( .D1(\pattern_gen_inst/n8433 ), 
    .C1(\pattern_gen_inst/n8424 ), .B1(\pattern_gen_inst/n9471 ), 
    .A1(\pattern_gen_inst/n9427 ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[8] ), 
    .C0(\pattern_gen_inst/n6_adj_667 ), .B0(\ref_y_adj_781[3] ), 
    .A0(\pattern_gen_inst/n3540 ), .F0(\pattern_gen_inst/n8424 ), 
    .F1(\pattern_gen_inst/n9475 ));
  SLICE_291 SLICE_291( .D1(\ref_y_adj_781[2] ), 
    .C1(\pattern_gen_inst/n4_adj_661 ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[8] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[7] ), .C0(\ref_y_adj_781[0] ), 
    .B0(\pattern_gen_inst/piece_out_17__N_299[6] ), .A0(\ref_y_adj_781[1] ), 
    .F0(\pattern_gen_inst/n4_adj_661 ), .F1(\pattern_gen_inst/n6_adj_667 ));
  SLICE_292 SLICE_292( .D1(\pattern_gen_inst/n3544 ), 
    .C1(\pattern_gen_inst/n8418 ), .B1(\pattern_gen_inst/n2410 ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[16] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[14] ), 
    .C0(\pattern_gen_inst/n6_adj_668 ), .B0(\pattern_gen_inst/n3540 ), 
    .A0(\ref_y_adj_781[3] ), .F0(\pattern_gen_inst/n8418 ), 
    .F1(\pattern_gen_inst/n9419 ));
  SLICE_293 SLICE_293( .C1(\pattern_gen_inst/n4_adj_659 ), 
    .B1(\ref_y_adj_781[2] ), .A1(\pattern_gen_inst/piece_out_17__N_299[14] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[12] ), .C0(\ref_y_adj_781[0] ), 
    .B0(\pattern_gen_inst/piece_out_17__N_299[13] ), .A0(\ref_y_adj_781[1] ), 
    .F0(\pattern_gen_inst/n4_adj_659 ), .F1(\pattern_gen_inst/n6_adj_668 ));
  SLICE_294 SLICE_294( .D1(row_c_2), .C1(\pattern_gen_inst/n9622 ), 
    .B1(\pattern_gen_inst/n10128 ), .A1(\pattern_gen_inst/n9621 ), 
    .C0(row_c_0), .B0(\r_data_sig[3] ), .A0(\r_data_sig[2] ), 
    .F0(\pattern_gen_inst/n9622 ), .F1(\pattern_gen_inst/n10131 ));
  SLICE_295 SLICE_295( .D1(\pattern_gen_inst/n9655 ), 
    .C1(\pattern_gen_inst/n9654 ), .B1(row_c_2), .A1(row_c_1), .C0(row_c_0), 
    .B0(\r_data_sig[4] ), .A0(\r_data_sig[5] ), .F0(\pattern_gen_inst/n9654 ), 
    .F1(\pattern_gen_inst/n10128 ));
  SLICE_296 SLICE_296( .D1(w_enable_sig), .C1(n9239), .B1(n3190), 
    .A1(write_piece), .D0(write_piece), .C0(n5612), 
    .B0(\write_enable_board_N_289[1] ), .A0(\write_enable_board_N_289[0] ), 
    .F0(n9239), .F1(n15));
  SLICE_298 SLICE_298( .D1(\p1y_sum_adj_760[3] ), .C1(\cc_inst/n4 ), 
    .B1(\p1y_sum_adj_760[4] ), .A1(\p1y_sum_adj_760[2] ), 
    .D0(\p1y_sum_adj_760[0] ), .C0(\p1y_sum_adj_760[1] ), .F0(\cc_inst/n4 ), 
    .F1(\cc_inst/p2y_sum[4] ));
  SLICE_299 SLICE_299( .D1(\p1y_sum_adj_760[0] ), .C1(\cc_inst/n9809 ), 
    .B1(\cc_inst/n6_adj_656 ), .A1(\cc_inst/n9807 ), .D0(\p1y_sum_adj_760[0] ), 
    .C0(\cc_inst/p2y_sum[4] ), .B0(\p1y_sum_adj_760[2] ), 
    .A0(\p1y_sum_adj_760[1] ), .F0(\cc_inst/n9809 ), .F1(\cc_inst/n35 ));
  SLICE_300 SLICE_300( .D0(\cc_inst/n10074 ), .C0(\cc_inst/n9638 ), 
    .B0(\cc_inst/n3367 ), .A0(\cc_inst/n9668 ), .F0(\cc_inst/n10077 ));
  SLICE_301 SLICE_301( .D1(\cc_inst/n1645[2] ), .C1(\cc_inst/n3367 ), 
    .B1(\cc_inst/n9716 ), .A1(\cc_inst/n9707 ), .D0(\p2x_sum_adj_761[0] ), 
    .C0(\p2x_sum_adj_761[2] ), .B0(\p2x_sum_adj_761[3] ), 
    .A0(\p2x_sum_adj_761[1] ), .F0(\cc_inst/n3367 ), .F1(\cc_inst/n10074 ));
  SLICE_302 SLICE_302( .D1(\cc_inst/read_addr_counter[0] ), 
    .C1(\cc_inst/n6_adj_645 ), .B1(\cc_inst/n10 ), .A1(\p1y_sum_adj_760[0] ), 
    .D0(\p1y_sum_adj_760[4] ), .C0(\cc_inst/n4_adj_648 ), .B0(\cc_inst/n3375 ), 
    .A0(\cc_inst/n3572 ), .F0(\cc_inst/n6_adj_645 ), .F1(\cc_inst/n9235 ));
  SLICE_303 SLICE_303( .D1(\cc_inst/n9773 ), .C1(\cc_inst/n9235 ), 
    .B1(\cc_inst/n10 ), .A1(\cc_inst/n10107 ), .D0(\cc_inst/n6_adj_653 ), 
    .C0(\cc_inst/read_addr_counter[4] ), .B0(\cc_inst/read_addr_counter[3] ), 
    .F0(\cc_inst/n10 ), .F1(\cc_inst/n1730 ));
  SLICE_304 SLICE_304( .D0(\cc_inst/n9719 ), .C0(\cc_inst/n9701 ), 
    .B0(\p2x_sum_adj_761[3] ), .A0(\cc_inst/n10104 ), .F0(\cc_inst/n10107 ));
  SLICE_305 SLICE_305( .D0(\cc_inst/n9641 ), .C0(\cc_inst/n9671 ), 
    .B0(\p2x_sum_adj_761[2] ), .A0(\p2x_sum_adj_761[3] ), 
    .F0(\cc_inst/n10104 ));
  SLICE_306 SLICE_306( .D1(\cc_inst/n5806 ), .C1(\cc_inst/n763 ), .B1(n765), 
    .A1(\button_out[0] ), .D0(\button_out[7] ), .C0(n765), 
    .B0(\button_out[4] ), .A0(\button_out[1] ), .F0(\cc_inst/n763 ), 
    .F1(\cc_inst/n773 ));
  SLICE_308 SLICE_308( .C1(\cc_inst/n10215 ), .B1(\cc_inst/n3384 ), 
    .A1(\cc_inst/n10125 ), .D0(\cc_inst/n9652 ), .C0(\cc_inst/n10212 ), 
    .B0(\cc_inst/n524[2] ), .A0(\cc_inst/n9651 ), .F0(\cc_inst/n10215 ), 
    .F1(\cc_inst/n9665 ));
  SLICE_309 SLICE_309( .D1(\cc_inst/n9661 ), .C1(\cc_inst/n524[1] ), 
    .B1(\cc_inst/n9660 ), .A1(\cc_inst/n524[2] ), 
    .D0(\w_data_piece_sig_cc[10] ), .A0(\w_data_piece_sig_cc[11] ), 
    .F0(\cc_inst/n524[1] ), .F1(\cc_inst/n10212 ));
  SLICE_310 SLICE_310( .D1(\r_data_sig[4] ), .C1(\cc_inst/n10134 ), 
    .B1(\p2x_sum_adj_761[1] ), .A1(\r_data_sig[5] ), .D0(\r_data_sig[6] ), 
    .C0(\p2x_sum_adj_761[1] ), .B0(\p2x_sum_adj_761[0] ), .A0(\r_data_sig[7] ), 
    .F0(\cc_inst/n10134 ), .F1(\cc_inst/n9719 ));
  SLICE_312 SLICE_312( .D1(\p2x_sum_adj_761[1] ), .C1(\cc_inst/n10230 ), 
    .B1(\r_data_sig[8] ), .A1(\r_data_sig[9] ), .D0(\r_data_sig[11] ), 
    .C0(\p2x_sum_adj_761[1] ), .B0(\r_data_sig[10] ), 
    .A0(\p2x_sum_adj_761[0] ), .F0(\cc_inst/n10230 ), .F1(\cc_inst/n9641 ));
  SLICE_314 SLICE_314( .D1(\p1y_sum_adj_760[3] ), .C1(\p1y_sum_adj_760[4] ), 
    .B1(\p1y_sum_adj_760[1] ), .A1(\p1y_sum_adj_760[2] ), 
    .D0(\p1y_sum_adj_760[2] ), .C0(\p1y_sum_adj_760[3] ), 
    .B0(\p1y_sum_adj_760[0] ), .A0(\p1y_sum_adj_760[1] ), 
    .F0(\cc_inst/n6_adj_656 ), .F1(\cc_inst/n9807 ));
  SLICE_316 SLICE_316( .D1(\r_data_sig[1] ), .C1(\cc_inst/n10176 ), 
    .B1(\p2x_sum_adj_761[1] ), .A1(\r_data_sig[0] ), .D0(\p2x_sum_adj_761[1] ), 
    .C0(\p2x_sum_adj_761[0] ), .B0(\r_data_sig[3] ), .A0(\r_data_sig[2] ), 
    .F0(\cc_inst/n10176 ), .F1(\cc_inst/n9701 ));
  SLICE_318 SLICE_318( .D1(\r_data_sig[13] ), .C1(\cc_inst/n10194 ), 
    .B1(\r_data_sig[12] ), .A1(\p2x_sum_adj_761[1] ), 
    .D0(\p2x_sum_adj_761[1] ), .C0(\r_data_sig[15] ), .B0(\r_data_sig[14] ), 
    .A0(\p2x_sum_adj_761[0] ), .F0(\cc_inst/n10194 ), .F1(\cc_inst/n9671 ));
  SLICE_320 SLICE_320( .D1(\cc_inst/n9643 ), .C1(\cc_inst/n10122 ), 
    .B1(\cc_inst/n524[2] ), .A1(\cc_inst/n9642 ), .D0(\cc_inst/n9649 ), 
    .C0(\cc_inst/n524[2] ), .B0(\cc_inst/n524[1] ), .A0(\cc_inst/n9648 ), 
    .F0(\cc_inst/n10122 ), .F1(\cc_inst/n10125 ));
  SLICE_322 SLICE_322( .D1(\nes_inst/cnt[12] ), .C1(\nes_inst/n6 ), 
    .B1(\nes_inst/cnt[11] ), .A1(\nes_inst/cnt[9] ), .D0(\nes_inst/cnt[10] ), 
    .C0(\nes_inst/n3500 ), .F0(\nes_inst/n6 ), .F1(n21));
  SLICE_324 SLICE_324( .D1(\nes_inst/cnt[15] ), .C1(\nes_inst/n12 ), 
    .B1(\nes_inst/cnt[19] ), .A1(\nes_inst/cnt[13] ), .D0(\nes_inst/cnt[18] ), 
    .C0(\nes_inst/cnt[17] ), .B0(\nes_inst/cnt[14] ), .A0(\nes_inst/cnt[16] ), 
    .F0(\nes_inst/n12 ), .F1(\nes_inst/n3500 ));
  SLICE_325 SLICE_325( .C0(\nes_inst/cnt[12] ), .B0(\nes_inst/n3500 ), 
    .A0(\nes_inst/cnt[8] ), .F0(clk_cntr_top_c));
  SLICE_326 SLICE_326( .D1(\nes_inst/cnt[14] ), .C1(\nes_inst/n16 ), 
    .B1(\nes_inst/n20 ), .A1(\nes_inst/cnt[15] ), .D0(\nes_inst/cnt[18] ), 
    .A0(\nes_inst/cnt[17] ), .F0(\nes_inst/n16 ), .F1(latch_top_c));
  SLICE_328 SLICE_328( .D1(\nes_inst/cnt[9] ), .C1(\nes_inst/n18 ), 
    .B1(\nes_inst/cnt[10] ), .A1(\nes_inst/cnt[19] ), .D0(\nes_inst/cnt[11] ), 
    .C0(\nes_inst/cnt[12] ), .B0(\nes_inst/cnt[16] ), .A0(\nes_inst/cnt[13] ), 
    .F0(\nes_inst/n18 ), .F1(\nes_inst/n20 ));
  SLICE_330 SLICE_330( .D1(\impact_inst/p3y_sum[2] ), 
    .C1(\impact_inst/n4_adj_670 ), .A1(\impact_inst/p1y_sum_c[2] ), 
    .D0(\impact_inst/p3y_sum[1] ), .C0(\impact_inst/p1y_sum_c[1] ), 
    .B0(\impact_inst/p3y_sum[0] ), .A0(\impact_inst/p1y_sum_c[0] ), 
    .F0(\impact_inst/n4_adj_670 ), .F1(\impact_inst/n6 ));
  SLICE_331 SLICE_331( .C0(\impact_inst/n6 ), .B0(\impact_inst/p1y_sum_c[3] ), 
    .A0(\impact_inst/p3y_sum[3] ), .F0(\impact_inst/n8_adj_733 ));
  SLICE_332 SLICE_332( .D1(\impact_inst/n6_adj_671 ), .C1(\impact_inst/n10 ), 
    .B1(\impact_inst/n9404 ), .A1(\impact_inst/write_piece_N_262 ), 
    .D0(\impact_inst/n9413 ), .C0(\impact_inst/write_piece_N_258 ), 
    .B0(\impact_inst/ref_y[2] ), .A0(\r_addr_imp_sig[2] ), 
    .F0(\impact_inst/n10 ), .F1(write_piece_N_253));
  SLICE_333 SLICE_333( .DI1(n9253), .D1(n15), .C1(piece_sel_pg_4__N_511), 
    .B1(n2_adj_744), .A1(n5582), .D0(start_rowfull_N_243), 
    .C0(write_piece_N_253), .B0(n5582), .A0(piece_sel_pg_4__N_511), 
    .CLK(matrix_clk_c), .Q1(w_enable_sig), .F0(n8), .F1(n9253));
  SLICE_334 SLICE_334( .D0(\impact_inst/p2y_sum[3] ), 
    .C0(\impact_inst/n6_adj_672 ), .A0(\impact_inst/p1y_sum_c[3] ), 
    .F0(\impact_inst/n8_c ));
  SLICE_335 SLICE_335( .D1(\impact_inst/p1y_sum_c[2] ), 
    .C1(\impact_inst/n4_adj_676 ), .A1(\impact_inst/p2y_sum[2] ), 
    .D0(\impact_inst/p1y_sum_c[0] ), .C0(\impact_inst/p2y_sum[1] ), 
    .B0(\impact_inst/p1y_sum_c[1] ), .A0(\impact_inst/p2y_sum[0] ), 
    .F0(\impact_inst/n4_adj_676 ), .F1(\impact_inst/n6_adj_672 ));
  SLICE_336 SLICE_336( .D1(\impact_inst/ref_y[4] ), 
    .C1(\impact_inst/n8_adj_674 ), .B1(\impact_inst/p1y_sum_c[4] ), 
    .D0(\impact_inst/ref_y[3] ), .C0(\impact_inst/n6_adj_675 ), 
    .A0(\impact_inst/p1y_sum_c[3] ), .F0(\impact_inst/n8_adj_674 ), 
    .F1(\impact_inst/y_start_4__N_158 ));
  SLICE_338 SLICE_338( .C1(\impact_inst/n4_adj_677 ), 
    .B1(\impact_inst/p1y_sum_c[2] ), .A1(\impact_inst/ref_y[2] ), 
    .D0(\impact_inst/ref_y[0] ), .C0(\impact_inst/p1y_sum_c[0] ), 
    .B0(\impact_inst/ref_y[1] ), .A0(\impact_inst/p1y_sum_c[1] ), 
    .F0(\impact_inst/n4_adj_677 ), .F1(\impact_inst/n6_adj_675 ));
  SLICE_340 SLICE_340( .D0(\impact_inst/p1y_sum_c[1] ), 
    .B0(\impact_inst/piece_out_17__N_299[13] ), .A0(n5582), 
    .F0(\impact_inst/n31[1] ));
  SLICE_341 SLICE_341( .D1(\impact_inst/n31[1] ), .C1(\impact_inst/n7815 ), 
    .A1(\impact_inst/n1117 ), .D0(\impact_inst/ref_y[0] ), 
    .C0(\impact_inst/p1y_sum_c[0] ), 
    .B0(\impact_inst/piece_out_17__N_299[12] ), .A0(n5582), 
    .F0(\impact_inst/n7815 ), .F1(\impact_inst/n4_adj_692 ));
  SLICE_342 SLICE_342( .D1(\impact_inst/ref_y[0] ), .C1(n5582), 
    .B1(\impact_inst/piece_out_17__N_299[6] ), .A1(\impact_inst/p2y_sum[0] ), 
    .D0(start_rowfull), .C0(write_piece), .A0(\impact_inst/impact_read ), 
    .F0(n5582), .F1(\impact_inst/n7858 ));
  SLICE_343 SLICE_343( .D1(\impact_inst/n1117 ), .C1(\impact_inst/n7901 ), 
    .A1(\impact_inst/n31_adj_739[1] ), .D0(n5582), 
    .C0(\impact_inst/piece_out_17__N_299[0] ), .B0(\impact_inst/ref_y[0] ), 
    .A0(\impact_inst/p3y_sum[0] ), .F0(\impact_inst/n7901 ), 
    .F1(\impact_inst/n4_adj_710 ));
  SLICE_344 SLICE_344( .D1(n5582), .C1(\impact_inst/p3y_sum[1] ), 
    .B1(\impact_inst/piece_out_17__N_299[1] ), 
    .C0(\impact_inst/piece_out_17__N_299[7] ), .B0(\impact_inst/p2y_sum[1] ), 
    .A0(n5582), .F0(\impact_inst/n31_adj_736[1] ), 
    .F1(\impact_inst/n31_adj_739[1] ));
  SLICE_345 SLICE_345( .C1(\impact_inst/n4_adj_699 ), .B1(\impact_inst/n1118 ), 
    .A1(\impact_inst/n31_adj_736[2] ), .D0(\impact_inst/n31_adj_736[1] ), 
    .C0(\impact_inst/n7858 ), .B0(\impact_inst/n1117 ), 
    .F0(\impact_inst/n4_adj_699 ), .F1(\impact_inst/n6_adj_700 ));
  SLICE_346 SLICE_346( .C1(\impact_inst/n7 ), .B1(\impact_inst/ref_y[2] ), 
    .A1(n5582), .D0(\impact_inst/n7 ), .B0(\impact_inst/ref_y[1] ), .A0(n5582), 
    .F0(\impact_inst/n1117 ), .F1(\impact_inst/n1118 ));
  SLICE_348 SLICE_348( .D1(n5582), .C1(\impact_inst/piece_out_17__N_299[8] ), 
    .B1(\impact_inst/p2y_sum[2] ), .D0(\impact_inst/piece_out_17__N_299[8] ), 
    .C0(n5582), .B0(\impact_inst/p2y_sum[3] ), 
    .F0(\impact_inst/n31_adj_736[3] ), .F1(\impact_inst/n31_adj_736[2] ));
  SLICE_349 SLICE_349( .D1(\impact_inst/n31_adj_736[3] ), 
    .C1(\impact_inst/n1120 ), .B1(\impact_inst/n1119 ), 
    .A1(\impact_inst/n6_adj_700 ), .D0(\impact_inst/n7 ), 
    .C0(\impact_inst/ref_y[4] ), .B0(n5582), .F0(\impact_inst/n1120 ), 
    .F1(\impact_inst/n4_adj_704 ));
  SLICE_350 SLICE_350( .D1(\impact_inst/n1120 ), .C1(\impact_inst/n6_adj_690 ), 
    .B1(\impact_inst/n31[3] ), .A1(\impact_inst/n1119 ), 
    .D0(\impact_inst/n31[2] ), .C0(\impact_inst/n4_adj_692 ), 
    .B0(\impact_inst/n1118 ), .F0(\impact_inst/n6_adj_690 ), 
    .F1(\impact_inst/n4_adj_688 ));
  SLICE_354 SLICE_354( .C1(\impact_inst/n5521 ), .A1(\impact_inst/ref_y[2] ), 
    .D0(\p1y_sum_adj_760[1] ), .C0(write_piece_N_253), 
    .B0(\impact_inst/n5521 ), .F0(\impact_inst/n7725 ), 
    .F1(\impact_inst/n7724 ));
  SLICE_358 SLICE_358( .D0(\impact_inst/n10_adj_702 ), 
    .C0(\impact_inst/n10_adj_703 ), .B0(\impact_inst/n9406 ), 
    .A0(\impact_inst/n9453 ), .F0(\impact_inst/n6_adj_671 ));
  SLICE_360 SLICE_360( .D0(\impact_inst/n535 ), .C0(\impact_inst/n9787 ), 
    .B0(\impact_inst/n2886 ), .A0(\impact_inst/n2884 ), 
    .F0(\impact_inst/n10080 ));
  SLICE_362 SLICE_362( .DI1(\impact_inst/impact_read_N_274 ), 
    .D1(write_piece_N_253), .C1(start_rowfull), .B1(\impact_inst/impact_read ), 
    .A1(write_piece), .D0(start_rowfull), .C0(\impact_inst/n853 ), 
    .B0(write_piece), .A0(\impact_inst/impact_read ), 
    .LSR(piece_sel_pg_4__N_511), .CLK(matrix_clk_c), 
    .Q1(\impact_inst/impact_read ), .F0(\impact_inst/n2886 ), 
    .F1(\impact_inst/impact_read_N_274 ));
  SLICE_366 SLICE_366( .D1(n5582), .C1(start_rowfull_N_243), 
    .B1(piece_sel_pg_4__N_511), .A1(\impact_inst/n535 ), .B0(write_piece), 
    .A0(\impact_inst/impact_read ), .F0(start_rowfull_N_243), 
    .F1(\impact_inst/n853 ));
  SLICE_368 SLICE_368( .D1(\impact_inst/n1119 ), .C1(\impact_inst/n6_adj_708 ), 
    .B1(\impact_inst/n1120 ), .A1(\impact_inst/n31_adj_739[3] ), 
    .D0(\impact_inst/n31_adj_739[2] ), .C0(\impact_inst/n4_adj_710 ), 
    .A0(\impact_inst/n1118 ), .F0(\impact_inst/n6_adj_708 ), 
    .F1(\impact_inst/n4_adj_706 ));
  SLICE_371 SLICE_371( .C0(\impact_inst/p2y_sum[2] ), .A0(\r_addr_imp_sig[2] ), 
    .F0(\impact_inst/n3 ));
  SLICE_374 SLICE_374( .DI1(n3844), .D1(\r_addr_imp_sig[4] ), .C1(n565), 
    .A1(\w_addr_sig[4] ), .D0(n5582), .C0(start_rowfull_N_243), 
    .B0(piece_sel_pg_4__N_511), .A0(\impact_inst/n535 ), .CLK(matrix_clk_c), 
    .Q1(\w_addr_sig[4] ), .F0(n565), .F1(n3844));
  SLICE_375 SLICE_375( .D1(write_piece), .C1(start_rowfull), 
    .B1(piece_sel_pg_4__N_511), .A1(\impact_inst/impact_read ), 
    .D0(\curr_state[1] ), .B0(\curr_state[0] ), .F0(piece_sel_pg_4__N_511), 
    .F1(\impact_inst/n3634 ));
  SLICE_377 SLICE_377( .D1(\impact_inst/p2y_sum[0] ), 
    .C1(\impact_inst/p2y_sum[3] ), .B1(\r_addr_imp_sig[0] ), 
    .A1(\r_addr_imp_sig[3] ), .D0(\r_addr_imp_sig[3] ), 
    .C0(\r_addr_imp_sig[0] ), .B0(\impact_inst/p3y_sum[3] ), 
    .A0(\impact_inst/p3y_sum[0] ), .F0(\impact_inst/n9392 ), 
    .F1(\impact_inst/n9417 ));
  SLICE_379 SLICE_379( .D1(\impact_inst/p2y_sum[4] ), 
    .C1(\impact_inst/n8_adj_714 ), .B1(\impact_inst/p3y_sum[4] ), 
    .D0(\impact_inst/p3y_sum[3] ), .C0(\impact_inst/n6_adj_716 ), 
    .B0(\impact_inst/p2y_sum[3] ), .F0(\impact_inst/n8_adj_714 ), 
    .F1(\impact_inst/n41 ));
  SLICE_381 SLICE_381( .C1(\impact_inst/n4_adj_717 ), 
    .B1(\impact_inst/p3y_sum[2] ), .A1(\impact_inst/p2y_sum[2] ), 
    .D0(\impact_inst/p3y_sum[0] ), .C0(\impact_inst/p2y_sum[0] ), 
    .B0(\impact_inst/p3y_sum[1] ), .A0(\impact_inst/p2y_sum[1] ), 
    .F0(\impact_inst/n4_adj_717 ), .F1(\impact_inst/n6_adj_716 ));
  SLICE_382 SLICE_382( .D0(\impact_inst/p2y_sum[3] ), 
    .C0(\impact_inst/n6_adj_718 ), .A0(\impact_inst/p1y_sum_c[3] ), 
    .F0(\impact_inst/n8_adj_715 ));
  SLICE_383 SLICE_383( .C1(\impact_inst/n4_adj_720 ), 
    .B1(\impact_inst/p1y_sum_c[2] ), .A1(\impact_inst/p2y_sum[2] ), 
    .D0(\impact_inst/p1y_sum_c[1] ), .C0(\impact_inst/p2y_sum[0] ), 
    .B0(\impact_inst/p2y_sum[1] ), .A0(\impact_inst/p1y_sum_c[0] ), 
    .F0(\impact_inst/n4_adj_720 ), .F1(\impact_inst/n6_adj_718 ));
  SLICE_385 SLICE_385( .C1(\impact_inst/n4_adj_722 ), 
    .B1(\impact_inst/ref_y[2] ), .A1(\impact_inst/p2y_sum[2] ), 
    .D0(\impact_inst/ref_y[1] ), .C0(\impact_inst/p2y_sum[0] ), 
    .B0(\impact_inst/ref_y[0] ), .A0(\impact_inst/p2y_sum[1] ), 
    .F0(\impact_inst/n4_adj_722 ), .F1(\impact_inst/n6_adj_721 ));
  SLICE_386 SLICE_386( .C0(\impact_inst/n6_adj_725 ), 
    .B0(\impact_inst/ref_y[3] ), .A0(\impact_inst/p3y_sum[3] ), 
    .F0(\impact_inst/n8_adj_723 ));
  SLICE_387 SLICE_387( .D1(\impact_inst/p3y_sum[2] ), 
    .C1(\impact_inst/n4_adj_727 ), .B1(\impact_inst/ref_y[2] ), 
    .D0(\impact_inst/ref_y[0] ), .C0(\impact_inst/p3y_sum[0] ), 
    .B0(\impact_inst/ref_y[1] ), .A0(\impact_inst/p3y_sum[1] ), 
    .F0(\impact_inst/n4_adj_727 ), .F1(\impact_inst/n6_adj_725 ));
  SLICE_388 SLICE_388( .D0(\impact_inst/ref_y[3] ), 
    .C0(\impact_inst/n6_adj_728 ), .A0(\impact_inst/p2y_sum[3] ), 
    .F0(\impact_inst/n8_adj_726 ));
  SLICE_389 SLICE_389( .D1(\impact_inst/ref_y[2] ), 
    .C1(\impact_inst/n4_adj_731 ), .A1(\impact_inst/p2y_sum[2] ), 
    .D0(\impact_inst/p2y_sum[0] ), .C0(\impact_inst/p2y_sum[1] ), 
    .B0(\impact_inst/ref_y[0] ), .A0(\impact_inst/ref_y[1] ), 
    .F0(\impact_inst/n4_adj_731 ), .F1(\impact_inst/n6_adj_728 ));
  SLICE_390 SLICE_390( .C1(\impact_inst/n8_adj_729 ), 
    .B1(\impact_inst/p1y_sum_c[4] ), .A1(\impact_inst/ref_y[4] ), 
    .D0(\impact_inst/p1y_sum_c[3] ), .C0(\impact_inst/n6_adj_730 ), 
    .A0(\impact_inst/ref_y[3] ), .F0(\impact_inst/n8_adj_729 ), 
    .F1(\impact_inst/y_start_4__N_148 ));
  SLICE_392 SLICE_392( .D1(\impact_inst/p1y_sum_c[2] ), 
    .C1(\impact_inst/n4_adj_732 ), .A1(\impact_inst/ref_y[2] ), 
    .D0(\impact_inst/ref_y[0] ), .C0(\impact_inst/p1y_sum_c[1] ), 
    .B0(\impact_inst/p1y_sum_c[0] ), .A0(\impact_inst/ref_y[1] ), 
    .F0(\impact_inst/n4_adj_732 ), .F1(\impact_inst/n6_adj_730 ));
  SLICE_394 SLICE_394( .D1(\piece_sel_counter[0] ), .C1(n512), 
    .B1(\piece_sel_counter[2] ), .A1(\piece_sel_counter[1] ), 
    .D0(\w_enable_piece_sig[0] ), .C0(\curr_state[0] ), .A0(\curr_state[1] ), 
    .F0(n512), .F1(\Spawn_inst/n3758 ));
  SLICE_396 SLICE_396( .D1(\pattern_gen_inst/n3544 ), 
    .C1(\pattern_gen_inst/n3556 ), .B1(\pattern_gen_inst/n3540 ), 
    .A1(\pattern_gen_inst/n3548 ), .C0(row_c_0), .A0(\ref_x_adj_780[0] ), 
    .F0(\pattern_gen_inst/n3556 ), .F1(\pattern_gen_inst/n15 ));
  SLICE_398 SLICE_398( .C1(\ref_y_adj_781[0] ), 
    .B1(\pattern_gen_inst/piece_out_17__N_299[0] ), .B0(\ref_y_adj_781[0] ), 
    .A0(\board_shift_col[0] ), .F0(\pattern_gen_inst/n3536 ), 
    .F1(\pattern_gen_inst/n2564 ));
  SLICE_399 SLICE_399( .D1(\pattern_gen_inst/n9463 ), 
    .C1(\pattern_gen_inst/n8436 ), 
    .B1(\pattern_gen_inst/piece_out_17__N_299[6] ), 
    .A1(\pattern_gen_inst/n3536 ), .D0(\pattern_gen_inst/n4_adj_661 ), 
    .C0(\pattern_gen_inst/piece_out_17__N_299[8] ), 
    .B0(\pattern_gen_inst/n3568 ), .A0(\ref_y_adj_781[2] ), 
    .F0(\pattern_gen_inst/n8436 ), .F1(\pattern_gen_inst/n9471 ));
  SLICE_401 SLICE_401( .D1(\pattern_gen_inst/n4 ), .C1(\pattern_gen_inst/n10 ), 
    .B1(\pattern_gen_inst/n3564 ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[2] ), 
    .D0(\pattern_gen_inst/n2564 ), .C0(\pattern_gen_inst/n8428 ), 
    .B0(\pattern_gen_inst/n3552 ), 
    .A0(\pattern_gen_inst/piece_out_17__N_299[1] ), 
    .F0(\pattern_gen_inst/n10 ), .F1(\pattern_gen_inst/n14_adj_665 ));
  SLICE_403 SLICE_403( .D1(\pattern_gen_inst/n4_adj_660 ), 
    .C1(\pattern_gen_inst/n8429 ), .B1(\pattern_gen_inst/n3560 ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[17] ), .D0(\ref_y_adj_781[2] ), 
    .C0(\col_data[2] ), .B0(\pattern_gen_inst/n4_adj_659 ), 
    .A0(\pattern_gen_inst/piece_out_17__N_299[14] ), 
    .F0(\pattern_gen_inst/n8429 ), .F1(\pattern_gen_inst/n9445 ));
  SLICE_404 SLICE_404( .C1(\ref_x_adj_780[0] ), 
    .B1(\pattern_gen_inst/piece_out_17__N_299[15] ), .D0(\ref_x_adj_780[0] ), 
    .C0(\ref_x_adj_780[1] ), .B0(\pattern_gen_inst/piece_out_17__N_299[16] ), 
    .A0(\pattern_gen_inst/piece_out_17__N_299[15] ), 
    .F0(\pattern_gen_inst/n4_adj_660 ), .F1(\pattern_gen_inst/n2410 ));
  SLICE_405 SLICE_405( .D1(\ref_x_adj_780[2] ), .C1(\pattern_gen_inst/n3548 ), 
    .B1(\pattern_gen_inst/piece_out_17__N_299[17] ), 
    .A1(\pattern_gen_inst/n4_adj_660 ), .C0(\ref_x_adj_780[3] ), .A0(row_c_3), 
    .F0(\pattern_gen_inst/n3548 ), .F1(\pattern_gen_inst/n8438 ));
  SLICE_407 SLICE_407( .D1(\pattern_gen_inst/piece_out_17__N_299[8] ), 
    .C1(\pattern_gen_inst/n9437 ), .B1(\pattern_gen_inst/n3564 ), 
    .A1(\pattern_gen_inst/n4_adj_661 ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[7] ), 
    .C0(\pattern_gen_inst/n8419 ), .B0(\pattern_gen_inst/n3552 ), 
    .A0(\pattern_gen_inst/n2501 ), .F0(\pattern_gen_inst/n9437 ), 
    .F1(\pattern_gen_inst/n9463 ));
  SLICE_409 SLICE_409( .D1(\ref_y_adj_781[2] ), .C1(\pattern_gen_inst/n3568 ), 
    .B1(\pattern_gen_inst/piece_out_17__N_299[14] ), 
    .A1(\pattern_gen_inst/n4_adj_659 ), .D0(\ref_y_adj_781[3] ), 
    .C0(\col_data[3] ), .F0(\pattern_gen_inst/n3568 ), 
    .F1(\pattern_gen_inst/n8445 ));
  SLICE_410 SLICE_410( .D1(\pattern_gen_inst/n14_adj_665 ), 
    .C1(\pattern_gen_inst/n8441 ), .B1(\pattern_gen_inst/n3536 ), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[0] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[2] ), .C0(\ref_y_adj_781[2] ), 
    .B0(\pattern_gen_inst/n3568 ), .A0(\pattern_gen_inst/n4 ), 
    .F0(\pattern_gen_inst/n8441 ), .F1(\pattern_gen_inst/n16 ));
  SLICE_412 SLICE_412( .D1(\ref_x_adj_780[0] ), 
    .C1(\pattern_gen_inst/n4_adj_662 ), 
    .B1(\pattern_gen_inst/piece_out_17__N_299[9] ), .A1(row_c_0), .C0(row_c_1), 
    .B0(\ref_x_adj_780[1] ), .A0(\pattern_gen_inst/piece_out_17__N_299[10] ), 
    .F0(\pattern_gen_inst/n4_adj_662 ), .F1(\pattern_gen_inst/n9427 ));
  SLICE_414 SLICE_414( .D1(\pattern_gen_inst/n3556 ), 
    .C1(\pattern_gen_inst/n9447 ), 
    .B1(\pattern_gen_inst/piece_out_17__N_299[15] ), 
    .A1(\pattern_gen_inst/n8445 ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[12] ), 
    .C0(\pattern_gen_inst/n8438 ), .B0(\ref_y_adj_781[0] ), 
    .A0(\board_shift_col[0] ), .F0(\pattern_gen_inst/n9447 ), 
    .F1(\pattern_gen_inst/n9469 ));
  SLICE_416 SLICE_416( .D1(\ref_x_adj_780[0] ), 
    .C1(\pattern_gen_inst/n4_adj_663 ), .B1(row_c_0), 
    .A1(\pattern_gen_inst/piece_out_17__N_299[3] ), .D0(\ref_x_adj_780[1] ), 
    .B0(\pattern_gen_inst/piece_out_17__N_299[4] ), .A0(row_c_1), 
    .F0(\pattern_gen_inst/n4_adj_663 ), .F1(\pattern_gen_inst/n11 ));
  SLICE_418 SLICE_418( .D1(\col_data[4] ), .C1(\pattern_gen_inst/n5778 ), 
    .B1(piece_sel_pg_4__N_511), .A1(\col_data[5] ), .C0(\col_data[3] ), 
    .B0(\col_data[1] ), .A0(\col_data[2] ), .F0(\pattern_gen_inst/n5778 ), 
    .F1(\pattern_gen_inst/n1680 ));
  SLICE_420 SLICE_420( .D1(\pattern_gen_inst/piece_out_17__N_299[5] ), 
    .C1(\pattern_gen_inst/n4_adj_664 ), .B1(row_c_2), .A1(\ref_x_adj_780[2] ), 
    .D0(\pattern_gen_inst/piece_out_17__N_299[3] ), .C0(\ref_x_adj_780[1] ), 
    .B0(\pattern_gen_inst/piece_out_17__N_299[4] ), .A0(\ref_x_adj_780[0] ), 
    .F0(\pattern_gen_inst/n4_adj_664 ), .F1(\pattern_gen_inst/n8428 ));
  SLICE_422 SLICE_422( .C1(\pattern_gen_inst/n9691 ), .B1(row_c_3), 
    .A1(\pattern_gen_inst/n10131 ), .D0(\pattern_gen_inst/n10221 ), 
    .C0(\pattern_gen_inst/n10053 ), .A0(row_c_2), 
    .F0(\pattern_gen_inst/n9691 ), .F1(\pattern_gen_inst/n81 ));
  SLICE_424 SLICE_424( .D1(\pattern_gen_inst/n9477 ), 
    .C1(\pattern_gen_inst/n8391 ), .B1(\col_data[5] ), 
    .A1(\pattern_gen_inst/n8397 ), .D0(\pattern_gen_inst/n3536 ), 
    .C0(\pattern_gen_inst/n14 ), .B0(\pattern_gen_inst/n15 ), 
    .A0(\pattern_gen_inst/n3568 ), .F0(\pattern_gen_inst/n8391 ), 
    .F1(\pattern_gen_inst/n5818 ));
  SLICE_427 SLICE_427( .D1(\pattern_gen_inst/n3548 ), .C1(\ref_x_adj_780[2] ), 
    .B1(\pattern_gen_inst/piece_out_17__N_299[11] ), 
    .A1(\pattern_gen_inst/n4_adj_666 ), .D0(\pattern_gen_inst/n4_adj_664 ), 
    .C0(\ref_x_adj_780[2] ), .B0(\pattern_gen_inst/piece_out_17__N_299[5] ), 
    .A0(\pattern_gen_inst/n3548 ), .F0(\pattern_gen_inst/n8440 ), 
    .F1(\pattern_gen_inst/n8433 ));
  SLICE_428 SLICE_428( .D1(\pattern_gen_inst/n9475 ), 
    .C1(\pattern_gen_inst/n9443 ), .B1(\pattern_gen_inst/n9445 ), 
    .A1(\pattern_gen_inst/n9469 ), .D0(\pattern_gen_inst/n3552 ), 
    .C0(\pattern_gen_inst/n9419 ), 
    .B0(\pattern_gen_inst/piece_out_17__N_299[13] ), 
    .A0(\pattern_gen_inst/n2438 ), .F0(\pattern_gen_inst/n9443 ), 
    .F1(\pattern_gen_inst/n9477 ));
  SLICE_433 SLICE_433( .B0(\ref_x_adj_780[2] ), .A0(row_c_2), 
    .F0(\pattern_gen_inst/n3560 ));
  SLICE_437 SLICE_437( .D0(\ref_x_adj_780[1] ), .B0(row_c_1), 
    .F0(\pattern_gen_inst/n3544 ));
  SLICE_439 SLICE_439( .D1(row_c_2), .C1(\pattern_gen_inst/n4_adj_666 ), 
    .B1(\ref_x_adj_780[2] ), .A1(\pattern_gen_inst/piece_out_17__N_299[11] ), 
    .D0(\ref_x_adj_780[0] ), .C0(\pattern_gen_inst/piece_out_17__N_299[10] ), 
    .B0(\pattern_gen_inst/piece_out_17__N_299[9] ), .A0(\ref_x_adj_780[1] ), 
    .F0(\pattern_gen_inst/n4_adj_666 ), .F1(\pattern_gen_inst/n8419 ));
  SLICE_440 SLICE_440( .D1(\pattern_gen_inst/n3552 ), 
    .C1(\pattern_gen_inst/n3564 ), .B1(\ref_x_adj_780[2] ), .A1(row_c_2), 
    .D0(\ref_y_adj_781[2] ), .B0(\col_data[2] ), .F0(\pattern_gen_inst/n3564 ), 
    .F1(\pattern_gen_inst/n14 ));
  SLICE_442 SLICE_442( .D1(write_piece), .C1(\write_enable_board_N_289[0] ), 
    .B1(n5612), .A1(\write_enable_board_N_289[1] ), 
    .D0(\impact_inst/write_counter[0] ), .C0(\impact_inst/write_counter[2] ), 
    .B0(\impact_inst/write_counter[1] ), .A0(\impact_inst/write_counter[3] ), 
    .F0(\write_enable_board_N_289[0] ), .F1(n2_adj_744));
  SLICE_444 SLICE_444( .C1(\cc_inst/n44 ), .B1(\cc_inst/n5806 ), 
    .A1(\cc_inst/n1732 ), .D0(\button_out[0] ), .C0(n765), 
    .B0(piece_w_data_out_13__N_398), .A0(\w_enable_piece_sig[1] ), 
    .F0(\cc_inst/n44 ), .F1(\cc_inst/n4577 ));
  SLICE_446 SLICE_446( .D0(\p1y_sum_adj_760[3] ), .C0(\p1y_sum_adj_760[2] ), 
    .B0(\cc_inst/n3373 ), .A0(\cc_inst/n4 ), .F0(\cc_inst/n3396 ));
  SLICE_447 SLICE_447( .D1(\cc_inst/w_data_piece_sig_cc[9] ), 
    .C1(\cc_inst/n3373 ), .B1(\w_data_piece_sig_cc[8] ), .A1(\cc_inst/n3375 ), 
    .D0(\cc_inst/read_addr_counter[2] ), .C0(\cc_inst/read_addr_counter[1] ), 
    .B0(\cc_inst/read_addr_counter[3] ), .A0(\cc_inst/read_addr_counter[0] ), 
    .F0(\cc_inst/n3373 ), .F1(\cc_inst/n7 ));
  SLICE_448 SLICE_448( .D1(\cc_inst/n9665 ), .C1(\cc_inst/n9232 ), 
    .B1(\cc_inst/n1730 ), .A1(\cc_inst/n10 ), .D0(\cc_inst/n7 ), 
    .C0(\cc_inst/n6 ), .B0(\cc_inst/read_addr_counter[0] ), 
    .A0(\cc_inst/w_data_piece_sig_cc[5] ), .F0(\cc_inst/n9232 ), 
    .F1(\cc_inst/n1732 ));
  SLICE_450 SLICE_450( .D1(\cc_inst/n10077 ), .C1(\cc_inst/n7_adj_644 ), 
    .B1(\cc_inst/n8 ), .A1(\cc_inst/n3396 ), 
    .D0(\cc_inst/read_addr_counter[0] ), .C0(\p1y_sum_adj_760[1] ), 
    .B0(\cc_inst/read_addr_counter[1] ), .A0(\p1y_sum_adj_760[0] ), 
    .F0(\cc_inst/n7_adj_644 ), .F1(\cc_inst/n9773 ));
  SLICE_452 SLICE_452( .D1(\cc_inst/n5519 ), .C1(\cc_inst/n2335 ), 
    .B1(\p2x_sum_adj_761[1] ), .A1(\cc_inst/n524[1] ), 
    .C0(\cc_inst/n7_adj_650 ), .A0(\p2x_sum_adj_761[0] ), .F0(\cc_inst/n2335 ), 
    .F1(\cc_inst/n758 ));
  SLICE_454 SLICE_454( .D1(\cc_inst/n44 ), .C1(\cc_inst/n5806 ), 
    .A1(\cc_inst/n1732 ), .D0(\cc_inst/read_addr_counter[2] ), 
    .C0(\cc_inst/read_addr_counter[1] ), .B0(\cc_inst/read_addr_counter[4] ), 
    .A0(\cc_inst/read_addr_counter[3] ), .F0(\cc_inst/n5806 ), 
    .F1(\cc_inst/n4568 ));
  SLICE_456 SLICE_456( .D1(n5582), .C1(\curr_state[1] ), .B1(\curr_state[0] ), 
    .D0(\button_out[0] ), .B0(\curr_state[1] ), .A0(\curr_state[0] ), 
    .F0(\cc_inst/n6_adj_646 ), .F1(n561));
  SLICE_457 SLICE_457( .D1(\button_out[7] ), .C1(\cc_inst/n42 ), 
    .B1(\button_out[1] ), .A1(\cc_inst/n6_adj_646 ), .B0(n765), 
    .A0(\w_enable_piece_sig[1] ), .F0(\cc_inst/n42 ), .F1(\cc_inst/n3608 ));
  SLICE_458 SLICE_458( .D1(\cc_inst/n3375 ), .C1(\cc_inst/p2y_sum[2] ), 
    .B1(\cc_inst/p2y_sum[4] ), .A1(\cc_inst/n3369 ), .C0(\p1y_sum_adj_760[1] ), 
    .B0(\p1y_sum_adj_760[2] ), .A0(\p1y_sum_adj_760[0] ), 
    .F0(\cc_inst/p2y_sum[2] ), .F1(\cc_inst/n8 ));
  SLICE_461 SLICE_461( .D1(\cc_inst/read_addr_counter[3] ), 
    .C1(\cc_inst/n6_adj_653 ), .A1(\cc_inst/read_addr_counter[4] ), 
    .D0(\cc_inst/read_addr_counter[2] ), .C0(\cc_inst/read_addr_counter[1] ), 
    .A0(\cc_inst/read_addr_counter[0] ), .F0(\cc_inst/n6_adj_653 ), 
    .F1(\cc_inst/n3375 ));
  SLICE_462 SLICE_462( .D1(\w_data_piece_sig_cc[7] ), .C1(\cc_inst/n9249 ), 
    .B1(\w_data_piece_sig_cc[6] ), .A1(\cc_inst/n3369 ), 
    .D0(\cc_inst/read_addr_counter[0] ), .A0(\cc_inst/read_addr_counter[1] ), 
    .F0(\cc_inst/n9249 ), .F1(\cc_inst/n6 ));
  SLICE_463 SLICE_463( .D1(\p1y_sum_adj_760[2] ), .C1(\cc_inst/n3369 ), 
    .B1(\p1y_sum_adj_760[3] ), .A1(\cc_inst/n3373 ), 
    .D0(\cc_inst/read_addr_counter[1] ), .B0(\cc_inst/read_addr_counter[2] ), 
    .A0(\cc_inst/read_addr_counter[0] ), .F0(\cc_inst/n3369 ), 
    .F1(\cc_inst/n4_adj_648 ));
  SLICE_464 SLICE_464( .D1(\r_data_sig[0] ), .C1(\cc_inst/n10164 ), 
    .B1(\cc_inst/n1645[1] ), .A1(\r_data_sig[1] ), .D0(\r_data_sig[2] ), 
    .C0(\r_data_sig[3] ), .B0(\p2x_sum_adj_761[1] ), .A0(\p2x_sum_adj_761[0] ), 
    .F0(\cc_inst/n10164 ), .F1(\cc_inst/n9707 ));
  SLICE_465 SLICE_465( .D1(\p2x_sum_adj_761[1] ), .C1(\p2x_sum_adj_761[0] ), 
    .B1(\p2x_sum_adj_761[2] ), .D0(\p2x_sum_adj_761[0] ), 
    .A0(\p2x_sum_adj_761[1] ), .F0(\cc_inst/n1645[1] ), 
    .F1(\cc_inst/n1645[2] ));
  SLICE_467 SLICE_467( .D0(\p1y_sum_adj_760[1] ), 
    .C0(\cc_inst/read_addr_counter[0] ), .B0(\cc_inst/read_addr_counter[1] ), 
    .F0(\cc_inst/n3572 ));
  SLICE_468 SLICE_468( .D1(\button_out[4] ), .C1(n765), .B1(\cc_inst/n820 ), 
    .A1(\cc_inst/n9213 ), .D0(\cc_inst/n19 ), .C0(\cc_inst/n20 ), 
    .B0(\cc_inst/movement_counter[31] ), .A0(\cc_inst/n8378 ), .F0(n765), 
    .F1(\cc_inst/n1595 ));
  SLICE_470 SLICE_470( .D1(\r_data_sig[13] ), .C1(\cc_inst/n10206 ), 
    .B1(\r_data_sig[12] ), .A1(\cc_inst/n1645[1] ), .D0(\p2x_sum_adj_761[1] ), 
    .C0(\r_data_sig[15] ), .B0(\p2x_sum_adj_761[0] ), .A0(\r_data_sig[14] ), 
    .F0(\cc_inst/n10206 ), .F1(\cc_inst/n9668 ));
  SLICE_472 SLICE_472( .D0(\cc_inst/movement_counter[19] ), 
    .C0(\cc_inst/n6_adj_649 ), .B0(\cc_inst/movement_counter[17] ), 
    .A0(\cc_inst/movement_counter[18] ), .F0(\cc_inst/n8378 ));
  SLICE_473 SLICE_473( .D1(\cc_inst/movement_counter[14] ), 
    .C1(\cc_inst/n8402 ), .B1(\cc_inst/movement_counter[16] ), 
    .A1(\cc_inst/movement_counter[15] ), .D0(\cc_inst/movement_counter[13] ), 
    .C0(\cc_inst/n6_adj_654 ), .B0(\cc_inst/movement_counter[12] ), 
    .A0(\cc_inst/movement_counter[11] ), .F0(\cc_inst/n8402 ), 
    .F1(\cc_inst/n6_adj_649 ));
  SLICE_474 SLICE_474( .D1(\cc_inst/n5519 ), .C1(\cc_inst/n2343 ), 
    .B1(\p2x_sum_adj_761[2] ), .A1(\cc_inst/n524[2] ), 
    .C0(\p2x_sum_adj_761[0] ), .B0(\p2x_sum_adj_761[1] ), 
    .A0(\cc_inst/n7_adj_650 ), .F0(\cc_inst/n2343 ), .F1(\cc_inst/n759 ));
  SLICE_476 SLICE_476( .D1(\cc_inst/n5519 ), .C1(\cc_inst/n7_adj_650 ), 
    .B1(\w_data_piece_sig_cc[10] ), .A1(\p2x_sum_adj_761[0] ), 
    .D0(\button_out[0] ), .B0(n765), .A0(\cc_inst/n5806 ), 
    .F0(\cc_inst/n5519 ), .F1(\cc_inst/n757 ));
  SLICE_478 SLICE_478( .D1(\cc_inst/n1645[1] ), .C1(\cc_inst/n10140 ), 
    .B1(\r_data_sig[4] ), .A1(\r_data_sig[5] ), .D0(\r_data_sig[6] ), 
    .C0(\r_data_sig[7] ), .B0(\p2x_sum_adj_761[0] ), .A0(\p2x_sum_adj_761[1] ), 
    .F0(\cc_inst/n10140 ), .F1(\cc_inst/n9716 ));
  SLICE_480 SLICE_480( .D1(\r_data_sig[9] ), .C1(\cc_inst/n10236 ), 
    .B1(\r_data_sig[8] ), .A1(\cc_inst/n1645[1] ), .D0(\p2x_sum_adj_761[1] ), 
    .C0(\r_data_sig[10] ), .B0(\p2x_sum_adj_761[0] ), .A0(\r_data_sig[11] ), 
    .F0(\cc_inst/n10236 ), .F1(\cc_inst/n9638 ));
  SLICE_482 SLICE_482( .C0(\cc_inst/n5741 ), .B0(\button_out[2] ), .A0(n765), 
    .F0(\cc_inst/n1432[3] ));
  SLICE_483 SLICE_483( .D1(\cc_inst/n1432[0] ), .C1(\cc_inst/n1426[1] ), 
    .B1(\cc_inst/n1426[0] ), .A1(\cc_inst/n1432[3] ), .C0(\cc_inst/n1595 ), 
    .B0(\p1y_sum_adj_760[1] ), .F0(\cc_inst/n1426[1] ), 
    .F1(\cc_inst/n4_adj_657 ));
  SLICE_484 SLICE_484( .D1(\cc_inst/movement_counter[29] ), .C1(\cc_inst/n18 ), 
    .B1(\cc_inst/movement_counter[28] ), .A1(\cc_inst/movement_counter[30] ), 
    .D0(\cc_inst/movement_counter[26] ), .C0(\cc_inst/movement_counter[25] ), 
    .B0(\cc_inst/movement_counter[20] ), .A0(\cc_inst/movement_counter[24] ), 
    .F0(\cc_inst/n18 ), .F1(\cc_inst/n20 ));
  SLICE_486 SLICE_486( .D1(\curr_state[1] ), .B1(\curr_state[0] ), 
    .D0(\w_enable_piece_sig[1] ), .C0(\curr_state[0] ), .A0(\curr_state[1] ), 
    .F0(\cc_inst/n820 ), .F1(piece_w_data_out_13__N_398));
  SLICE_488 SLICE_488( .D1(\cc_inst/n803 ), .C1(\cc_inst/n4_adj_652 ), 
    .B1(\cc_inst/n820 ), .A1(\cc_inst/n9213 ), .C0(n765), .A0(\button_out[4] ), 
    .F0(\cc_inst/n4_adj_652 ), .F1(\cc_inst/n5741 ));
  SLICE_491 SLICE_491( .D1(\cc_inst/movement_counter[8] ), 
    .C1(\cc_inst/n4_adj_655 ), .B1(\cc_inst/movement_counter[10] ), 
    .A1(\cc_inst/movement_counter[9] ), .D0(\cc_inst/movement_counter[6] ), 
    .A0(\cc_inst/movement_counter[7] ), .F0(\cc_inst/n4_adj_655 ), 
    .F1(\cc_inst/n6_adj_654 ));
  SLICE_492 SLICE_492( .D1(\cc_inst/n35 ), .C1(\cc_inst/n5553 ), 
    .B1(\cc_inst/n15 ), .A1(\cc_inst/n5741 ), .C0(n765), .B0(\button_out[2] ), 
    .F0(\cc_inst/n5553 ), .F1(\cc_inst/n1432[0] ));
  SLICE_494 SLICE_494( .D1(\cc_inst/w_data_piece_sig_cc[9] ), 
    .C1(\cc_inst/n56 ), .B1(\cc_inst/w_data_piece_sig_cc[5] ), 
    .A1(\w_data_piece_sig_cc[7] ), .D0(\w_data_piece_sig_cc[8] ), 
    .C0(\w_data_piece_sig_cc[6] ), .F0(\cc_inst/n56 ), .F1(\cc_inst/n15 ));
  SLICE_496 SLICE_496( .D0(\cc_inst/n5 ), .C0(\cc_inst/n9801 ), 
    .B0(\button_out[3] ), .A0(n765), .F0(\cc_inst/n803 ));
  SLICE_497 SLICE_497( .D1(\button_out[3] ), .C1(\cc_inst/n5 ), 
    .B1(\button_out[1] ), .A1(\button_out[7] ), .D0(\button_out[4] ), 
    .C0(\button_out[2] ), .F0(\cc_inst/n5 ), .F1(n5790));
  SLICE_498 SLICE_498( .D1(\cc_inst/w_data_piece_sig_cc[5] ), 
    .C1(\cc_inst/n9465 ), .B1(\cc_inst/n9394 ), .A1(\cc_inst/n56 ), 
    .D0(\p1y_sum_adj_760[3] ), .C0(\p1y_sum_adj_760[2] ), 
    .B0(\p1y_sum_adj_760[1] ), .A0(\p1y_sum_adj_760[4] ), .F0(\cc_inst/n9465 ), 
    .F1(\cc_inst/n9801 ));
  SLICE_499 SLICE_499( .D0(\cc_inst/w_data_piece_sig_cc[9] ), 
    .B0(\w_data_piece_sig_cc[7] ), .F0(\cc_inst/n9394 ));
  SLICE_501 SLICE_501( .DI1(\cc_inst/n1266[3] ), .D1(\cc_inst/n773 ), 
    .C1(\cc_inst/n5733 ), .B1(\cc_inst/n760 ), .A1(\p2x_sum_adj_761[3] ), 
    .D0(\w_data_piece_sig_cc[11] ), .C0(\w_data_piece_sig_cc[13] ), 
    .B0(\w_data_piece_sig_cc[12] ), .A0(\w_data_piece_sig_cc[10] ), 
    .CE(\cc_inst/n820 ), .CLK(matrix_clk_c), .Q1(\w_data_piece_sig_cc[13] ), 
    .F0(\cc_inst/n3384 ), .F1(\cc_inst/n1266[3] ));
  SLICE_504 SLICE_504( .D1(\MD_inst/scol[4] ), .C1(\MD_inst/n10 ), 
    .A1(\MD_inst/scol[0] ), .D0(\MD_inst/scol[5] ), .C0(\MD_inst/scol[1] ), 
    .B0(\MD_inst/scol[3] ), .A0(\MD_inst/scol[2] ), .F0(\MD_inst/n10 ), 
    .F1(\MD_inst/scol_5__N_333 ));
  SLICE_506 SLICE_506( .D1(\MD_inst/scol[4] ), .C1(\MD_inst/n10_adj_643 ), 
    .A1(\MD_inst/scol[3] ), .D0(\MD_inst/scol[1] ), .C0(\MD_inst/scol[2] ), 
    .B0(\MD_inst/scol[0] ), .A0(\MD_inst/scol[5] ), .F0(\MD_inst/n10_adj_643 ), 
    .F1(\MD_inst/row_up_3__N_338 ));
  SLICE_514 SLICE_514( .D1(\col_data[2] ), .C1(\col_data[1] ), 
    .A1(\col_data[3] ), .D0(\col_data[1] ), .C0(\col_data[4] ), 
    .B0(\col_data[3] ), .A0(\col_data[2] ), .F0(\board_shift_col[4] ), 
    .F1(\board_shift_col[3] ));
  SLICE_519 SLICE_519( .C1(\r_data_sig[0] ), .B1(\r_data_sig[1] ), 
    .A1(\w_data_piece_sig_cc[10] ), .D0(\w_data_piece_sig_cc[10] ), 
    .B0(\w_data_piece_sig_cc[12] ), .A0(\w_data_piece_sig_cc[11] ), 
    .F0(\cc_inst/n524[2] ), .F1(\cc_inst/n9642 ));
  SLICE_522 SLICE_522( .D0(\cc_inst/movement_counter[22] ), 
    .C0(\cc_inst/movement_counter[23] ), .B0(\cc_inst/movement_counter[21] ), 
    .A0(\cc_inst/movement_counter[27] ), .F0(\cc_inst/n19 ));
  SLICE_524 SLICE_524( .C0(\impact_inst/y_start_4__N_156 ), 
    .A0(\impact_inst/y_start_4__N_146 ), .F0(\impact_inst/n2873 ));
  SLICE_526 SLICE_526( .DI1(n3821), .D1(\ref_y_adj_781[4] ), 
    .C1(\curr_state[1] ), .B1(\curr_state[0] ), .A1(\p1y_sum_adj_760[4] ), 
    .C0(\ref_y_adj_781[4] ), .A0(\col_data[4] ), .CLK(matrix_clk_c), 
    .Q1(\ref_y_adj_781[4] ), .F0(\pattern_gen_inst/n3540 ), .F1(n3821));
  SLICE_528 SLICE_528( .D1(\col_data[2] ), .A1(\col_data[1] ), 
    .D0(\col_data[1] ), .B0(\ref_y_adj_781[1] ), .F0(\pattern_gen_inst/n3552 ), 
    .F1(\board_shift_col[2] ));
  SLICE_529 SLICE_529( .D1(\ref_y_adj_781[0] ), 
    .B1(\pattern_gen_inst/piece_out_17__N_299[12] ), 
    .B0(\pattern_gen_inst/piece_out_17__N_299[6] ), .A0(\ref_y_adj_781[0] ), 
    .F0(\pattern_gen_inst/n2501 ), .F1(\pattern_gen_inst/n2438 ));
  SLICE_530 SLICE_530( .D1(write_piece_N_253), .C1(\impact_inst/n6_adj_711 ), 
    .B1(\impact_inst/y_start[3] ), .A1(\r_addr_imp_sig[3] ), 
    .D0(\impact_inst/n2886 ), .C0(\impact_inst/y_start[3] ), 
    .B0(\r_addr_imp_sig[3] ), .F0(\impact_inst/n9732 ), 
    .F1(\impact_inst/n9792 ));
  SLICE_533 SLICE_533( .D1(\r_data_sig[15] ), .B1(\r_data_sig[14] ), 
    .A1(\ref_x[0] ), .C0(\w_data_piece_sig_cc[10] ), .B0(\r_data_sig[14] ), 
    .A0(\r_data_sig[15] ), .F0(\cc_inst/n9661 ), .F1(\impact_inst/n9631 ));
  SLICE_535 SLICE_535( .DI1(n3804), .D1(manip_done_sig), 
    .C1(\w_enable_piece_sig[1] ), .B1(\button_out[6] ), 
    .A1(piece_w_data_out_13__N_398), .C0(manip_done_sig), .B0(\curr_state[0] ), 
    .A0(\curr_state[1] ), .CLK(matrix_clk_c), .Q1(manip_done_sig), 
    .F0(\fsm_inst/n3638 ), .F1(n3804));
  SLICE_537 SLICE_537( .DI1(\mem[9]/sig_012/FeedThruLUT ), .B1(\mem[9] ), 
    .D0(\impact_inst/n5521 ), .C0(write_piece_N_253), 
    .B0(\p1y_sum_adj_760[4] ), .CLK(matrix_clk_c), .Q1(\p1y_sum_adj_760[4] ), 
    .F0(\impact_inst/n7719 ), .F1(\mem[9]/sig_012/FeedThruLUT ));
  SLICE_540 SLICE_540( .F0(VCC_net));
  SLICE_542 SLICE_542( .DI1(n3800), .D1(\mem[13] ), 
    .C1(\w_enable_piece_sig[0] ), .B1(\w_data_piece_sig_cc[13] ), 
    .A1(\w_enable_piece_sig[1] ), .D0(\w_enable_piece_sig[1] ), 
    .B0(\w_enable_piece_sig[0] ), .CLK(matrix_clk_c), .Q1(\mem[13] ), 
    .F0(\piece_mem_inst/n3618 ), .F1(n3800));
  SLICE_547 SLICE_547( .D1(\w_data_piece_sig_cc[10] ), .C1(\r_data_sig[10] ), 
    .A1(\r_data_sig[11] ), .D0(\r_data_sig[11] ), .B0(\r_data_sig[10] ), 
    .A0(\ref_x[0] ), .F0(\impact_inst/n9628 ), .F1(\cc_inst/n9652 ));
  SLICE_548 SLICE_548( .C1(\w_data_piece_sig_cc[10] ), .B1(\r_data_sig[8] ), 
    .A1(\r_data_sig[9] ), .C0(\r_data_sig[8] ), .B0(\r_data_sig[9] ), 
    .A0(\ref_x[0] ), .F0(\impact_inst/n9627 ), .F1(\cc_inst/n9651 ));
  SLICE_549 SLICE_549( .DI1(\impact_inst/n8450 ), .D1(\impact_inst/n7719 ), 
    .C1(\impact_inst/ref_y[4] ), .B1(\impact_inst/n8_adj_682 ), 
    .A1(\impact_inst/n5521 ), .D0(\r_addr_imp_sig[4] ), 
    .C0(\r_addr_imp_sig[1] ), .B0(\impact_inst/ref_y[4] ), 
    .A0(\impact_inst/ref_y[1] ), .CE(\impact_inst/n3634 ), .CLK(matrix_clk_c), 
    .Q1(\impact_inst/ref_y[4] ), .F0(\impact_inst/n9404 ), 
    .F1(\impact_inst/n8450 ));
  SLICE_550 SLICE_550( .D1(\ref_x[1] ), .C1(\ref_x[0] ), 
    .B1(\impact_inst/piece_out_17__N_299[15] ), 
    .A1(\impact_inst/piece_out_17__N_299[16] ), .D0(\ref_x[1] ), 
    .C0(\impact_inst/piece_out_17__N_299[10] ), .B0(\ref_x[0] ), 
    .A0(\impact_inst/piece_out_17__N_299[9] ), .F0(\impact_inst/n4_adj_683 ), 
    .F1(\impact_inst/n4_adj_686 ));
  SLICE_551 SLICE_551( .D0(\ref_x[1] ), .C0(\ref_x[0] ), 
    .B0(\impact_inst/piece_out_17__N_299[4] ), 
    .A0(\impact_inst/piece_out_17__N_299[3] ), .F0(\impact_inst/n4_adj_680 ));
  SLICE_556 SLICE_556( .D1(\r_data_sig[7] ), .C1(\r_data_sig[6] ), 
    .B1(\w_data_piece_sig_cc[10] ), .D0(\r_data_sig[6] ), .C0(\r_data_sig[7] ), 
    .B0(\ref_x[0] ), .F0(\impact_inst/n9625 ), .F1(\cc_inst/n9649 ));
  SLICE_558 SLICE_558( .D1(\impact_inst/p1y_sum_c[2] ), 
    .C1(\impact_inst/piece_out_17__N_299[14] ), .A1(n5582), .D0(n5582), 
    .B0(\impact_inst/piece_out_17__N_299[14] ), 
    .A0(\impact_inst/p1y_sum_c[3] ), .F0(\impact_inst/n31[3] ), 
    .F1(\impact_inst/n31[2] ));
  SLICE_563 SLICE_563( .DI1(\impact_inst/write_piece_N_249 ), .D1(write_piece), 
    .C1(\impact_inst/n7_adj_705 ), .A1(\impact_inst/impact_read ), 
    .B0(\impact_inst/write_counter[1] ), .A0(\impact_inst/write_counter[0] ), 
    .CE(n8), .LSR(piece_sel_pg_4__N_511), .CLK(matrix_clk_c), .Q1(write_piece), 
    .F0(\impact_inst/n1882 ), .F1(\impact_inst/write_piece_N_249 ));
  SLICE_564 SLICE_564( .DI1(n3781), .D1(write_piece), .C1(n9410), 
    .B1(piece_sel_pg_4__N_511), .A1(start_rowfull), 
    .D0(\impact_inst/impact_read ), .B0(start_rowfull), .CLK(matrix_clk_c), 
    .Q1(start_rowfull), .F0(n3190), .F1(n3781));
  SLICE_565 SLICE_565( .DI1(\impact_inst/n9731 ), .D1(\impact_inst/n2884 ), 
    .C1(\impact_inst/n9729 ), .B1(\impact_inst/n9794 ), 
    .A1(\impact_inst/n2886 ), .D0(\impact_inst/n2886 ), 
    .C0(\impact_inst/y_start[4] ), .B0(\r_addr_imp_sig[4] ), 
    .CLK(matrix_clk_c), .Q1(\r_addr_imp_sig[4] ), .F0(\impact_inst/n9729 ), 
    .F1(\impact_inst/n9731 ));
  SLICE_566 SLICE_566( .D1(\impact_inst/piece_out_17__N_299[2] ), .B1(n5582), 
    .A1(\impact_inst/p3y_sum[2] ), .D0(n5582), .C0(\impact_inst/p3y_sum[3] ), 
    .A0(\impact_inst/piece_out_17__N_299[2] ), 
    .F0(\impact_inst/n31_adj_739[3] ), .F1(\impact_inst/n31_adj_739[2] ));
  SLICE_569 SLICE_569( .DI1(\impact_inst/n8457 ), .D1(n5582), 
    .C1(\impact_inst/piece_out_17__N_299[2] ), .B1(\impact_inst/p3y_sum[4] ), 
    .A1(\impact_inst/n4_adj_706 ), .D0(\impact_inst/p3y_sum[1] ), 
    .C0(\r_addr_imp_sig[4] ), .B0(\r_addr_imp_sig[1] ), 
    .A0(\impact_inst/p3y_sum[4] ), .CE(\impact_inst/n3634 ), 
    .LSR(\impact_inst/n3749 ), .CLK(matrix_clk_c), 
    .Q1(\impact_inst/p3y_sum[4] ), .F0(\impact_inst/n9406 ), 
    .F1(\impact_inst/n8457 ));
  SLICE_570 SLICE_570( .DI1(\impact_inst/n8462 ), .D1(n5582), 
    .C1(\impact_inst/piece_out_17__N_299[14] ), 
    .B1(\impact_inst/p1y_sum_c[4] ), .A1(\impact_inst/n4_adj_688 ), 
    .D0(\r_addr_imp_sig[1] ), .C0(\impact_inst/p1y_sum_c[4] ), 
    .B0(\impact_inst/p1y_sum_c[1] ), .A0(\r_addr_imp_sig[4] ), 
    .CE(\impact_inst/n3634 ), .LSR(\impact_inst/n3749 ), .CLK(matrix_clk_c), 
    .Q1(\impact_inst/p1y_sum_c[4] ), .F0(\impact_inst/n9453 ), 
    .F1(\impact_inst/n8462 ));
  SLICE_571 SLICE_571( .DI1(\impact_inst/n8427 ), 
    .D1(\impact_inst/n4_adj_704 ), .C1(n5582), 
    .B1(\impact_inst/piece_out_17__N_299[8] ), .A1(\impact_inst/p2y_sum[4] ), 
    .D0(\impact_inst/p2y_sum[4] ), .C0(\r_addr_imp_sig[4] ), 
    .B0(\r_addr_imp_sig[1] ), .A0(\impact_inst/p2y_sum[1] ), 
    .CE(\impact_inst/n3634 ), .LSR(\impact_inst/n3749 ), .CLK(matrix_clk_c), 
    .Q1(\impact_inst/p2y_sum[4] ), .F0(\impact_inst/n9451 ), 
    .F1(\impact_inst/n8427 ));
  SLICE_574 SLICE_574( .D1(\r_addr_imp_sig[0] ), .C1(\r_addr_imp_sig[3] ), 
    .B1(\impact_inst/p1y_sum_c[3] ), .A1(\impact_inst/p1y_sum_c[0] ), 
    .D0(\impact_inst/ref_y[3] ), .C0(\impact_inst/ref_y[0] ), 
    .B0(\r_addr_imp_sig[3] ), .A0(\r_addr_imp_sig[0] ), 
    .F0(\impact_inst/n9413 ), .F1(\impact_inst/n9415 ));
  SLICE_576 SLICE_576( .D1(\r_data_sig[2] ), .C1(\r_data_sig[3] ), 
    .B1(\w_data_piece_sig_cc[10] ), .D0(\ref_x[0] ), .C0(\r_data_sig[2] ), 
    .B0(\r_data_sig[3] ), .F0(\impact_inst/n9757 ), .F1(\cc_inst/n9643 ));
  SLICE_579 SLICE_579( .F0(GND_net));
  SLICE_580 SLICE_580( .DI1(\piece_sel_pg_4__N_511$n1 ), .C1(\curr_state[0] ), 
    .B1(\curr_state[1] ), .D0(\curr_state[0] ), .A0(\curr_state[1] ), 
    .CE(\fsm_inst/n3638 ), .LSR(piece_w_data_out_13__N_58), .CLK(matrix_clk_c), 
    .Q1(\curr_state[1] ), .F0(piece_w_data_out_13__N_58), 
    .F1(\piece_sel_pg_4__N_511$n1 ));
  SLICE_581 SLICE_581( .D0(\col_data[1] ), .F0(\board_shift_col[1] ));
  SLICE_584 SLICE_584( .DI1(\MD_inst/row_up_3__N_334[3] ), .D1(row_c_0), 
    .C1(row_c_3), .B1(row_c_2), .A1(row_c_1), .C0(row_c_0), 
    .B0(\r_data_sig[6] ), .A0(\r_data_sig[7] ), .CE(\MD_inst/row_up_3__N_338 ), 
    .CLK(matrix_clk_c), .Q1(row_c_3), .F0(\pattern_gen_inst/n9655 ), 
    .F1(\MD_inst/row_up_3__N_334[3] ));
  SLICE_588 SLICE_588( .DI1(\MD_inst/n9845 ), .D1(\MD_inst/scol[4] ), 
    .C1(\MD_inst/n10_adj_643 ), .B1(row_c_0), .A1(\MD_inst/scol[3] ), 
    .D0(\r_data_sig[0] ), .C0(row_c_0), .A0(\r_data_sig[1] ), 
    .CLK(matrix_clk_c), .Q1(row_c_0), .F0(\pattern_gen_inst/n9621 ), 
    .F1(\MD_inst/n9845 ));
  SLICE_589 SLICE_589( .D1(\r_data_sig[4] ), .C1(\r_data_sig[5] ), 
    .B1(\w_data_piece_sig_cc[10] ), .D0(\r_data_sig[13] ), 
    .B0(\r_data_sig[12] ), .A0(\w_data_piece_sig_cc[10] ), 
    .F0(\cc_inst/n9660 ), .F1(\cc_inst/n9648 ));
  SLICE_597 SLICE_597( .B0(\p1y_sum_adj_760[0] ), .A0(\cc_inst/n1595 ), 
    .F0(\cc_inst/n1426[0] ));
  SLICE_605 SLICE_605( .DI1(\nes_inst/n3811 ), .D1(\button_out[7] ), .C1(n21), 
    .B1(\nes_inst/sipo[7] ), .C0(\button_out[0] ), .B0(\button_out[1] ), 
    .A0(\button_out[7] ), .CLK(matrix_clk_c), .Q1(\button_out[7] ), 
    .F0(\cc_inst/n9213 ), .F1(\nes_inst/n3811 ));
  SLICE_606 SLICE_606( .DI1(\fsm_inst/state_out_1__N_478[0] ), 
    .D1(\state_out_1__N_482[0] ), .C1(\curr_state[0] ), .A1(\curr_state[1] ), 
    .D0(\curr_state[1] ), .B0(\curr_state[0] ), .A0(write_piece), 
    .CE(\fsm_inst/n3638 ), .CLK(matrix_clk_c), .Q1(\curr_state[0] ), 
    .F0(n1628), .F1(\fsm_inst/state_out_1__N_478[0] ));
  SLICE_607 SLICE_607( .F0(\impact_inst/n3749 ));
  impact_inst_lut_inst_mux_41 \impact_inst.lut_inst.mux_41 ( 
    .RADDR4(\r_data_piece_sig_cc[4] ), .RADDR3(\r_data_piece_sig_cc[3] ), 
    .RADDR2(\r_data_piece_sig_cc[2] ), .RADDR1(\r_data_piece_sig_cc[1] ), 
    .RADDR0(\r_data_piece_sig_cc[0] ), .RCLKE(VCC_net), .RCLK(matrix_clk_c), 
    .RE(VCC_net), .RDATA15(\impact_inst/piece_out_17__N_299[15] ), 
    .RDATA14(\impact_inst/piece_out_17__N_299[14] ), 
    .RDATA13(\impact_inst/piece_out_17__N_299[13] ), 
    .RDATA12(\impact_inst/piece_out_17__N_299[12] ), 
    .RDATA11(\impact_inst/piece_out_17__N_299[11] ), 
    .RDATA10(\impact_inst/piece_out_17__N_299[10] ), 
    .RDATA9(\impact_inst/piece_out_17__N_299[9] ), 
    .RDATA8(\impact_inst/piece_out_17__N_299[8] ), 
    .RDATA7(\impact_inst/piece_out_17__N_299[7] ), 
    .RDATA6(\impact_inst/piece_out_17__N_299[6] ), 
    .RDATA5(\impact_inst/piece_out_17__N_299[5] ), 
    .RDATA4(\impact_inst/piece_out_17__N_299[4] ), 
    .RDATA3(\impact_inst/piece_out_17__N_299[3] ), 
    .RDATA2(\impact_inst/piece_out_17__N_299[2] ), 
    .RDATA1(\impact_inst/piece_out_17__N_299[1] ), 
    .RDATA0(\impact_inst/piece_out_17__N_299[0] ));
  impact_inst_lut_inst_mux_42 \impact_inst.lut_inst.mux_42 ( 
    .RADDR4(\r_data_piece_sig_cc[4] ), .RADDR3(\r_data_piece_sig_cc[3] ), 
    .RADDR2(\r_data_piece_sig_cc[2] ), .RADDR1(\r_data_piece_sig_cc[1] ), 
    .RADDR0(\r_data_piece_sig_cc[0] ), .RCLKE(VCC_net), .RCLK(matrix_clk_c), 
    .RE(VCC_net), .RDATA1(\impact_inst/piece_out_17__N_299[17] ), 
    .RDATA0(\impact_inst/piece_out_17__N_299[16] ));
  pattern_gen_inst_lut_inst_mux_45 \pattern_gen_inst.lut_inst.mux_45 ( 
    .RADDR4(\piece_sel_pg[4] ), .RADDR3(\piece_sel_pg[3] ), 
    .RADDR2(\piece_sel_pg[2] ), .RADDR1(\piece_sel_pg[1] ), 
    .RADDR0(\piece_sel_pg[0] ), .RCLKE(VCC_net), .RCLK(matrix_clk_c), 
    .RE(VCC_net), .RDATA15(\pattern_gen_inst/piece_out_17__N_299[15] ), 
    .RDATA14(\pattern_gen_inst/piece_out_17__N_299[14] ), 
    .RDATA13(\pattern_gen_inst/piece_out_17__N_299[13] ), 
    .RDATA12(\pattern_gen_inst/piece_out_17__N_299[12] ), 
    .RDATA11(\pattern_gen_inst/piece_out_17__N_299[11] ), 
    .RDATA10(\pattern_gen_inst/piece_out_17__N_299[10] ), 
    .RDATA9(\pattern_gen_inst/piece_out_17__N_299[9] ), 
    .RDATA8(\pattern_gen_inst/piece_out_17__N_299[8] ), 
    .RDATA7(\pattern_gen_inst/piece_out_17__N_299[7] ), 
    .RDATA6(\pattern_gen_inst/piece_out_17__N_299[6] ), 
    .RDATA5(\pattern_gen_inst/piece_out_17__N_299[5] ), 
    .RDATA4(\pattern_gen_inst/piece_out_17__N_299[4] ), 
    .RDATA3(\pattern_gen_inst/piece_out_17__N_299[3] ), 
    .RDATA2(\pattern_gen_inst/piece_out_17__N_299[2] ), 
    .RDATA1(\pattern_gen_inst/piece_out_17__N_299[1] ), 
    .RDATA0(\pattern_gen_inst/piece_out_17__N_299[0] ));
  pattern_gen_inst_lut_inst_mux_46 \pattern_gen_inst.lut_inst.mux_46 ( 
    .RADDR4(\piece_sel_pg[4] ), .RADDR3(\piece_sel_pg[3] ), 
    .RADDR2(\piece_sel_pg[2] ), .RADDR1(\piece_sel_pg[1] ), 
    .RADDR0(\piece_sel_pg[0] ), .RCLKE(VCC_net), .RCLK(matrix_clk_c), 
    .RE(VCC_net), .RDATA1(\pattern_gen_inst/piece_out_17__N_299[17] ), 
    .RDATA0(\pattern_gen_inst/piece_out_17__N_299[16] ));
  MD_inst_slat_23 \MD_inst.slat_23 ( .DO0(\MD_inst/row_up_3__N_338 ), 
    .OUTCLK(matrix_clk_c), .PADDO(lat_c));
  MD_inst_MD_OE_22 \MD_inst.MD_OE_22 ( .DO0(\MD_inst/scol_5__N_333 ), 
    .OUTCLK(matrix_clk_c), .PADDO(OE_c));
  hsosc_inst hsosc_inst( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), .CLKHF(clk));
  UArray2b_inst_mem0 \UArray2b_inst.mem0 ( .RADDR4(\board_shift_col[4] ), 
    .RADDR3(\board_shift_col[3] ), .RADDR2(\board_shift_col[2] ), 
    .RADDR1(\board_shift_col[1] ), .RADDR0(\board_shift_col[0] ), 
    .WADDR4(\w_addr_sig[4] ), .WADDR3(\w_addr_sig[3] ), 
    .WADDR2(\w_addr_sig[2] ), .WADDR1(\w_addr_sig[1] ), 
    .WADDR0(\w_addr_sig[0] ), .WDATA9(VCC_net), .WDATA8(VCC_net), 
    .WDATA7(VCC_net), .WDATA6(VCC_net), .RCLKE(VCC_net), .RCLK(matrix_clk_c), 
    .RE(piece_sel_pg_4__N_511), .WCLKE(VCC_net), .WCLK(matrix_clk_c), 
    .WE(w_enable_sig), .RDATA15(n41), .RDATA14(n42), .RDATA13(n43), 
    .RDATA12(n44), .RDATA11(n45), .RDATA10(n46), .RDATA9(n47), .RDATA8(n48), 
    .RDATA7(n49), .RDATA6(n50), .RDATA5(n51), .RDATA4(n52), .RDATA3(n53), 
    .RDATA2(n54), .RDATA1(n55), .RDATA0(n56));
  s_data_top s_data_top_I( .PADDI(s_data_top_c), .s_data_top(s_data_top));
  clk_cntr_top clk_cntr_top_I( .PADDO(clk_cntr_top_c), 
    .clk_cntr_top(clk_cntr_top));
  latch_top latch_top_I( .PADDO(latch_top_c), .latch_top(latch_top));
  matrix_clk matrix_clk_I( .PADDO(matrix_clk_c), .matrix_clk(matrix_clk));
  OE OE_I( .PADDO(OE_c), .OE(OE));
  lat lat_I( .PADDO(lat_c), .lat(lat));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_2_ \RGB[2]_I ( .PADDO(GND_net), .RGB2(RGB[2]));
  RGB_1_ \RGB[1]_I ( .PADDO(GND_net), .RGB1(RGB[1]));
  RGB_0_ \RGB[0]_I ( .PADDO(GND_net), .RGB0(RGB[0]));
  row_3_ \row[3]_I ( .PADDO(row_c_3), .row3(row[3]));
  row_2_ \row[2]_I ( .PADDO(row_c_2), .row2(row[2]));
  row_1_ \row[1]_I ( .PADDO(row_c_1), .row1(row[1]));
  row_0_ \row[0]_I ( .PADDO(row_c_0), .row0(row[0]));
endmodule

module SLICE_0 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \nes_inst/CLK_MAP/cnt_848_931_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i19 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_848_931_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_2 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_848_931_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_848_931_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_848_931_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_848_931_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i9 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_848_931_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i7 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i8 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_848_931_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i5 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i6 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_848_931_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_inst/CLK_MAP/cnt_848_931_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_10 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nes_inst/CLK_MAP/cnt_848_931_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/CLK_MAP/cnt_848_931__i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_25 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i23 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i24 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i5 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i6 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_23 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i21 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i22 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i19 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i20 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/read_addr_counter_844_845_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/read_addr_counter_844_845__i4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/read_addr_counter_844_845__i5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/read_addr_counter_844_845_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/read_addr_counter_844_845__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/read_addr_counter_844_845__i3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_18 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/read_addr_counter_844_845_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \cc_inst/read_addr_counter_844_845__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i17 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i18 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i15 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i16 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i13 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i14 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i11 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i12 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_24 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \cc_inst/movement_counter_847__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i9 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i10 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_26 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_33 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i31 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_31 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i29 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i30 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_29 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i27 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i28 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_29 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i7 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i8 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \cc_inst/movement_counter_847_add_4_27 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/movement_counter_847__i25 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \cc_inst/movement_counter_847__i26 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_31 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 counter_838_932_add_4_3( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 counter_838_932__i1( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 counter_838_932__i2( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_32 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 counter_838_932_add_4_1( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 counter_838_932__i0( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_33 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \MD_inst/add_28_add_4_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_34 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \MD_inst/add_28_add_4_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_35 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \MD_inst/add_28_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_36 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \MD_inst/add_28_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_37 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \MD_inst/scol_842_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \MD_inst/scol_842__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_38 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \MD_inst/scol_842_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \MD_inst/scol_842__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \MD_inst/scol_842__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_39 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \MD_inst/scol_842_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \MD_inst/scol_842__i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \MD_inst/scol_842__i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_40 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \MD_inst/scol_842_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \MD_inst/scol_842__i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_41 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nes_inst/sipo_6__I_0_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nes_inst/sipo_6__I_0_i1_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nes_inst/sipo_16_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_16_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_42 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_inst/i1_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40003 \nes_inst/i1_3_lut_3_lut_adj_134 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nes_inst/sipo_16_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_16_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_44 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40004 \cc_inst/i3584_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \cc_inst/i3583_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \nes_inst/sipo_16_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_16_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_46 ( input DI1, DI0, D1, B1, A1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 \nes_inst/sipo_6__I_0_i3_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \nes_inst/sipo_6__I_0_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \nes_inst/sipo_16_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_16_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_49 ( input DI1, DI0, C1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 SLICE_49_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 SLICE_49_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \nes_inst/sipo_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_51 ( input DI1, DI0, B1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 SLICE_51_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 SLICE_51_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_inst/sipo_i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_53 ( input DI1, DI0, A1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 SLICE_53_K1( .A(A1), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 SLICE_53_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_inst/sipo_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_55 ( input DI1, DI0, C1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 SLICE_55_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 SLICE_55_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_inst/sipo_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/sipo_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_56 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40013 \cc_inst/i3591_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 i2802_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_inst/p_data__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/p_data__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_57 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 i2800_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 i2801_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_inst/p_data__i4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/p_data__i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_59 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40017 \nes_inst/i1_3_lut_3_lut_adj_133 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 i2799_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \nes_inst/p_data__i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_inst/p_data__i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_64 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40013 \piece_mem_inst/mem_13__I_0_i5_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \piece_mem_inst/mem_13__I_0_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/mem_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \piece_mem_inst/mem_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module SLICE_65 ( input DI0, D0, C0, B0, CE, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40019 \piece_mem_inst/mem_13__I_0_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_67 ( input DI1, DI0, B1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 SLICE_67_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 SLICE_67_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_69 ( input DI1, DI0, B1, C0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 SLICE_69_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 SLICE_69_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_72 ( input DI1, DI0, C1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 SLICE_72_K1( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 SLICE_72_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_74 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 SLICE_74_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40011 SLICE_74_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_76 ( input DI1, DI0, D1, C1, B1, A1, C0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40023 i2826_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 SLICE_76_K0( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_sel_pg_i0_i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_77 ( input DI1, DI0, D1, B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 SLICE_77_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40009 SLICE_77_K0( .A(GNDI), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_79 ( input DI1, DI0, B1, A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 SLICE_79_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 SLICE_79_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \piece_mem_inst/r_data_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_80 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40024 i2792_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \cc_inst/i8508_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/mem_i6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFFE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_82 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40026 i2851_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 i2788_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/mem_i12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xEFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xFEDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_84 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40028 i2776_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 i2774_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/mem_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x0D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_86 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40030 i2780_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 i2778_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/mem_i8 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x5404") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x00AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_88 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40032 i2784_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \cc_inst/i1_4_lut_adj_73 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/mem_i10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i9 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0x3120") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x0D08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_93 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40034 \impact_inst/i2_3_lut_adj_111 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40035 \impact_inst/i2_3_lut_adj_131 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/p2y_sum_843__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \impact_inst/p2y_sum_843__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_94 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40036 \impact_inst/i6756_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40037 \impact_inst/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/p1y_sum_841__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \impact_inst/p1y_sum_841__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x335A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_95 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40038 i2762_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 i2836_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \impact_inst/ref_x_i0_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \impact_inst/ref_x_i0_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xDD88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_96 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40040 i2834_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40041 i2835_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/ref_x_i0_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/ref_x_i0_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xF1E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xABA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_98 ( input DI1, DI0, D1, C1, B1, A1, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40042 \impact_inst/i2_3_lut_4_lut_adj_99 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40043 \impact_inst/i965_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/p1x_sum_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p1x_sum_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x956A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_99 ( input DI0, D0, B0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40044 \impact_inst/i1_2_lut_3_lut_adj_94 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/read_enable_board_305 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_101 ( input DI1, DI0, D1, C1, B1, A1, B0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40045 \impact_inst/i2_3_lut_4_lut_adj_95 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \impact_inst/i993_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/p2x_sum_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p2x_sum_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0x9666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x6666") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_102 ( input DI1, DI0, D1, C1, B1, A1, C0, A0, CE, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40047 \impact_inst/i2_3_lut_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \impact_inst/i1021_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/p3x_sum_i0_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p3x_sum_i0_i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0x965A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_104 ( input DI1, DI0, D1, B1, A1, D0, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40049 \impact_inst/i2_3_lut_adj_105 ( .A(A1), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \impact_inst/i2_3_lut_adj_104 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/p1y_sum_841__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \impact_inst/p1y_sum_841__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_106 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40051 \impact_inst/n10080_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \impact_inst/n10062_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/read_addr_board__i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/read_addr_board__i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_107 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40038 i2764_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40039 i2833_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \impact_inst/write_addr_board__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \impact_inst/write_addr_board__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_109 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40053 \impact_inst/i4656_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \impact_inst.i4473_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/write_counter__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \impact_inst/write_counter__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0x50A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0x1300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_111 ( input DI1, DI0, D1, B1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40038 i2831_3_lut( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40055 i2832_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \impact_inst/write_addr_board__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \impact_inst/write_addr_board__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_114 ( input DI1, DI0, D1, C1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40056 \impact_inst/i2_3_lut_adj_120 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40057 \impact_inst/i6834_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \impact_inst/p3y_sum_846__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \impact_inst/p3y_sum_846__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xA55A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x1D2E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_115 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40058 \impact_inst/i2_4_lut_adj_102 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40059 \impact_inst/i7022_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/ref_y_840__i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/ref_y_840__i0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xB748") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_116 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40060 \impact_inst/i2_3_lut_adj_97 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \impact_inst/i6795_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \impact_inst/p2y_sum_843__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \impact_inst/p2y_sum_843__i0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x1B4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_118 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40062 \impact_inst/i4655_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \impact_inst/i4654_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/write_counter__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \impact_inst/write_counter__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x7080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x6A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_122 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40064 \impact_inst/n10092_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \impact_inst/i8398_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/read_addr_board__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/read_addr_board__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xAC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_125 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40066 \impact_inst/i2_3_lut_adj_121 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \impact_inst/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/p3x_sum_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p3x_sum_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xDB24") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_128 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40068 \impact_inst/i2_3_lut_adj_127 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \impact_inst/i2_4_lut_adj_123 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/p2x_sum_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p2x_sum_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xA96A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_131 ( input DI1, DI0, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40070 \impact_inst/i2_3_lut_adj_98 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \impact_inst/i2_4_lut_adj_130 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/p1x_sum_i0_i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \impact_inst/p1x_sum_i0_i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_135 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40071 \impact_inst/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40072 \impact_inst.i2_4_lut_adj_103 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/ref_y_840__i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/ref_y_840__i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x963C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xB478") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_143 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40060 \impact_inst/i2_3_lut_adj_119 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \impact_inst/i2_3_lut_adj_118 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \impact_inst/p3y_sum_846__i2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \impact_inst/p3y_sum_846__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_147 ( input DI0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40021 SLICE_147_K0( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 flip_flop_clk_11( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), 
    .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_148 ( input DI1, DI0, D1, C0, A0, CE, LSR, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40074 \Spawn_inst/i6699_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \Spawn_inst/i6701_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \Spawn_inst/piece_sel_counter_839__i0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \Spawn_inst/piece_sel_counter_839__i1 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_150 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40076 i2772_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40077 i2796_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \Spawn_inst/piece_w_data_out__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \Spawn_inst/piece_w_data_out__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_151 ( input DI0, D0, C0, A0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40078 i2793_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \Spawn_inst/piece_w_data_out__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_153 ( input DI0, D0, C0, B0, A0, CLK, output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40079 i4490_2_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \Spawn_inst/spawn_fin_37 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_154 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, A0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40080 \nes_inst/i2667_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 SLICE_154_K0( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/piece_w_enable_out_197 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \Spawn_inst/piece_w_enable_out_34 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xF007") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_155 ( input DI0, C0, B0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40082 \Spawn_inst/i6708_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \Spawn_inst/piece_sel_counter_839__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x6C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_156 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40083 i2765_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 i2829_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/piece_sel_pg_i0_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_sel_pg_i0_i1 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xE4F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_157 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40085 i2827_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 i2828_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/piece_sel_pg_i0_i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_sel_pg_i0_i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_160 ( input DI0, D0, C0, A0, CE, LSR, CLK, output Q0, F0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40087 \pattern_gen_inst/i4635_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/rgb_top__i3 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_161 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40088 \pattern_gen_inst/i4524_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \pattern_gen_inst/i8626_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \pattern_gen_inst/rgb_top__i1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \pattern_gen_inst/rgb_top__i2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x0101") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_162 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40090 i2770_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 i2810_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/piece_pos__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_pos__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xAACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xCACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_163 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40092 i2808_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 i2809_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/piece_pos__i4 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_pos__i3 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xACAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_166 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40090 i2805_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 i2806_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/piece_pos__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_pos__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_168 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40093 i2803_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 i2804_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \pattern_gen_inst/piece_pos__i9 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_pos__i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xAACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_173 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40095 \cc_inst/i2_3_lut_4_lut_adj_72 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40096 \cc_inst/mux_142_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \cc_inst/y_pos__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/x_pos__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x5A96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xC0E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_174 ( input DI1, DI0, D1, C1, C0, CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40097 \cc_inst/i1548_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \cc_inst/i1546_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \cc_inst/rot_val__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \cc_inst/rot_val__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_175 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40099 \cc_inst/i2_4_lut_adj_49 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40100 \cc_inst/i1078_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/y_pos__i5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \cc_inst/y_pos__i1 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x6696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x11EE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_179 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40071 \cc_inst/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 \cc_inst/i2_3_lut_4_lut_adj_70 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \cc_inst/y_pos__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/y_pos__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x5A96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_183 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40102 \cc_inst/mux_142_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 \cc_inst/mux_142_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \cc_inst/x_pos__i2 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/x_pos__i3 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFE54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xBBB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_189 ( input DI1, DI0, D1, C1, B1, C0, B0, CE, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40104 \MD_inst/i2256_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40105 \MD_inst/i1913_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \MD_inst/sel_i0_i3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  ffsre2 \MD_inst/sel_i0_i2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0x3C3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_192 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40106 i2769_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 i2825_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_193 ( input DI1, DI0, C1, B1, A1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40108 i2823_3_lut( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 i2824_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_195 ( input DI1, DI0, D1, C1, A1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40109 i2821_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 i2822_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xAACC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_197 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40106 i2819_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40111 i2820_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_199 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 i2817_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 i2818_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_201 ( input DI1, DI0, D1, C1, B1, D0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40106 i2815_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40112 i2816_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0xCCAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_203 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 i2813_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40113 i2814_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_205 ( input DI1, DI0, D1, C1, B1, C0, B0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40015 i2811_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40114 i2812_3_lut( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  ffsre2 \UArray2b_inst/r_data_i0_i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \UArray2b_inst/r_data_i0_i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40115 \cc_inst.i4720_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40116 \nes_inst/i2729_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xECFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xC444") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_209 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40117 \cc_inst/i1_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 \cc_inst/i8496_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x22A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_210 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \cc_inst/mux_230_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40120 \cc_inst/i1528_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x487B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \cc_inst/i1_4_lut_adj_55 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40122 \cc_inst/i3_4_lut_adj_56 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xF2F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_212 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40123 \cc_inst/i1105_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \cc_inst/i1098_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xD4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_214 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40125 \impact_inst/i17_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \impact_inst/i1126_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40127 \impact_inst/n2886_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40128 \impact_inst/i8483_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xA53C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40129 \impact_inst/i2_4_lut_adj_132 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40130 \impact_inst/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xD040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \impact_inst/n10098_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \impact_inst/p2x_sum[0]_bdd_4_lut_8745 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xDAD0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \impact_inst/n10158_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \impact_inst/p2x_sum[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \impact_inst/n10182_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \impact_inst/p1x_sum[0]_bdd_4_lut_8778 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_224 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 \impact_inst/i4555_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40138 \impact_inst/i2_3_lut_4_lut_adj_107 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x2F2F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \impact_inst/n10044_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40139 \impact_inst/n2875_bdd_4_lut_8670 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xF838") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_228 ( input D0, C0, B0, A0, output F0 );

  lut40140 \impact_inst/i6746_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xEA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40141 \impact_inst.i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40142 \impact_inst/i6674_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_230 ( input D0, C0, B0, A0, output F0 );

  lut40143 \impact_inst/i1125_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_231 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40144 \impact_inst/i8169_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40145 \impact_inst/i8110_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xECA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_232 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40146 \impact_inst/ref_x[1]_bdd_4_lut_8813 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40147 \impact_inst/i8288_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xBBC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_233 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40148 \impact_inst/n10008_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40149 \impact_inst/i8420_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xEE22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \impact_inst/n10014_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40150 \impact_inst/p2x_sum[0]_bdd_4_lut_8646 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xBC8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_237 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40151 \impact_inst/n2886_bdd_4_lut_8687_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40152 \impact_inst/i4664_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0x3FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x0C08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \impact_inst/n10224_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \impact_inst/p1x_sum[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_240 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40155 \impact_inst/i8484_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 \impact_inst/mux_668_i1_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xA53C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_242 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \impact_inst/i8299_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40052 \impact_inst/n10242_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_243 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40158 \impact_inst/ref_x[1]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \impact_inst/i8294_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xDDA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \impact_inst/n10146_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \impact_inst/p3x_sum[0]_bdd_4_lut_8740 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_246 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 \impact_inst/n10056_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40160 \impact_inst/n2875_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xF4A4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \impact_inst/n10020_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \impact_inst/n2875_bdd_4_lut_8651 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_250 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \impact_inst/n10152_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \impact_inst/p3x_sum[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_252 ( input D1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40161 \impact_inst/i6676_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \impact_inst/i6738_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_253 ( input D1, C1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \impact_inst/i8120_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40164 \impact_inst/i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xE8E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40165 \impact_inst/i4_4_lut_adj_124 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40166 \impact_inst/n10068_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x0090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_255 ( input D0, C0, B0, A0, output F0 );

  lut40136 \impact_inst/p3x_sum[2]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \impact_inst/n10026_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \impact_inst/p2x_sum[0]_bdd_4_lut_8701 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_258 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \impact_inst/n10032_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40167 \impact_inst/n2875_bdd_4_lut_8656 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_260 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \impact_inst/n10086_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40168 \impact_inst/p3x_sum[0]_bdd_4_lut_8714 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \impact_inst/n10170_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40169 \impact_inst/p1x_sum[0]_bdd_4_lut_8764 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xDA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_264 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40170 \impact_inst.i8121_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40171 \impact_inst/i3_4_lut_adj_113 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_265 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40172 \impact_inst.i4599_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40173 \impact_inst/i7016_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0x2AA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x8686") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_266 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40174 \impact_inst/i2_3_lut_4_lut_adj_114 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40175 \impact_inst/mod_83_i62_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x5AF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_267 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40176 \impact_inst.i109_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40177 \impact_inst/i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xA22A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xD44A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40155 \impact_inst/i8481_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40178 \impact_inst/i1_4_lut_adj_117 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xEAE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_270 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40179 \impact_inst/i4_4_lut_adj_125 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40166 \impact_inst/n10110_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x2010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_271 ( input D0, C0, B0, A0, output F0 );

  lut40180 \impact_inst/p1x_sum[2]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_272 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \impact_inst/n10116_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \impact_inst/p3x_sum[0]_bdd_4_lut_8735 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_274 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40181 \impact_inst/i1936_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \impact_inst/i1_4_lut_adj_126 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0x3320") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_275 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40183 \impact_inst/LessThan_13_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40184 \impact_inst/LessThan_13_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_276 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40185 \impact_inst/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 \impact_inst/n10188_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_277 ( input D0, C0, B0, A0, output F0 );

  lut40187 \impact_inst/p2x_sum[2]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xF388") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 \impact_inst/n10200_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40136 \impact_inst/p1x_sum[0]_bdd_4_lut_8798 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_280 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40189 \impact_inst/i2_4_lut_adj_128 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40182 \impact_inst/i1_4_lut_adj_129 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x80E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_282 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40188 \impact_inst/n10038_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40187 \impact_inst/n2875_bdd_4_lut_8661 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_284 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40131 \pattern_gen_inst/n10050_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40134 \pattern_gen_inst/row_c_0_bdd_4_lut_8793 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \pattern_gen_inst/n10218_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \pattern_gen_inst/row_c_0_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_288 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40190 \pattern_gen_inst/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40191 \pattern_gen_inst/i2_4_lut_adj_84 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xA96A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_289 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \pattern_gen_inst/i1760_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40193 \pattern_gen_inst/i1753_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xE888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40194 \pattern_gen_inst/i8185_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40191 \pattern_gen_inst/i2_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_291 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \pattern_gen_inst/i1697_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40195 \pattern_gen_inst/i1690_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xEA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40196 \pattern_gen_inst/i8129_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40197 \pattern_gen_inst/i2_4_lut_adj_87 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xC96C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_293 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40198 \pattern_gen_inst/i1634_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \pattern_gen_inst/i1627_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xE8E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xE888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_294 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40200 \pattern_gen_inst/n10128_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \pattern_gen_inst/i8286_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_295 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40201 \pattern_gen_inst/row_c_1_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40202 \pattern_gen_inst/i8318_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xACAC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_296 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 i2_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 i2_4_lut_adj_136( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xF100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_298 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40205 \cc_inst/i1269_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \cc_inst/i1251_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_299 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40207 \cc_inst/i41_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40208 \cc_inst.i8505_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xC0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x60C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_300 ( input D0, C0, B0, A0, output F0 );

  lut40209 \cc_inst/n10074_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xEE30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40210 \cc_inst/n1647_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40211 \cc_inst/i1_3_lut_4_lut_adj_53 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xCFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_302 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40212 \cc_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40213 \cc_inst/i2_4_lut_adj_50 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x4080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x2080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_303 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40214 \cc_inst/i747_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 \cc_inst/i1408_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_304 ( input D0, C0, B0, A0, output F0 );

  lut40216 \cc_inst/n10104_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_305 ( input D0, C0, B0, A0, output F0 );

  lut40168 \cc_inst/p2x_sum[2]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_306 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40217 \cc_inst/i753_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40218 \cc_inst/i752_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xE4F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xF8FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_308 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40219 \cc_inst/i8329_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40220 \cc_inst/n10212_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_309 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40221 \cc_inst/n528_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \cc_inst/i2395_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xAA55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_310 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \cc_inst/n10134_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \cc_inst/p2x_sum[0]_bdd_4_lut_8759 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_312 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \cc_inst/n10230_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 \cc_inst/p2x_sum[0]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xEA4A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_314 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40224 \cc_inst/i8500_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40225 \cc_inst/i2_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x820A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \cc_inst/n10176_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \cc_inst/p2x_sum[0]_bdd_4_lut_8773 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xCAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_318 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 \cc_inst/n10194_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 \cc_inst/p2x_sum[0]_bdd_4_lut_8803 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40133 \cc_inst/n10122_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40227 \cc_inst/n528_bdd_4_lut_8788 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_322 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40228 \nes_inst/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40229 \nes_inst/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_324 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40230 \nes_inst/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40231 \nes_inst/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_325 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40232 \nes_inst/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x0202") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_326 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40233 \nes_inst/i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \nes_inst/i5_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xAA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_328 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40235 \nes_inst/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40236 \nes_inst/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_330 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40237 \impact_inst/p1y_sum_4__I_0_335_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 \impact_inst/p1y_sum_4__I_0_335_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xDF0D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_331 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40239 \impact_inst/p1y_sum_4__I_0_335_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \impact_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 \impact_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0x0090") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_333 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output Q1, 
    F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40242 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 i8628_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/write_enable_board_300 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x0A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xEAEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_334 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40244 \impact_inst/p1y_sum_4__I_0_324_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_335 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \impact_inst/p1y_sum_4__I_0_324_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40246 \impact_inst/p1y_sum_4__I_0_324_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xB2F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_336 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40247 \impact_inst/p1y_sum_4__I_0_323_i10_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \impact_inst/p1y_sum_4__I_0_323_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_338 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40183 \impact_inst/p1y_sum_4__I_0_323_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40248 \impact_inst/p1y_sum_4__I_0_323_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xDD4D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_340 ( input D0, B0, A0, output F0 );
  wire   GNDI;

  lut40249 \impact_inst/p1y_sum_841_mux_5_i2_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xEE44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_341 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40192 \impact_inst/i6769_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \impact_inst/i6758_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_342 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \impact_inst/i6797_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40252 \impact_inst/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xACA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_343 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40253 \impact_inst/i6847_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40254 \impact_inst/i6836_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xAAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_344 ( input D1, C1, B1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40255 \impact_inst/p3y_sum_846_mux_5_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40256 \impact_inst/p2y_sum_843_mux_5_i2_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_345 ( input C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40257 \impact_inst/i6816_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \impact_inst/i6808_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xE8E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xFCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_346 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40259 \impact_inst/i4556_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \impact_inst/i4557_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x4F4F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x44FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_348 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40261 \impact_inst/p2y_sum_843_mux_5_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \impact_inst/p2y_sum_843_mux_5_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_349 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40263 \impact_inst/i1_4_lut_adj_110 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40264 \impact_inst/i4554_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x1E78") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x30FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_350 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40265 \impact_inst/i1_4_lut_adj_101 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40258 \impact_inst/i6777_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x17E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_354 ( input C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40266 \impact_inst/i7019_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \impact_inst/i6678_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_358 ( input D0, C0, B0, A0, output F0 );

  lut40267 \impact_inst/i2_4_lut_adj_108 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_360 ( input D0, C0, B0, A0, output F0 );

  lut40168 \impact_inst/n2886_bdd_4_lut_8696 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_362 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40268 \impact_inst.i4477_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 \impact_inst/i1_4_lut_adj_112 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \impact_inst/impact_read_303 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x89CD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x0203") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_366 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40270 \impact_inst/i313_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40271 \impact_inst/impact_read_I_0_341_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xCDCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0x2222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_368 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40272 \impact_inst/i1_4_lut_adj_116 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40273 \impact_inst/i6855_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x366C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xFAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_371 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40048 \impact_inst/p2y_sum_4__I_0_i3_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_374 ( input DI1, D1, C1, A1, D0, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40274 i2830_3_lut( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40275 \impact_inst/i2_3_lut_4_lut_adj_122 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \impact_inst/write_addr_board__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_375 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40276 \impact_inst.i8606_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40277 \pattern_gen_inst/state_in_1__I_0_i3_2_lut ( .A(GNDI), .B(B0), 
    .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x0023") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_377 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40278 \impact_inst/i8127_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40279 \impact_inst/i8104_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_379 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40280 \impact_inst/LessThan_15_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40281 \impact_inst/LessThan_15_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_381 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40282 \impact_inst/LessThan_15_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40248 \impact_inst/LessThan_15_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xD4D4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_382 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40184 \impact_inst/LessThan_14_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_383 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40282 \impact_inst/LessThan_14_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40283 \impact_inst/LessThan_14_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xBF23") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_385 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40282 \impact_inst/LessThan_13_i6_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \impact_inst/LessThan_13_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xDF45") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_386 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40239 \impact_inst/ref_y_4__I_0_333_i8_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_387 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40247 \impact_inst/ref_y_4__I_0_333_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40285 \impact_inst/ref_y_4__I_0_333_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0xB2BB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_388 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40184 \impact_inst/ref_y_4__I_0_322_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_389 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40245 \impact_inst/ref_y_4__I_0_322_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40286 \impact_inst/ref_y_4__I_0_322_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xF571") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_390 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40282 \impact_inst/ref_y_4__I_0_321_i10_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40244 \impact_inst/ref_y_4__I_0_321_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_392 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40237 \impact_inst/ref_y_4__I_0_321_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40287 \impact_inst/ref_y_4__I_0_321_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xD4F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_394 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40288 \Spawn_inst/i8623_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40081 i8601_2_lut_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_396 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40289 \pattern_gen_inst/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \pattern_gen_inst/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_398 ( input C1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40290 \pattern_gen_inst/i1742_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \pattern_gen_inst/i1_2_lut_adj_78 ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xC0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_399 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40291 \pattern_gen_inst/i8181_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40292 \pattern_gen_inst/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xC69C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40293 \pattern_gen_inst/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40294 \pattern_gen_inst/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_403 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40293 \pattern_gen_inst/i8155_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40295 \pattern_gen_inst/i2_3_lut_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_404 ( input C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40290 \pattern_gen_inst/i1588_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40296 \pattern_gen_inst/i1599_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xE8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_405 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40297 \pattern_gen_inst/i2_4_lut_adj_89 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40075 \pattern_gen_inst/i1_2_lut_adj_91 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xD2B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_407 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40298 \pattern_gen_inst/i8173_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40299 \pattern_gen_inst/i8147_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_409 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40300 \pattern_gen_inst/i2_3_lut_4_lut_adj_80 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40301 \pattern_gen_inst/equal_834_i4_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40300 ( input A, B, C, D, output Z );

  LUT4 #("0xD2B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40301 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40302 \pattern_gen_inst/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40303 \pattern_gen_inst/i2_3_lut_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40302 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40303 ( input A, B, C, D, output Z );

  LUT4 #("0xC96C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_412 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40304 \pattern_gen_inst/i8137_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40305 \pattern_gen_inst/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40304 ( input A, B, C, D, output Z );

  LUT4 #("0xBDF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40305 ( input A, B, C, D, output Z );

  LUT4 #("0x9696") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_414 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40306 \pattern_gen_inst/i8179_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40294 \pattern_gen_inst/i8157_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40306 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_416 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40307 \pattern_gen_inst/i2_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40308 \pattern_gen_inst/i1_2_lut_3_lut_adj_81 ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40307 ( input A, B, C, D, output Z );

  LUT4 #("0xDBF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40308 ( input A, B, C, D, output Z );

  LUT4 #("0x9966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_418 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40309 \pattern_gen_inst/i903_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40310 \pattern_gen_inst/i4764_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40309 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40310 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_420 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40311 \pattern_gen_inst.i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40312 \pattern_gen_inst/i1725_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40311 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40312 ( input A, B, C, D, output Z );

  LUT4 #("0xE8C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_422 ( input C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40313 \pattern_gen_inst/i8356_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40314 \pattern_gen_inst/i8355_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40313 ( input A, B, C, D, output Z );

  LUT4 #("0xE2E2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40314 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_424 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40315 \pattern_gen_inst/i8191_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40316 \pattern_gen_inst/i8_4_lut_adj_83 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40315 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40316 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_427 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40317 \pattern_gen_inst/i2_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40318 \pattern_gen_inst/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40317 ( input A, B, C, D, output Z );

  LUT4 #("0xDB24") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40318 ( input A, B, C, D, output Z );

  LUT4 #("0x9AA6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_428 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40319 \pattern_gen_inst/i8187_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40320 \pattern_gen_inst/i8153_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40319 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40320 ( input A, B, C, D, output Z );

  LUT4 #("0xF9F6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_433 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40043 \pattern_gen_inst/equal_834_i9_2_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_437 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40321 \pattern_gen_inst/i1_2_lut_adj_93 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40321 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_439 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40322 \pattern_gen_inst.i2_3_lut_adj_88 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40323 \pattern_gen_inst/i1662_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40322 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40323 ( input A, B, C, D, output Z );

  LUT4 #("0xE8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_440 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40324 \pattern_gen_inst.i5_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40325 \pattern_gen_inst/i1_2_lut_adj_90 ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40324 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40325 ( input A, B, C, D, output Z );

  LUT4 #("0x33CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_442 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40326 i4_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40327 \impact_inst.i7015_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40326 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40327 ( input A, B, C, D, output Z );

  LUT4 #("0x6118") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_444 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40328 \cc_inst/i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40329 \cc_inst.i2_3_lut_adj_54 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40328 ( input A, B, C, D, output Z );

  LUT4 #("0x0B0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40329 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_446 ( input D0, C0, B0, A0, output F0 );

  lut40330 \cc_inst/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40330 ( input A, B, C, D, output Z );

  LUT4 #("0x936C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_447 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40331 \cc_inst/i2_4_lut_adj_48 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40332 \cc_inst.i1_2_lut_adj_59 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40331 ( input A, B, C, D, output Z );

  LUT4 #("0x1428") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40332 ( input A, B, C, D, output Z );

  LUT4 #("0x3336") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_448 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40333 \cc_inst/i751_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40334 \cc_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40333 ( input A, B, C, D, output Z );

  LUT4 #("0xEC4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40334 ( input A, B, C, D, output Z );

  LUT4 #("0x6000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_450 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40235 \cc_inst/i8507_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40335 \cc_inst/i1_3_lut_4_lut_adj_65 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40335 ( input A, B, C, D, output Z );

  LUT4 #("0x2814") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_452 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40336 \cc_inst/mux_230_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40337 \cc_inst/i1513_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40336 ( input A, B, C, D, output Z );

  LUT4 #("0x3CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40337 ( input A, B, C, D, output Z );

  LUT4 #("0x0A0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_454 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40338 \cc_inst/i2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40339 \cc_inst/i4792_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40338 ( input A, B, C, D, output Z );

  LUT4 #("0x00A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40339 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_456 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40340 \impact_inst/i8597_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40341 \cc_inst/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40340 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40341 ( input A, B, C, D, output Z );

  LUT4 #("0x2200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_457 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40342 \cc_inst/i4_4_lut_adj_61 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40343 \cc_inst/i62_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40342 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40343 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_458 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40344 \cc_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40345 \cc_inst/i1255_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40344 ( input A, B, C, D, output Z );

  LUT4 #("0x1248") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40345 ( input A, B, C, D, output Z );

  LUT4 #("0x6C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_461 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40346 \cc_inst/i1_2_lut_3_lut_adj_76 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \cc_inst/i1392_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40346 ( input A, B, C, D, output Z );

  LUT4 #("0x555A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_462 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40347 \cc_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40348 \cc_inst/i1_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40347 ( input A, B, C, D, output Z );

  LUT4 #("0x1428") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40348 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_463 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40349 \cc_inst/i1_4_lut_adj_51 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40350 \cc_inst/i1_2_lut_3_lut_adj_74 ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40349 ( input A, B, C, D, output Z );

  LUT4 #("0x0660") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40350 ( input A, B, C, D, output Z );

  LUT4 #("0x3366") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_464 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \cc_inst/n10164_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40351 \cc_inst/p1x_sum[0]_bdd_4_lut_8783_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40351 ( input A, B, C, D, output Z );

  LUT4 #("0xDC54") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_465 ( input D1, C1, B1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40352 \cc_inst/i2376_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40222 \cc_inst/i1433_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40352 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_467 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40353 \cc_inst/i1_2_lut_3_lut_adj_62 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40353 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_468 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40174 \cc_inst/i2_3_lut_4_lut_adj_75 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40354 \cc_inst/i1929_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40354 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_470 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 \cc_inst/n10206_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40355 \cc_inst/p1x_sum[0]_bdd_4_lut_8808_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40355 ( input A, B, C, D, output Z );

  LUT4 #("0xBB30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_472 ( input D0, C0, B0, A0, output F0 );

  lut40356 \cc_inst/i4_4_lut_adj_52 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40356 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_473 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40357 \cc_inst/i1_4_lut_adj_57 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40358 \cc_inst/i4_4_lut_adj_60 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40357 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40358 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_474 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40336 \cc_inst/mux_230_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40359 \cc_inst/i1521_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40359 ( input A, B, C, D, output Z );

  LUT4 #("0x4040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_476 ( input D1, C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40360 \cc_inst/mux_230_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40361 \cc_inst/i4506_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40360 ( input A, B, C, D, output Z );

  LUT4 #("0xA533") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40361 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_478 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \cc_inst/n10140_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40362 \cc_inst/p1x_sum[0]_bdd_4_lut_8750_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40362 ( input A, B, C, D, output Z );

  LUT4 #("0xBA32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_480 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 \cc_inst/n10236_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40363 \cc_inst/p1x_sum[0]_bdd_4_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40363 ( input A, B, C, D, output Z );

  LUT4 #("0xF322") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_482 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40364 \cc_inst/i4653_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40364 ( input A, B, C, D, output Z );

  LUT4 #("0xE0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_483 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40365 \cc_inst/i1091_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40366 \cc_inst/i4644_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40365 ( input A, B, C, D, output Z );

  LUT4 #("0xE8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40366 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_484 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40367 \cc_inst/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40368 \cc_inst/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40367 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40368 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_486 ( input D1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40369 \cc_inst/state_in_1__I_0_i3_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40370 \cc_inst/i8615_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40369 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40370 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_488 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40371 \cc_inst/i4728_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40372 \cc_inst/i1_2_lut_adj_58 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40371 ( input A, B, C, D, output Z );

  LUT4 #("0x33B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40372 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_491 ( input D1, C1, B1, A1, D0, A0, output F0, F1 );
  wire   GNDI;

  lut40373 \cc_inst/i1_4_lut_adj_63 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40374 \cc_inst/i1_2_lut_adj_64 ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40373 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40374 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_492 ( input D1, C1, B1, A1, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40375 \cc_inst/i4498_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40366 \cc_inst/i4540_2_lut ( .A(GNDI), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40375 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_494 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40376 \cc_inst/i3_4_lut_adj_66 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40377 \cc_inst/i1_2_lut_adj_68 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40376 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40377 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_496 ( input D0, C0, B0, A0, output F0 );

  lut40378 \cc_inst/i2166_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40378 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_497 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40379 \cc_inst/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40206 \cc_inst/i1_2_lut_adj_69 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40379 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_498 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40380 \cc_inst/i8492_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40381 \cc_inst/i8175_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40380 ( input A, B, C, D, output Z );

  LUT4 #("0x1F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40381 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_499 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40382 \cc_inst/i8106_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40382 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_501 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40383 \cc_inst/mux_142_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40384 \cc_inst/i1_3_lut_4_lut_adj_71 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \cc_inst/x_pos__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40383 ( input A, B, C, D, output Z );

  LUT4 #("0xAA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40384 ( input A, B, C, D, output Z );

  LUT4 #("0x0F1E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_504 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40385 \MD_inst/i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40386 \MD_inst/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40385 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40386 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_506 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40387 \MD_inst/i8619_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40388 \MD_inst/i4_4_lut_adj_47 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40387 ( input A, B, C, D, output Z );

  LUT4 #("0x0005") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40388 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_514 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40389 \pattern_gen_inst/i1498_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40390 \pattern_gen_inst/i1505_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40389 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40390 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_519 ( input C1, B1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40391 \cc_inst/i8306_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40392 \cc_inst/i2393_2_lut_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40391 ( input A, B, C, D, output Z );

  LUT4 #("0xE4E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40392 ( input A, B, C, D, output Z );

  LUT4 #("0xCC99") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_522 ( input D0, C0, B0, A0, output F0 );

  lut40393 \cc_inst/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40393 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_524 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40394 \impact_inst/i4526_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40394 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_526 ( input DI1, D1, C1, B1, A1, C0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40395 i2807_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \pattern_gen_inst/i1_2_lut_adj_92 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \pattern_gen_inst/piece_pos__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40395 ( input A, B, C, D, output Z );

  LUT4 #("0xBA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_528 ( input D1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40396 \pattern_gen_inst/i1491_2_lut ( .A(A1), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40325 \pattern_gen_inst/equal_834_i2_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40396 ( input A, B, C, D, output Z );

  LUT4 #("0x55AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_529 ( input D1, B1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40397 \pattern_gen_inst/i1616_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \pattern_gen_inst/i1679_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40397 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40398 ( input A, B, C, D, output Z );

  LUT4 #("0x8888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_530 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40399 \impact_inst/i8482_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40400 \impact_inst/i8396_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40399 ( input A, B, C, D, output Z );

  LUT4 #("0xC35A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40400 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_533 ( input D1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40013 \impact_inst/i8295_3_lut ( .A(A1), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40401 \cc_inst/i8325_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40401 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_535 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40402 i2790_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40403 \fsm_inst/i2_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cc_inst/manip_fin_191 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40402 ( input A, B, C, D, output Z );

  LUT4 #("0x5501") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40403 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_537 ( input DI1, B1, D0, C0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40010 SLICE_537_K1( .A(GNDI), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40404 \impact_inst/i6672_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \piece_mem_inst/r_data_i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40404 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_540 ( output F0 );
  wire   GNDI;

  lut40405 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40405 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_542 ( input DI1, D1, C1, B1, A1, D0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40028 i2786_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40126 \piece_mem_inst/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \piece_mem_inst/mem_i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module SLICE_547 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40406 \cc_inst/i8316_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \impact_inst/i8292_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40406 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_548 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40407 \cc_inst/i8315_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40408 \impact_inst/i8291_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40407 ( input A, B, C, D, output Z );

  LUT4 #("0xCACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40408 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_549 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40409 \impact_inst/i2_4_lut_adj_106 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40410 \impact_inst/i8116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/ref_y_840__i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40409 ( input A, B, C, D, output Z );

  LUT4 #("0x936C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40410 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_550 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40411 \impact_inst/i978_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40412 \impact_inst/i1006_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40411 ( input A, B, C, D, output Z );

  LUT4 #("0xEA80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40412 ( input A, B, C, D, output Z );

  LUT4 #("0xF880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_551 ( input D0, C0, B0, A0, output F0 );

  lut40413 \impact_inst/i1034_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40413 ( input A, B, C, D, output Z );

  LUT4 #("0xEC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_556 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40414 \cc_inst/i8313_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \impact_inst/i8289_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40414 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_558 ( input D1, C1, A1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40109 \impact_inst/p1y_sum_841_mux_5_i3_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40110 \impact_inst/p1y_sum_841_mux_5_i4_3_lut ( .A(A0), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_563 ( input DI1, D1, C1, A1, B0, A0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40415 \impact_inst/i4480_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40398 \impact_inst/i1060_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  ffsre2 \impact_inst/write_piece_302 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40415 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_564 ( input DI1, D1, C1, B1, A1, D0, B0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40416 i2767_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40417 \impact_inst/i2210_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/start_rowfull_304 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40416 ( input A, B, C, D, output Z );

  LUT4 #("0x2322") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40417 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_565 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40418 \impact_inst/i8395_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40400 \impact_inst/i8393_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \impact_inst/read_addr_board__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40418 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_566 ( input D1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40419 \impact_inst/p3y_sum_846_mux_5_i3_3_lut ( .A(A1), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40018 \impact_inst/p3y_sum_846_mux_5_i4_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40419 ( input A, B, C, D, output Z );

  LUT4 #("0xBB88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_569 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40420 \impact_inst/i2_4_lut_adj_115 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40421 \impact_inst/i8118_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/p3y_sum_846__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40420 ( input A, B, C, D, output Z );

  LUT4 #("0x665A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40421 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_570 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40420 \impact_inst/i2_4_lut_adj_100 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40422 \impact_inst/i8163_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/p1y_sum_841__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40422 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_571 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40423 \impact_inst/i2_4_lut_adj_109 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40424 \impact_inst/i8161_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \impact_inst/p2y_sum_843__i4 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40423 ( input A, B, C, D, output Z );

  LUT4 #("0x53AC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40424 ( input A, B, C, D, output Z );

  LUT4 #("0x6FF6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_574 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40425 \impact_inst/i8125_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40426 \impact_inst/i8123_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40425 ( input A, B, C, D, output Z );

  LUT4 #("0x7DBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40426 ( input A, B, C, D, output Z );

  LUT4 #("0x7BDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_576 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40427 \cc_inst/i8307_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \impact_inst/i8421_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40427 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_579 ( output F0 );
  wire   GNDI;

  lut40428 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40428 ( input A, B, C, D, output Z );

  LUT4 #("0x0000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_580 ( input DI1, C1, B1, D0, A0, CE, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40429 SLICE_580_K1( .A(GNDI), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40430 \Spawn_inst/i8611_2_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \fsm_inst/curr_state_i1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40429 ( input A, B, C, D, output Z );

  LUT4 #("0xF3F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40430 ( input A, B, C, D, output Z );

  LUT4 #("0x0055") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_581 ( input D0, output F0 );
  wire   GNDI;

  lut40431 \pattern_gen_inst/i930_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40431 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_584 ( input DI1, D1, C1, B1, A1, C0, B0, A0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40432 \MD_inst/i2670_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \pattern_gen_inst/i8319_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \MD_inst/sel_i0_i4 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40432 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_588 ( input DI1, D1, C1, B1, A1, D0, C0, A0, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40433 \MD_inst.i8509_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40078 \pattern_gen_inst/i8285_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \MD_inst/sel_i0_i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40433 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_589 ( input D1, C1, B1, D0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40427 \cc_inst/i8312_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \cc_inst/i8324_3_lut ( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_597 ( input B0, A0, output F0 );
  wire   GNDI;

  lut40343 \cc_inst/i4512_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_605 ( input DI1, D1, C1, B1, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40434 \nes_inst/i1_3_lut_3_lut_adj_135 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40435 \cc_inst/i1_2_lut_3_lut_adj_77 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  ffsre2 \nes_inst/p_data__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40434 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40435 ( input A, B, C, D, output Z );

  LUT4 #("0x8080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_606 ( input DI1, D1, C1, A1, D0, B0, A0, CE, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40436 \fsm_inst/state_out_1__I_0_19_i1_4_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40437 i853_2_lut_3_lut( .A(A0), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \fsm_inst/curr_state_i0 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40436 ( input A, B, C, D, output Z );

  LUT4 #("0xA5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40437 ( input A, B, C, D, output Z );

  LUT4 #("0xEEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_607 ( output F0 );
  wire   GNDI;

  lut40428 \impact_inst.i8621_3_lut_3_lut_4_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module impact_inst_lut_inst_mux_41 ( input RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, output RDATA15, RDATA14, RDATA13, RDATA12, 
    RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, 
    RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, RCLKE_dly, RE_dly;

  EBR_B_B \impact_inst/lut_inst/mux_41 ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), 
    .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), 
    .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), 
    .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), 
    .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
  endspecify

endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "16";
  defparam INST10.DATA_WIDTH_W = "16";

    defparam INST10.INIT_0 = "0x820F70498E397FC18E091E478FC811CF82107042821070428049804980498049";

    defparam INST10.INIT_1 = "0x000000000000000080477E0812071E081E3F81CF72091E488E47723F120F1E09";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module impact_inst_lut_inst_mux_42 ( input RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, output RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, RCLKE_dly, RE_dly;

  EBR_B0438 \impact_inst/lut_inst/mux_42 ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), 
    .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), 
    .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(), .RDATA4(), 
    .RDATA3(), .RDATA2(), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0438 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "16";
  defparam INST10.DATA_WIDTH_W = "16";

    defparam INST10.INIT_0 = "0x0003000000000000000000000003000000030000000300000000000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000300000000000000000003000000000003000000000000";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module pattern_gen_inst_lut_inst_mux_45 ( input RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, output RDATA15, RDATA14, RDATA13, RDATA12, 
    RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, 
    RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, RCLKE_dly, RE_dly;

  EBR_B_B \pattern_gen_inst/lut_inst/mux_45 ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), 
    .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), 
    .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), 
    .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), 
    .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
  endspecify

endmodule

module pattern_gen_inst_lut_inst_mux_46 ( input RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, output RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, RCLKE_dly, RE_dly;

  EBR_B0438 \pattern_gen_inst/lut_inst/mux_46 ( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), 
    .RADDR4(RADDR4_dly), .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), 
    .RADDR1(RADDR1_dly), .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE_dly), 
    .RCLK(RCLK_dly), .RE(RE_dly), .WCLKE(GNDI), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), 
    .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(), .RDATA4(), 
    .RDATA3(), .RDATA2(), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
  endspecify

endmodule

module MD_inst_slat_23 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \MD_inst/slat_23 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.DDROUT = "NO";
  defparam INST10.LATCHIN = "LATCH_REG";
endmodule

module MD_inst_MD_OE_22 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \MD_inst/MD_OE_22 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module hsosc_inst ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B hsosc_inst( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module UArray2b_inst_mem0 ( input RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, 
    WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, WDATA9, WDATA8, WDATA7, WDATA6, 
    RCLKE, RCLK, RE, WCLKE, WCLK, WE, output RDATA15, RDATA14, RDATA13, 
    RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, 
    RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI, RADDR4_dly, RCLK_dly, RADDR3_dly, RADDR2_dly, RADDR1_dly, 
         RADDR0_dly, WADDR4_dly, WCLK_dly, WADDR3_dly, WADDR2_dly, WADDR1_dly, 
         WADDR0_dly, WDATA9_dly, WDATA8_dly, WDATA7_dly, WDATA6_dly, RCLKE_dly, 
         RE_dly, WCLKE_dly, WE_dly;

  EBR_B0439 \UArray2b_inst/mem0 ( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(GNDI), .RADDR4(RADDR4_dly), 
    .RADDR3(RADDR3_dly), .RADDR2(RADDR2_dly), .RADDR1(RADDR1_dly), 
    .RADDR0(RADDR0_dly), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(WADDR4_dly), 
    .WADDR3(WADDR3_dly), .WADDR2(WADDR2_dly), .WADDR1(WADDR1_dly), 
    .WADDR0(WADDR0_dly), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), 
    .WDATA12(GNDI), .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(WDATA9_dly), 
    .WDATA8(WDATA8_dly), .WDATA7(WDATA7_dly), .WDATA6(WDATA6_dly), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE_dly), .RCLK(RCLK_dly), .RE(RE_dly), 
    .WCLKE(WCLKE_dly), .WCLK(WCLK_dly), .WE(WE_dly), .RDATA15(RDATA15), 
    .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), 
    .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (RCLK => RDATA15) = (0:0:0,0:0:0);
    (RCLK => RDATA14) = (0:0:0,0:0:0);
    (RCLK => RDATA13) = (0:0:0,0:0:0);
    (RCLK => RDATA12) = (0:0:0,0:0:0);
    (RCLK => RDATA11) = (0:0:0,0:0:0);
    (RCLK => RDATA10) = (0:0:0,0:0:0);
    (RCLK => RDATA9) = (0:0:0,0:0:0);
    (RCLK => RDATA8) = (0:0:0,0:0:0);
    (RCLK => RDATA7) = (0:0:0,0:0:0);
    (RCLK => RDATA6) = (0:0:0,0:0:0);
    (RCLK => RDATA5) = (0:0:0,0:0:0);
    (RCLK => RDATA4) = (0:0:0,0:0:0);
    (RCLK => RDATA3) = (0:0:0,0:0:0);
    (RCLK => RDATA2) = (0:0:0,0:0:0);
    (RCLK => RDATA1) = (0:0:0,0:0:0);
    (RCLK => RDATA0) = (0:0:0,0:0:0);
    $setuphold (posedge RCLK, RADDR4, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR4_dly);
    $setuphold (posedge RCLK, RADDR3, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR3_dly);
    $setuphold (posedge RCLK, RADDR2, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR2_dly);
    $setuphold (posedge RCLK, RADDR1, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR1_dly);
    $setuphold (posedge RCLK, RADDR0, 0:0:0, 0:0:0,,,, RCLK_dly, RADDR0_dly);
    $setuphold (posedge WCLK, WADDR4, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR4_dly);
    $setuphold (posedge WCLK, WADDR3, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR3_dly);
    $setuphold (posedge WCLK, WADDR2, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR2_dly);
    $setuphold (posedge WCLK, WADDR1, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR1_dly);
    $setuphold (posedge WCLK, WADDR0, 0:0:0, 0:0:0,,,, WCLK_dly, WADDR0_dly);
    $setuphold (posedge WCLK, WDATA9, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA9_dly);
    $setuphold (posedge WCLK, WDATA8, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA8_dly);
    $setuphold (posedge WCLK, WDATA7, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA7_dly);
    $setuphold (posedge WCLK, WDATA6, 0:0:0, 0:0:0,,,, WCLK_dly, WDATA6_dly);
    $setuphold (posedge RCLK, RCLKE, 0:0:0, 0:0:0,,,, RCLK_dly, RCLKE_dly);
    $setuphold (posedge RCLK, RE, 0:0:0, 0:0:0,,,, RCLK_dly, RE_dly);
    $setuphold (posedge WCLK, WCLKE, 0:0:0, 0:0:0,,,, WCLK_dly, WCLKE_dly);
    $setuphold (posedge WCLK, WE, 0:0:0, 0:0:0,,,, WCLK_dly, WE_dly);
    $width (posedge RCLK, 0:0:0);
    $width (negedge RCLK, 0:0:0);
    $width (posedge WCLK, 0:0:0);
    $width (negedge WCLK, 0:0:0);
  endspecify

endmodule

module EBR_B0439 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_R = "16";
  defparam INST10.DATA_WIDTH_W = "16";

    defparam INST10.INIT_0 = "0xF003F003F003F003F003F003F003F003F003F003F003F003F003F003F003FFFF";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000FFFFF003F003F003F003F003";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module s_data_top ( output PADDI, input s_data_top );
  wire   GNDI;

  BB_B_B \s_data_top_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(s_data_top));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (s_data_top => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module clk_cntr_top ( input PADDO, output clk_cntr_top );
  wire   VCCI;

  BB_B_B \clk_cntr_top_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(clk_cntr_top));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => clk_cntr_top) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch_top ( input PADDO, output latch_top );
  wire   VCCI;

  BB_B_B \latch_top_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch_top));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch_top) = (0:0:0,0:0:0);
  endspecify

endmodule

module matrix_clk ( input PADDO, output matrix_clk );
  wire   VCCI;

  BB_B_B \matrix_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(matrix_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => matrix_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module OE ( input PADDO, output OE );
  wire   VCCI;

  BB_B_B \OE_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(OE));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => OE) = (0:0:0,0:0:0);
  endspecify

endmodule

module lat ( input PADDO, output lat );
  wire   VCCI;

  BB_B_B \lat_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(lat));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => lat) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module row_3_ ( input PADDO, output row3 );
  wire   VCCI;

  BB_B_B \row_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(row3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => row3) = (0:0:0,0:0:0);
  endspecify

endmodule

module row_2_ ( input PADDO, output row2 );
  wire   VCCI;

  BB_B_B \row_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(row2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => row2) = (0:0:0,0:0:0);
  endspecify

endmodule

module row_1_ ( input PADDO, output row1 );
  wire   VCCI;

  BB_B_B \row_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(row1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => row1) = (0:0:0,0:0:0);
  endspecify

endmodule

module row_0_ ( input PADDO, output row0 );
  wire   VCCI;

  BB_B_B \row_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(row0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => row0) = (0:0:0,0:0:0);
  endspecify

endmodule
