# Test\_Register

Test\_Register

Test Register

Address Offset : 0x01C

Size : 32

Access : Read/Write

Reset Value : 0x0

**Parent topic:**[Register Map and Descriptions](GUID-521EA668-4C02-4A74-927B-B4C8D92B9489.md)

## Test\_Register

|Bit |31|30|29|28|27|26|25|24|
|----|---|---|---|---|---|---|---|---|
| | | | | | | | | |
|Access | | | | | | | | |
|Reset | | | | | | | | |

|Bit |23|22|21|20|19|18|17|16|
|----|---|---|---|---|---|---|---|---|
| | | | | | | | | |
|Access | | | | | | | | |
|Reset | | | | | | | | |

|Bit |15|14|13|12|11|10|9|8|
|----|---|---|---|---|---|---|---|---|
| | | | | | | | | |
|Access | | | | | | | | |
|Reset | | | | | | | | |

|Bit |7|6|5|4|3|2|1|0|
|----|---|---|---|---|---|---|---|---|
| | | | | |MAXIMUM BACKOFF|REGISTERED TRANSMIT FLOW ENABL|TEST PAUSE|SHORTCUT SLOT TIME|
|Access | | | | |R/W|R/W|R/W|R/W|
|Reset | | | | |0|0|0|0|

# MAXIMUM BACKOFF

Bit Field Width : 1

Bit Field Offset : 3

Bit Field Access : R/W

# REGISTERED TRANSMIT FLOW ENABL

Bit Field Width : 1

Bit Field Offset : 2

Bit Field Access : R/W

# TEST PAUSE

Bit Field Width : 1

Bit Field Offset : 1

Bit Field Access : R/W

# SHORTCUT SLOT TIME

Bit Field Width : 1

Bit Field Offset : 0

Bit Field Access : R/W

