OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /home/egor/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/test_1/runs/19-05_21-00/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/test_1/runs/19-05_21-00/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/test_1/runs/19-05_21-00/tmp/placement/15-resizer_timing.def
Notice 0: Design: test_1
Notice 0:     Created 6 pins.
Notice 0:     Created 43 components and 189 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 14 nets and 31 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/test_1/runs/19-05_21-00/tmp/placement/15-resizer_timing.def
Min routing layer: 2
Max routing layer: 6
Global adjustment: 0.0
Unidirectional routing: true
Grid origin: (0, 0)
[INFO GRT-0004] #DB Obstructions: 0
[INFO GRT-0005] #DB Obstacles: 829
[INFO GRT-0006] #DB Macros: 0
[INFO GRT-0017] Found 0 clock nets
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 4
[INFO GRT-0018] Processing 526 obstacles on layer 1
[INFO GRT-0019] Processing 139 obstacles on layer 2
[INFO GRT-0022] Processing 5 obstacles on layer 5
[INFO GRT-0023] Processing 5 obstacles on layer 6
[INFO GRT-0020] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 35, WIRELEN1 : 0
[INFO] NumSeg  : 18
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 35, WIRELEN1 : 35
[INFO] NumSeg  : 18
[INFO] NumShift: 0
[Overflow Report] Total hCap    : 674
[Overflow Report] Total vCap    : 617
[Overflow Report] Total Usage   : 35
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 674
[Overflow Report] Total vCap    : 617
[Overflow Report] Total Usage   : 35
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 674
[Overflow Report] Total vCap    : 617
[Overflow Report] Total Usage   : 35
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 35
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 35
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 35
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 35
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 0.000000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 43
[INFO] Via related stiner nodes 1
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 15
    Layer 3 usage: 20
    Layer 4 usage: 0
    Layer 5 usage: 0
    Layer 6 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 398
    Layer 3 capacity: 432
    Layer 4 capacity: 234
    Layer 5 capacity: 185
    Layer 6 capacity: 42

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 3.77%
    Layer 3 use percentage: 4.63%
    Layer 4 use percentage: 0.00%
    Layer 5 use percentage: 0.00%
    Layer 6 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0

[Overflow Report] Total Usage   : 35
[Overflow Report] Total Capacity: 1291
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 35
[INFO] Final number of vias : 52
[INFO] Final usage 3D       : 191
[INFO GRT-0018] Total wirelength: 483 um
Repairing antennas...
[WARNING GRT-0025] No OR_DEFAULT vias defined
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
[INFO GRT-0012] #Antenna violations: 0
[INFO GRT-0014] Num routed nets: 14
Warning: /home/egor/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/egor/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
[INFO]: Setting output delay to: 2.0
puts "\[INFO\]: Setting input delay to: $input_delay_value"
[INFO]: Setting input delay to: 2.0
set_max_fanout $::env(SYNTH_MAX_FANOUT) [current_design]
set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk
# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]
# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
[INFO]: Setting load to: 0.01765
set_load  $cap_load [all_outputs]
No paths found.
Startpoint: rst (input port clocked by clk)
Endpoint: _8_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.00    0.00    2.00 v rst (in)
     1    0.00                           rst (net)
                  0.00    0.00    2.00 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.06    2.06 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.03    0.00    2.06 v _4_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.10 ^ _4_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _2_ (net)
                  0.03    0.00    2.10 ^ _8_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.10   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.21    0.21   library removal time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                  1.89   slack (MET)


Startpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.24    0.24 ^ _8_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           net2 (net)
                  0.08    0.00    0.24 ^ _5_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.02    0.26 v _5_/Y (sky130_fd_sc_hd__inv_2)
     3    0.01                           _0_ (net)
                  0.03    0.00    0.27 v _8_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.27   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _8_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.27   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _9_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v rst (in)
     1    0.00                           rst (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.16    2.17 v input1/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net1 (net)
                  0.08    0.00    2.17 v _4_/A (sky130_fd_sc_hd__inv_2)
                  0.07    0.10    2.27 ^ _4_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _2_ (net)
                  0.07    0.00    2.27 ^ _7_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.13    0.19    2.46 ^ _7_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           _3_ (net)
                  0.13    0.00    2.46 ^ _9_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.46   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ _9_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.43   10.43   library recovery time
                                 10.43   data required time
-----------------------------------------------------------------------------
                                 10.43   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                  7.96   slack (MET)


Startpoint: _8_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: val[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _8_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.14    0.82    0.82 v _8_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           net2 (net)
                  0.14    0.00    0.82 v output2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.29    1.11 v output2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           val[0] (net)
                  0.14    0.01    1.12 v val[0] (out)
                                  1.12   data arrival time

                  0.00   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -1.12   data arrival time
-----------------------------------------------------------------------------
                                  6.88   slack (MET)


No paths found.
wns 0.00
tns 0.00
