Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan 18 22:11:20 2022
| Host         : michal-Lenovo-ideapad-700-17ISK running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file LittleNetAccAxi_utilization_synth.rpt -pb LittleNetAccAxi_utilization_synth.pb
| Design       : LittleNetAccAxi
| Device       : xczu3egsbva484-1
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 11354 |     0 |     70560 | 16.09 |
|   LUT as Logic             |  6040 |     0 |     70560 |  8.56 |
|   LUT as Memory            |  5314 |     0 |     28800 | 18.45 |
|     LUT as Distributed RAM |     0 |     0 |           |       |
|     LUT as Shift Register  |  5314 |     0 |           |       |
| CLB Registers              | 17402 |     0 |    141120 | 12.33 |
|   Register as Flip Flop    | 17402 |     0 |    141120 | 12.33 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   463 |     0 |      8820 |  5.25 |
| F7 Muxes                   |   329 |     0 |     35280 |  0.93 |
| F8 Muxes                   |   136 |     0 |     17640 |  0.77 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 813   |          Yes |         Set |            - |
| 16589 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  195 |     0 |       216 | 90.28 |
|   RAMB36/FIFO*    |  190 |     0 |       216 | 87.96 |
|     RAMB36E2 only |  190 |       |           |       |
|   RAMB18          |   10 |     0 |       432 |  2.31 |
|     RAMB18E2 only |   10 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   77 |     0 |        82 | 93.90 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |       196 |  1.53 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 16589 |            Register |
| LUT2     |  4567 |                 CLB |
| SRL16E   |  4376 |                 CLB |
| LUT6     |  1531 |                 CLB |
| LUT3     |  1049 |                 CLB |
| LUT5     |  1033 |                 CLB |
| SRLC32E  |   938 |                 CLB |
| LUT4     |   876 |                 CLB |
| FDSE     |   813 |            Register |
| CARRY8   |   463 |                 CLB |
| MUXF7    |   329 |                 CLB |
| LUT1     |   317 |                 CLB |
| RAMB36E2 |   190 |            BLOCKRAM |
| MUXF8    |   136 |                 CLB |
| OBUF     |    39 |                 I/O |
| INBUF    |    38 |                 I/O |
| IBUFCTRL |    38 |              Others |
| RAMB18E2 |    10 |            BLOCKRAM |
| BUFGCE   |     3 |               Clock |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------------------------+------+
|          Ref Name          | Used |
+----------------------------+------+
| DSP_A_mul_B_add_C          |  104 |
| DSP_A_mul_B_ACC            |   97 |
| DSP_A_mul_B_add_PCIN_PCOUT |   84 |
| DSP_A_mul_B_add_PCIN       |   12 |
| DSP_A_mul_B_add_C_PCOUT    |    8 |
| DSP_STREAMER               |    7 |
| DSP_A_mul_B_PCOUT          |    4 |
+----------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


