# Generated by Yosys 0.44 (git sha1 80ba43d26, g++ 15.1.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -O3)

.model ducttape2cores
.inputs clk reset_1 start_1 block_id_1[0] block_id_1[1] block_id_1[2] block_id_1[3] block_id_1[4] block_id_1[5] block_id_1[6] block_id_1[7] thread_count_1[0] thread_count_1[1] thread_count_1[2] program_mem_1_read_ready program_mem_1_read_data[0] program_mem_1_read_data[1] program_mem_1_read_data[2] program_mem_1_read_data[3] program_mem_1_read_data[4] program_mem_1_read_data[5] program_mem_1_read_data[6] program_mem_1_read_data[7] program_mem_1_read_data[8] program_mem_1_read_data[9] program_mem_1_read_data[10] program_mem_1_read_data[11] program_mem_1_read_data[12] program_mem_1_read_data[13] program_mem_1_read_data[14] program_mem_1_read_data[15] data_mem_1_read_ready[0] data_mem_1_read_ready[1] data_mem_1_read_ready[2] data_mem_1_read_ready[3] data_mem_1_read_data[0] data_mem_1_read_data[1] data_mem_1_read_data[2] data_mem_1_read_data[3] data_mem_1_read_data[4] data_mem_1_read_data[5] data_mem_1_read_data[6] data_mem_1_read_data[7] data_mem_1_read_data[8] data_mem_1_read_data[9] data_mem_1_read_data[10] data_mem_1_read_data[11] data_mem_1_read_data[12] data_mem_1_read_data[13] data_mem_1_read_data[14] data_mem_1_read_data[15] data_mem_1_read_data[16] data_mem_1_read_data[17] data_mem_1_read_data[18] data_mem_1_read_data[19] data_mem_1_read_data[20] data_mem_1_read_data[21] data_mem_1_read_data[22] data_mem_1_read_data[23] data_mem_1_read_data[24] data_mem_1_read_data[25] data_mem_1_read_data[26] data_mem_1_read_data[27] data_mem_1_read_data[28] data_mem_1_read_data[29] data_mem_1_read_data[30] data_mem_1_read_data[31] data_mem_1_write_ready[0] data_mem_1_write_ready[1] data_mem_1_write_ready[2] data_mem_1_write_ready[3] reset_2 start_2 block_id_2[0] block_id_2[1] block_id_2[2] block_id_2[3] block_id_2[4] block_id_2[5] block_id_2[6] block_id_2[7] thread_count_2[0] thread_count_2[1] thread_count_2[2] program_mem_2_read_ready program_mem_2_read_data[0] program_mem_2_read_data[1] program_mem_2_read_data[2] program_mem_2_read_data[3] program_mem_2_read_data[4] program_mem_2_read_data[5] program_mem_2_read_data[6] program_mem_2_read_data[7] program_mem_2_read_data[8] program_mem_2_read_data[9] program_mem_2_read_data[10] program_mem_2_read_data[11] program_mem_2_read_data[12] program_mem_2_read_data[13] program_mem_2_read_data[14] program_mem_2_read_data[15] data_mem_2_read_ready[0] data_mem_2_read_ready[1] data_mem_2_read_ready[2] data_mem_2_read_ready[3] data_mem_2_read_data[0] data_mem_2_read_data[1] data_mem_2_read_data[2] data_mem_2_read_data[3] data_mem_2_read_data[4] data_mem_2_read_data[5] data_mem_2_read_data[6] data_mem_2_read_data[7] data_mem_2_read_data[8] data_mem_2_read_data[9] data_mem_2_read_data[10] data_mem_2_read_data[11] data_mem_2_read_data[12] data_mem_2_read_data[13] data_mem_2_read_data[14] data_mem_2_read_data[15] data_mem_2_read_data[16] data_mem_2_read_data[17] data_mem_2_read_data[18] data_mem_2_read_data[19] data_mem_2_read_data[20] data_mem_2_read_data[21] data_mem_2_read_data[22] data_mem_2_read_data[23] data_mem_2_read_data[24] data_mem_2_read_data[25] data_mem_2_read_data[26] data_mem_2_read_data[27] data_mem_2_read_data[28] data_mem_2_read_data[29] data_mem_2_read_data[30] data_mem_2_read_data[31] data_mem_2_write_ready[0] data_mem_2_write_ready[1] data_mem_2_write_ready[2] data_mem_2_write_ready[3]
.outputs done_1 program_mem_1_read_valid program_mem_1_read_address[0] program_mem_1_read_address[1] program_mem_1_read_address[2] program_mem_1_read_address[3] program_mem_1_read_address[4] program_mem_1_read_address[5] program_mem_1_read_address[6] program_mem_1_read_address[7] data_mem_1_read_valid[0] data_mem_1_read_valid[1] data_mem_1_read_valid[2] data_mem_1_read_valid[3] data_mem_1_read_address[0] data_mem_1_read_address[1] data_mem_1_read_address[2] data_mem_1_read_address[3] data_mem_1_read_address[4] data_mem_1_read_address[5] data_mem_1_read_address[6] data_mem_1_read_address[7] data_mem_1_read_address[8] data_mem_1_read_address[9] data_mem_1_read_address[10] data_mem_1_read_address[11] data_mem_1_read_address[12] data_mem_1_read_address[13] data_mem_1_read_address[14] data_mem_1_read_address[15] data_mem_1_read_address[16] data_mem_1_read_address[17] data_mem_1_read_address[18] data_mem_1_read_address[19] data_mem_1_read_address[20] data_mem_1_read_address[21] data_mem_1_read_address[22] data_mem_1_read_address[23] data_mem_1_read_address[24] data_mem_1_read_address[25] data_mem_1_read_address[26] data_mem_1_read_address[27] data_mem_1_read_address[28] data_mem_1_read_address[29] data_mem_1_read_address[30] data_mem_1_read_address[31] data_mem_1_write_valid[0] data_mem_1_write_valid[1] data_mem_1_write_valid[2] data_mem_1_write_valid[3] data_mem_1_write_address[0] data_mem_1_write_address[1] data_mem_1_write_address[2] data_mem_1_write_address[3] data_mem_1_write_address[4] data_mem_1_write_address[5] data_mem_1_write_address[6] data_mem_1_write_address[7] data_mem_1_write_address[8] data_mem_1_write_address[9] data_mem_1_write_address[10] data_mem_1_write_address[11] data_mem_1_write_address[12] data_mem_1_write_address[13] data_mem_1_write_address[14] data_mem_1_write_address[15] data_mem_1_write_address[16] data_mem_1_write_address[17] data_mem_1_write_address[18] data_mem_1_write_address[19] data_mem_1_write_address[20] data_mem_1_write_address[21] data_mem_1_write_address[22] data_mem_1_write_address[23] data_mem_1_write_address[24] data_mem_1_write_address[25] data_mem_1_write_address[26] data_mem_1_write_address[27] data_mem_1_write_address[28] data_mem_1_write_address[29] data_mem_1_write_address[30] data_mem_1_write_address[31] data_mem_1_write_data[0] data_mem_1_write_data[1] data_mem_1_write_data[2] data_mem_1_write_data[3] data_mem_1_write_data[4] data_mem_1_write_data[5] data_mem_1_write_data[6] data_mem_1_write_data[7] data_mem_1_write_data[8] data_mem_1_write_data[9] data_mem_1_write_data[10] data_mem_1_write_data[11] data_mem_1_write_data[12] data_mem_1_write_data[13] data_mem_1_write_data[14] data_mem_1_write_data[15] data_mem_1_write_data[16] data_mem_1_write_data[17] data_mem_1_write_data[18] data_mem_1_write_data[19] data_mem_1_write_data[20] data_mem_1_write_data[21] data_mem_1_write_data[22] data_mem_1_write_data[23] data_mem_1_write_data[24] data_mem_1_write_data[25] data_mem_1_write_data[26] data_mem_1_write_data[27] data_mem_1_write_data[28] data_mem_1_write_data[29] data_mem_1_write_data[30] data_mem_1_write_data[31] done_2 program_mem_2_read_valid program_mem_2_read_address[0] program_mem_2_read_address[1] program_mem_2_read_address[2] program_mem_2_read_address[3] program_mem_2_read_address[4] program_mem_2_read_address[5] program_mem_2_read_address[6] program_mem_2_read_address[7] data_mem_2_read_valid[0] data_mem_2_read_valid[1] data_mem_2_read_valid[2] data_mem_2_read_valid[3] data_mem_2_read_address[0] data_mem_2_read_address[1] data_mem_2_read_address[2] data_mem_2_read_address[3] data_mem_2_read_address[4] data_mem_2_read_address[5] data_mem_2_read_address[6] data_mem_2_read_address[7] data_mem_2_read_address[8] data_mem_2_read_address[9] data_mem_2_read_address[10] data_mem_2_read_address[11] data_mem_2_read_address[12] data_mem_2_read_address[13] data_mem_2_read_address[14] data_mem_2_read_address[15] data_mem_2_read_address[16] data_mem_2_read_address[17] data_mem_2_read_address[18] data_mem_2_read_address[19] data_mem_2_read_address[20] data_mem_2_read_address[21] data_mem_2_read_address[22] data_mem_2_read_address[23] data_mem_2_read_address[24] data_mem_2_read_address[25] data_mem_2_read_address[26] data_mem_2_read_address[27] data_mem_2_read_address[28] data_mem_2_read_address[29] data_mem_2_read_address[30] data_mem_2_read_address[31] data_mem_2_write_valid[0] data_mem_2_write_valid[1] data_mem_2_write_valid[2] data_mem_2_write_valid[3] data_mem_2_write_address[0] data_mem_2_write_address[1] data_mem_2_write_address[2] data_mem_2_write_address[3] data_mem_2_write_address[4] data_mem_2_write_address[5] data_mem_2_write_address[6] data_mem_2_write_address[7] data_mem_2_write_address[8] data_mem_2_write_address[9] data_mem_2_write_address[10] data_mem_2_write_address[11] data_mem_2_write_address[12] data_mem_2_write_address[13] data_mem_2_write_address[14] data_mem_2_write_address[15] data_mem_2_write_address[16] data_mem_2_write_address[17] data_mem_2_write_address[18] data_mem_2_write_address[19] data_mem_2_write_address[20] data_mem_2_write_address[21] data_mem_2_write_address[22] data_mem_2_write_address[23] data_mem_2_write_address[24] data_mem_2_write_address[25] data_mem_2_write_address[26] data_mem_2_write_address[27] data_mem_2_write_address[28] data_mem_2_write_address[29] data_mem_2_write_address[30] data_mem_2_write_address[31] data_mem_2_write_data[0] data_mem_2_write_data[1] data_mem_2_write_data[2] data_mem_2_write_data[3] data_mem_2_write_data[4] data_mem_2_write_data[5] data_mem_2_write_data[6] data_mem_2_write_data[7] data_mem_2_write_data[8] data_mem_2_write_data[9] data_mem_2_write_data[10] data_mem_2_write_data[11] data_mem_2_write_data[12] data_mem_2_write_data[13] data_mem_2_write_data[14] data_mem_2_write_data[15] data_mem_2_write_data[16] data_mem_2_write_data[17] data_mem_2_write_data[18] data_mem_2_write_data[19] data_mem_2_write_data[20] data_mem_2_write_data[21] data_mem_2_write_data[22] data_mem_2_write_data[23] data_mem_2_write_data[24] data_mem_2_write_data[25] data_mem_2_write_data[26] data_mem_2_write_data[27] data_mem_2_write_data[28] data_mem_2_write_data[29] data_mem_2_write_data[30] data_mem_2_write_data[31]
.names $false
.names $true
1
.names $undef
.subckt INV_X1 A=$abc$31439$decoded_mem_read_enable ZN=$abc$31439$new_n287_
.subckt INV_X1 A=$abc$31439$warp_select ZN=$abc$31439$new_n288_
.subckt INV_X1 A=$abc$31439$decoded_mem_write_enable ZN=$abc$31439$new_n289_
.subckt INV_X1 A=$abc$31439$thread_count_1[2] ZN=$abc$31439$new_n290_
.subckt INV_X1 A=$abc$31439$core_state[0] ZN=$abc$31439$new_n291_
.subckt INV_X1 A=$abc$31439$core_state[2] ZN=$abc$31439$new_n292_
.subckt NOR2_X1 A1=$abc$31439$new_n287_ A2=$abc$31439$warp_select ZN=$abc$31439$abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:964$2621
.subckt NOR2_X1 A1=$abc$31439$warp_select A2=$abc$31439$new_n289_ ZN=$abc$31439$abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:964$2622
.subckt NOR2_X1 A1=$abc$31439$new_n287_ A2=$abc$31439$new_n288_ ZN=$abc$31439$abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:984$2636
.subckt NOR2_X1 A1=$abc$31439$new_n288_ A2=$abc$31439$new_n289_ ZN=$abc$31439$abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:984$2637
.subckt NOR2_X1 A1=$abc$31439$thread_count_1[2] A2=$abc$31439$thread_count_1[1] ZN=$abc$31439$new_n297_
.subckt INV_X1 A=$abc$31439$new_n297_ ZN=$abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7222
.subckt NOR2_X1 A1=$abc$31439$thread_count_1[0] A2=$abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7222 ZN=$abc$31439$new_n299_
.subckt INV_X1 A=$abc$31439$new_n299_ ZN=$abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7227
.subckt NAND2_X1 A1=$abc$31439$core_state[1] A2=$abc$31439$new_n292_ ZN=$abc$31439$new_n301_
.subckt OAI21_X1 A=$abc$31439$new_n291_ B1=$abc$31439$new_n292_ B2=$abc$31439$core_state[1] ZN=$abc$31439$new_n302_
.subckt MUX2_X1 A=$abc$31439$new_n291_ B=$abc$31439$new_n302_ S=$abc$31439$new_n301_ Z=$abc$31439$new_n303_
.subckt NOR3_X1 A1=$abc$31439$warp_select A2=$abc$31439$new_n299_ A3=$abc$31439$new_n303_ ZN=$abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1008$2650
.subckt NOR3_X1 A1=$abc$31439$new_n288_ A2=$abc$31439$new_n299_ A3=$abc$31439$new_n303_ ZN=$abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1029$2655
.subckt NOR3_X1 A1=$abc$31439$warp_select A2=$abc$31439$new_n297_ A3=$abc$31439$new_n303_ ZN=$abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1008$2697
.subckt NOR3_X1 A1=$abc$31439$new_n288_ A2=$abc$31439$new_n297_ A3=$abc$31439$new_n303_ ZN=$abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1029$2702
.subckt AOI21_X1 A=$abc$31439$thread_count_1[2] B1=$abc$31439$thread_count_1[1] B2=$abc$31439$thread_count_1[0] ZN=$abc$31439$new_n308_
.subckt INV_X1 A=$abc$31439$new_n308_ ZN=$abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7217
.subckt NOR3_X1 A1=$abc$31439$warp_select A2=$abc$31439$new_n303_ A3=$abc$31439$new_n308_ ZN=$abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1008$2744
.subckt NOR3_X1 A1=$abc$31439$new_n288_ A2=$abc$31439$new_n303_ A3=$abc$31439$new_n308_ ZN=$abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1029$2749
.subckt NOR3_X1 A1=$abc$31439$warp_select A2=$abc$31439$new_n290_ A3=$abc$31439$new_n303_ ZN=$abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1008$2791
.subckt NOR3_X1 A1=$abc$31439$new_n288_ A2=$abc$31439$new_n290_ A3=$abc$31439$new_n303_ ZN=$abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1029$2796
.subckt MUX2_X1 A=$abc$31439$reset_1 B=$abc$31439$reset_2 S=$abc$31439$warp_select Z=$abc$31439$reset
.subckt MUX2_X1 A=$abc$31439$thread_count_1[2] B=$abc$31439$thread_count_2[2] S=$abc$31439$warp_select Z=$abc$31439$thread_count[2]
.subckt MUX2_X1 A=$abc$31439$fetcher_state_1[0] B=$abc$31439$fetcher_state_2[0] S=$abc$31439$warp_select Z=$abc$31439$fetcher_state[0]
.subckt MUX2_X1 A=$abc$31439$fetcher_state_1[1] B=$abc$31439$fetcher_state_2[1] S=$abc$31439$warp_select Z=$abc$31439$fetcher_state[1]
.subckt MUX2_X1 A=$abc$31439$fetcher_state_1[2] B=$abc$31439$fetcher_state_2[2] S=$abc$31439$warp_select Z=$abc$31439$fetcher_state[2]
.subckt MUX2_X1 A=$abc$31439$instruction_1[0] B=$abc$31439$instruction_2[0] S=$abc$31439$warp_select Z=$abc$31439$instruction[0]
.subckt MUX2_X1 A=$abc$31439$instruction_1[1] B=$abc$31439$instruction_2[1] S=$abc$31439$warp_select Z=$abc$31439$instruction[1]
.subckt MUX2_X1 A=$abc$31439$instruction_1[2] B=$abc$31439$instruction_2[2] S=$abc$31439$warp_select Z=$abc$31439$instruction[2]
.subckt MUX2_X1 A=$abc$31439$instruction_1[3] B=$abc$31439$instruction_2[3] S=$abc$31439$warp_select Z=$abc$31439$instruction[3]
.subckt MUX2_X1 A=$abc$31439$instruction_1[4] B=$abc$31439$instruction_2[4] S=$abc$31439$warp_select Z=$abc$31439$instruction[4]
.subckt MUX2_X1 A=$abc$31439$instruction_1[5] B=$abc$31439$instruction_2[5] S=$abc$31439$warp_select Z=$abc$31439$instruction[5]
.subckt MUX2_X1 A=$abc$31439$instruction_1[6] B=$abc$31439$instruction_2[6] S=$abc$31439$warp_select Z=$abc$31439$instruction[6]
.subckt MUX2_X1 A=$abc$31439$instruction_1[7] B=$abc$31439$instruction_2[7] S=$abc$31439$warp_select Z=$abc$31439$instruction[7]
.subckt MUX2_X1 A=$abc$31439$instruction_1[8] B=$abc$31439$instruction_2[8] S=$abc$31439$warp_select Z=$abc$31439$instruction[8]
.subckt MUX2_X1 A=$abc$31439$instruction_1[9] B=$abc$31439$instruction_2[9] S=$abc$31439$warp_select Z=$abc$31439$instruction[9]
.subckt MUX2_X1 A=$abc$31439$instruction_1[10] B=$abc$31439$instruction_2[10] S=$abc$31439$warp_select Z=$abc$31439$instruction[10]
.subckt MUX2_X1 A=$abc$31439$instruction_1[11] B=$abc$31439$instruction_2[11] S=$abc$31439$warp_select Z=$abc$31439$instruction[11]
.subckt MUX2_X1 A=$abc$31439$instruction_1[12] B=$abc$31439$instruction_2[12] S=$abc$31439$warp_select Z=$abc$31439$instruction[12]
.subckt MUX2_X1 A=$abc$31439$instruction_1[13] B=$abc$31439$instruction_2[13] S=$abc$31439$warp_select Z=$abc$31439$instruction[13]
.subckt MUX2_X1 A=$abc$31439$instruction_1[14] B=$abc$31439$instruction_2[14] S=$abc$31439$warp_select Z=$abc$31439$instruction[14]
.subckt MUX2_X1 A=$abc$31439$instruction_1[15] B=$abc$31439$instruction_2[15] S=$abc$31439$warp_select Z=$abc$31439$instruction[15]
.subckt MUX2_X1 A=$abc$31439$rs_1[0][0] B=$abc$31439$rs_2[0][0] S=$abc$31439$warp_select Z=$abc$31439$rs[0][0]
.subckt MUX2_X1 A=$abc$31439$rs_1[0][1] B=$abc$31439$rs_2[0][1] S=$abc$31439$warp_select Z=$abc$31439$rs[0][1]
.subckt MUX2_X1 A=$abc$31439$rs_1[0][2] B=$abc$31439$rs_2[0][2] S=$abc$31439$warp_select Z=$abc$31439$rs[0][2]
.subckt MUX2_X1 A=$abc$31439$rs_1[0][3] B=$abc$31439$rs_2[0][3] S=$abc$31439$warp_select Z=$abc$31439$rs[0][3]
.subckt MUX2_X1 A=$abc$31439$rs_1[0][4] B=$abc$31439$rs_2[0][4] S=$abc$31439$warp_select Z=$abc$31439$rs[0][4]
.subckt MUX2_X1 A=$abc$31439$rs_1[0][5] B=$abc$31439$rs_2[0][5] S=$abc$31439$warp_select Z=$abc$31439$rs[0][5]
.subckt MUX2_X1 A=$abc$31439$rs_1[0][6] B=$abc$31439$rs_2[0][6] S=$abc$31439$warp_select Z=$abc$31439$rs[0][6]
.subckt MUX2_X1 A=$abc$31439$rs_1[0][7] B=$abc$31439$rs_2[0][7] S=$abc$31439$warp_select Z=$abc$31439$rs[0][7]
.subckt MUX2_X1 A=$abc$31439$rt_1[0][0] B=$abc$31439$rt_2[0][0] S=$abc$31439$warp_select Z=$abc$31439$rt[0][0]
.subckt MUX2_X1 A=$abc$31439$rt_1[0][1] B=$abc$31439$rt_2[0][1] S=$abc$31439$warp_select Z=$abc$31439$rt[0][1]
.subckt MUX2_X1 A=$abc$31439$rt_1[0][2] B=$abc$31439$rt_2[0][2] S=$abc$31439$warp_select Z=$abc$31439$rt[0][2]
.subckt MUX2_X1 A=$abc$31439$rt_1[0][3] B=$abc$31439$rt_2[0][3] S=$abc$31439$warp_select Z=$abc$31439$rt[0][3]
.subckt MUX2_X1 A=$abc$31439$rt_1[0][4] B=$abc$31439$rt_2[0][4] S=$abc$31439$warp_select Z=$abc$31439$rt[0][4]
.subckt MUX2_X1 A=$abc$31439$rt_1[0][5] B=$abc$31439$rt_2[0][5] S=$abc$31439$warp_select Z=$abc$31439$rt[0][5]
.subckt MUX2_X1 A=$abc$31439$rt_1[0][6] B=$abc$31439$rt_2[0][6] S=$abc$31439$warp_select Z=$abc$31439$rt[0][6]
.subckt MUX2_X1 A=$abc$31439$rt_1[0][7] B=$abc$31439$rt_2[0][7] S=$abc$31439$warp_select Z=$abc$31439$rt[0][7]
.subckt MUX2_X1 A=$abc$31439$rs_1[1][0] B=$abc$31439$rs_2[1][0] S=$abc$31439$warp_select Z=$abc$31439$rs[1][0]
.subckt MUX2_X1 A=$abc$31439$rs_1[1][1] B=$abc$31439$rs_2[1][1] S=$abc$31439$warp_select Z=$abc$31439$rs[1][1]
.subckt MUX2_X1 A=$abc$31439$rs_1[1][2] B=$abc$31439$rs_2[1][2] S=$abc$31439$warp_select Z=$abc$31439$rs[1][2]
.subckt MUX2_X1 A=$abc$31439$rs_1[1][3] B=$abc$31439$rs_2[1][3] S=$abc$31439$warp_select Z=$abc$31439$rs[1][3]
.subckt MUX2_X1 A=$abc$31439$rs_1[1][4] B=$abc$31439$rs_2[1][4] S=$abc$31439$warp_select Z=$abc$31439$rs[1][4]
.subckt MUX2_X1 A=$abc$31439$rs_1[1][5] B=$abc$31439$rs_2[1][5] S=$abc$31439$warp_select Z=$abc$31439$rs[1][5]
.subckt MUX2_X1 A=$abc$31439$rs_1[1][6] B=$abc$31439$rs_2[1][6] S=$abc$31439$warp_select Z=$abc$31439$rs[1][6]
.subckt MUX2_X1 A=$abc$31439$rs_1[1][7] B=$abc$31439$rs_2[1][7] S=$abc$31439$warp_select Z=$abc$31439$rs[1][7]
.subckt MUX2_X1 A=$abc$31439$rt_1[1][0] B=$abc$31439$rt_2[1][0] S=$abc$31439$warp_select Z=$abc$31439$rt[1][0]
.subckt MUX2_X1 A=$abc$31439$rt_1[1][1] B=$abc$31439$rt_2[1][1] S=$abc$31439$warp_select Z=$abc$31439$rt[1][1]
.subckt MUX2_X1 A=$abc$31439$rt_1[1][2] B=$abc$31439$rt_2[1][2] S=$abc$31439$warp_select Z=$abc$31439$rt[1][2]
.subckt MUX2_X1 A=$abc$31439$rt_1[1][3] B=$abc$31439$rt_2[1][3] S=$abc$31439$warp_select Z=$abc$31439$rt[1][3]
.subckt MUX2_X1 A=$abc$31439$rt_1[1][4] B=$abc$31439$rt_2[1][4] S=$abc$31439$warp_select Z=$abc$31439$rt[1][4]
.subckt MUX2_X1 A=$abc$31439$rt_1[1][5] B=$abc$31439$rt_2[1][5] S=$abc$31439$warp_select Z=$abc$31439$rt[1][5]
.subckt MUX2_X1 A=$abc$31439$rt_1[1][6] B=$abc$31439$rt_2[1][6] S=$abc$31439$warp_select Z=$abc$31439$rt[1][6]
.subckt MUX2_X1 A=$abc$31439$rt_1[1][7] B=$abc$31439$rt_2[1][7] S=$abc$31439$warp_select Z=$abc$31439$rt[1][7]
.subckt MUX2_X1 A=$abc$31439$rs_1[2][0] B=$abc$31439$rs_2[2][0] S=$abc$31439$warp_select Z=$abc$31439$rs[2][0]
.subckt MUX2_X1 A=$abc$31439$rs_1[2][1] B=$abc$31439$rs_2[2][1] S=$abc$31439$warp_select Z=$abc$31439$rs[2][1]
.subckt MUX2_X1 A=$abc$31439$rs_1[2][2] B=$abc$31439$rs_2[2][2] S=$abc$31439$warp_select Z=$abc$31439$rs[2][2]
.subckt MUX2_X1 A=$abc$31439$rs_1[2][3] B=$abc$31439$rs_2[2][3] S=$abc$31439$warp_select Z=$abc$31439$rs[2][3]
.subckt MUX2_X1 A=$abc$31439$rs_1[2][4] B=$abc$31439$rs_2[2][4] S=$abc$31439$warp_select Z=$abc$31439$rs[2][4]
.subckt MUX2_X1 A=$abc$31439$rs_1[2][5] B=$abc$31439$rs_2[2][5] S=$abc$31439$warp_select Z=$abc$31439$rs[2][5]
.subckt MUX2_X1 A=$abc$31439$rs_1[2][6] B=$abc$31439$rs_2[2][6] S=$abc$31439$warp_select Z=$abc$31439$rs[2][6]
.subckt MUX2_X1 A=$abc$31439$rs_1[2][7] B=$abc$31439$rs_2[2][7] S=$abc$31439$warp_select Z=$abc$31439$rs[2][7]
.subckt MUX2_X1 A=$abc$31439$rt_1[2][0] B=$abc$31439$rt_2[2][0] S=$abc$31439$warp_select Z=$abc$31439$rt[2][0]
.subckt MUX2_X1 A=$abc$31439$rt_1[2][1] B=$abc$31439$rt_2[2][1] S=$abc$31439$warp_select Z=$abc$31439$rt[2][1]
.subckt MUX2_X1 A=$abc$31439$rt_1[2][2] B=$abc$31439$rt_2[2][2] S=$abc$31439$warp_select Z=$abc$31439$rt[2][2]
.subckt MUX2_X1 A=$abc$31439$rt_1[2][3] B=$abc$31439$rt_2[2][3] S=$abc$31439$warp_select Z=$abc$31439$rt[2][3]
.subckt MUX2_X1 A=$abc$31439$rt_1[2][4] B=$abc$31439$rt_2[2][4] S=$abc$31439$warp_select Z=$abc$31439$rt[2][4]
.subckt MUX2_X1 A=$abc$31439$rt_1[2][5] B=$abc$31439$rt_2[2][5] S=$abc$31439$warp_select Z=$abc$31439$rt[2][5]
.subckt MUX2_X1 A=$abc$31439$rt_1[2][6] B=$abc$31439$rt_2[2][6] S=$abc$31439$warp_select Z=$abc$31439$rt[2][6]
.subckt MUX2_X1 A=$abc$31439$rt_1[2][7] B=$abc$31439$rt_2[2][7] S=$abc$31439$warp_select Z=$abc$31439$rt[2][7]
.subckt MUX2_X1 A=$abc$31439$rs_1[3][0] B=$abc$31439$rs_2[3][0] S=$abc$31439$warp_select Z=$abc$31439$rs[3][0]
.subckt MUX2_X1 A=$abc$31439$rs_1[3][1] B=$abc$31439$rs_2[3][1] S=$abc$31439$warp_select Z=$abc$31439$rs[3][1]
.subckt MUX2_X1 A=$abc$31439$rs_1[3][2] B=$abc$31439$rs_2[3][2] S=$abc$31439$warp_select Z=$abc$31439$rs[3][2]
.subckt MUX2_X1 A=$abc$31439$rs_1[3][3] B=$abc$31439$rs_2[3][3] S=$abc$31439$warp_select Z=$abc$31439$rs[3][3]
.subckt MUX2_X1 A=$abc$31439$rs_1[3][4] B=$abc$31439$rs_2[3][4] S=$abc$31439$warp_select Z=$abc$31439$rs[3][4]
.subckt MUX2_X1 A=$abc$31439$rs_1[3][5] B=$abc$31439$rs_2[3][5] S=$abc$31439$warp_select Z=$abc$31439$rs[3][5]
.subckt MUX2_X1 A=$abc$31439$rs_1[3][6] B=$abc$31439$rs_2[3][6] S=$abc$31439$warp_select Z=$abc$31439$rs[3][6]
.subckt MUX2_X1 A=$abc$31439$rs_1[3][7] B=$abc$31439$rs_2[3][7] S=$abc$31439$warp_select Z=$abc$31439$rs[3][7]
.subckt MUX2_X1 A=$abc$31439$rt_1[3][0] B=$abc$31439$rt_2[3][0] S=$abc$31439$warp_select Z=$abc$31439$rt[3][0]
.subckt MUX2_X1 A=$abc$31439$rt_1[3][1] B=$abc$31439$rt_2[3][1] S=$abc$31439$warp_select Z=$abc$31439$rt[3][1]
.subckt MUX2_X1 A=$abc$31439$rt_1[3][2] B=$abc$31439$rt_2[3][2] S=$abc$31439$warp_select Z=$abc$31439$rt[3][2]
.subckt MUX2_X1 A=$abc$31439$rt_1[3][3] B=$abc$31439$rt_2[3][3] S=$abc$31439$warp_select Z=$abc$31439$rt[3][3]
.subckt MUX2_X1 A=$abc$31439$rt_1[3][4] B=$abc$31439$rt_2[3][4] S=$abc$31439$warp_select Z=$abc$31439$rt[3][4]
.subckt MUX2_X1 A=$abc$31439$rt_1[3][5] B=$abc$31439$rt_2[3][5] S=$abc$31439$warp_select Z=$abc$31439$rt[3][5]
.subckt MUX2_X1 A=$abc$31439$rt_1[3][6] B=$abc$31439$rt_2[3][6] S=$abc$31439$warp_select Z=$abc$31439$rt[3][6]
.subckt MUX2_X1 A=$abc$31439$rt_1[3][7] B=$abc$31439$rt_2[3][7] S=$abc$31439$warp_select Z=$abc$31439$rt[3][7]
.subckt OR2_X1 A1=$abc$31439$thread_count_2[2] A2=$abc$31439$thread_count_2[1] ZN=$abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7182
.subckt AOI21_X1 A=$abc$31439$thread_count_2[2] B1=$abc$31439$thread_count_2[1] B2=$abc$31439$thread_count_2[0] ZN=$abc$31439$new_n400_
.subckt INV_X1 A=$abc$31439$new_n400_ ZN=$abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7177
.subckt OR2_X1 A1=$abc$31439$thread_count_2[0] A2=$abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7182 ZN=$abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7187
.subckt MUX2_X1 A=$abc$31439$thread_count_1[1] B=$abc$31439$thread_count_2[1] S=$abc$31439$warp_select Z=$abc$31439$new_n403_
.subckt OR2_X1 A1=$abc$31439$thread_count[2] A2=$abc$31439$new_n403_ ZN=$abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7202
.subckt MUX2_X1 A=$abc$31439$thread_count_1[0] B=$abc$31439$thread_count_2[0] S=$abc$31439$warp_select Z=$abc$31439$new_n405_
.subckt AOI21_X1 A=$abc$31439$thread_count[2] B1=$abc$31439$new_n403_ B2=$abc$31439$new_n405_ ZN=$abc$31439$new_n406_
.subckt INV_X1 A=$abc$31439$new_n406_ ZN=$abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7197
.subckt OR2_X1 A1=$abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7202 A2=$abc$31439$new_n405_ ZN=$abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7207
.subckt decoder clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_alu_arithmetic_mux[0]=decoded_alu_arithmetic_mux[0] decoded_alu_arithmetic_mux[1]=decoded_alu_arithmetic_mux[1] decoded_alu_output_mux=decoded_alu_output_mux decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_mem_read_enable=decoded_mem_read_enable decoded_mem_write_enable=decoded_mem_write_enable decoded_nzp[0]=decoded_nzp[0] decoded_nzp[1]=decoded_nzp[1] decoded_nzp[2]=decoded_nzp[2] decoded_nzp_write_enable=decoded_nzp_write_enable decoded_pc_mux=decoded_pc_mux decoded_rd_address[0]=decoded_rd_address[0] decoded_rd_address[1]=decoded_rd_address[1] decoded_rd_address[2]=decoded_rd_address[2] decoded_rd_address[3]=decoded_rd_address[3] decoded_reg_input_mux[0]=decoded_reg_input_mux[0] decoded_reg_input_mux[1]=decoded_reg_input_mux[1] decoded_reg_write_enable=decoded_reg_write_enable decoded_ret=decoded_ret decoded_rs_address[0]=decoded_rs_address[0] decoded_rs_address[1]=decoded_rs_address[1] decoded_rs_address[2]=decoded_rs_address[2] decoded_rs_address[3]=decoded_rs_address[3] decoded_rt_address[0]=decoded_rt_address[0] decoded_rt_address[1]=decoded_rt_address[1] decoded_rt_address[2]=decoded_rt_address[2] decoded_rt_address[3]=decoded_rt_address[3] instruction[0]=instruction[0] instruction[1]=instruction[1] instruction[2]=instruction[2] instruction[3]=instruction[3] instruction[4]=instruction[4] instruction[5]=instruction[5] instruction[6]=instruction[6] instruction[7]=instruction[7] instruction[8]=instruction[8] instruction[9]=instruction[9] instruction[10]=instruction[10] instruction[11]=instruction[11] instruction[12]=instruction[12] instruction[13]=instruction[13] instruction[14]=instruction[14] instruction[15]=instruction[15] reset=reset
.subckt $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher clk=clk core_state[0]=core_state_1[0] core_state[1]=core_state_1[1] core_state[2]=core_state_1[2] current_pc[0]=current_pc_1[0] current_pc[1]=current_pc_1[1] current_pc[2]=current_pc_1[2] current_pc[3]=current_pc_1[3] current_pc[4]=current_pc_1[4] current_pc[5]=current_pc_1[5] current_pc[6]=current_pc_1[6] current_pc[7]=current_pc_1[7] fetcher_state[0]=fetcher_state_1[0] fetcher_state[1]=fetcher_state_1[1] fetcher_state[2]=fetcher_state_1[2] instruction[0]=instruction_1[0] instruction[1]=instruction_1[1] instruction[2]=instruction_1[2] instruction[3]=instruction_1[3] instruction[4]=instruction_1[4] instruction[5]=instruction_1[5] instruction[6]=instruction_1[6] instruction[7]=instruction_1[7] instruction[8]=instruction_1[8] instruction[9]=instruction_1[9] instruction[10]=instruction_1[10] instruction[11]=instruction_1[11] instruction[12]=instruction_1[12] instruction[13]=instruction_1[13] instruction[14]=instruction_1[14] instruction[15]=instruction_1[15] mem_read_address[0]=program_mem_1_read_address[0] mem_read_address[1]=program_mem_1_read_address[1] mem_read_address[2]=program_mem_1_read_address[2] mem_read_address[3]=program_mem_1_read_address[3] mem_read_address[4]=program_mem_1_read_address[4] mem_read_address[5]=program_mem_1_read_address[5] mem_read_address[6]=program_mem_1_read_address[6] mem_read_address[7]=program_mem_1_read_address[7] mem_read_data[0]=program_mem_1_read_data[0] mem_read_data[1]=program_mem_1_read_data[1] mem_read_data[2]=program_mem_1_read_data[2] mem_read_data[3]=program_mem_1_read_data[3] mem_read_data[4]=program_mem_1_read_data[4] mem_read_data[5]=program_mem_1_read_data[5] mem_read_data[6]=program_mem_1_read_data[6] mem_read_data[7]=program_mem_1_read_data[7] mem_read_data[8]=program_mem_1_read_data[8] mem_read_data[9]=program_mem_1_read_data[9] mem_read_data[10]=program_mem_1_read_data[10] mem_read_data[11]=program_mem_1_read_data[11] mem_read_data[12]=program_mem_1_read_data[12] mem_read_data[13]=program_mem_1_read_data[13] mem_read_data[14]=program_mem_1_read_data[14] mem_read_data[15]=program_mem_1_read_data[15] mem_read_ready=program_mem_1_read_ready mem_read_valid=program_mem_1_read_valid reset=reset_1
.subckt $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher clk=clk core_state[0]=core_state_2[0] core_state[1]=core_state_2[1] core_state[2]=core_state_2[2] current_pc[0]=current_pc_2[0] current_pc[1]=current_pc_2[1] current_pc[2]=current_pc_2[2] current_pc[3]=current_pc_2[3] current_pc[4]=current_pc_2[4] current_pc[5]=current_pc_2[5] current_pc[6]=current_pc_2[6] current_pc[7]=current_pc_2[7] fetcher_state[0]=fetcher_state_2[0] fetcher_state[1]=fetcher_state_2[1] fetcher_state[2]=fetcher_state_2[2] instruction[0]=instruction_2[0] instruction[1]=instruction_2[1] instruction[2]=instruction_2[2] instruction[3]=instruction_2[3] instruction[4]=instruction_2[4] instruction[5]=instruction_2[5] instruction[6]=instruction_2[6] instruction[7]=instruction_2[7] instruction[8]=instruction_2[8] instruction[9]=instruction_2[9] instruction[10]=instruction_2[10] instruction[11]=instruction_2[11] instruction[12]=instruction_2[12] instruction[13]=instruction_2[13] instruction[14]=instruction_2[14] instruction[15]=instruction_2[15] mem_read_address[0]=program_mem_2_read_address[0] mem_read_address[1]=program_mem_2_read_address[1] mem_read_address[2]=program_mem_2_read_address[2] mem_read_address[3]=program_mem_2_read_address[3] mem_read_address[4]=program_mem_2_read_address[4] mem_read_address[5]=program_mem_2_read_address[5] mem_read_address[6]=program_mem_2_read_address[6] mem_read_address[7]=program_mem_2_read_address[7] mem_read_data[0]=program_mem_2_read_data[0] mem_read_data[1]=program_mem_2_read_data[1] mem_read_data[2]=program_mem_2_read_data[2] mem_read_data[3]=program_mem_2_read_data[3] mem_read_data[4]=program_mem_2_read_data[4] mem_read_data[5]=program_mem_2_read_data[5] mem_read_data[6]=program_mem_2_read_data[6] mem_read_data[7]=program_mem_2_read_data[7] mem_read_data[8]=program_mem_2_read_data[8] mem_read_data[9]=program_mem_2_read_data[9] mem_read_data[10]=program_mem_2_read_data[10] mem_read_data[11]=program_mem_2_read_data[11] mem_read_data[12]=program_mem_2_read_data[12] mem_read_data[13]=program_mem_2_read_data[13] mem_read_data[14]=program_mem_2_read_data[14] mem_read_data[15]=program_mem_2_read_data[15] mem_read_ready=program_mem_2_read_ready mem_read_valid=program_mem_2_read_valid reset=reset_2
.subckt $paramod\scheduler\THREADS_PER_BLOCK?s32'00000000000000000000000000000100 clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] core_state_1[0]=core_state_1[0] core_state_1[1]=core_state_1[1] core_state_1[2]=core_state_1[2] core_state_2[0]=core_state_2[0] core_state_2[1]=core_state_2[1] core_state_2[2]=core_state_2[2] current_pc[0]=current_pc[0] current_pc[1]=current_pc[1] current_pc[2]=current_pc[2] current_pc[3]=current_pc[3] current_pc[4]=current_pc[4] current_pc[5]=current_pc[5] current_pc[6]=current_pc[6] current_pc[7]=current_pc[7] current_pc_1[0]=current_pc_1[0] current_pc_1[1]=current_pc_1[1] current_pc_1[2]=current_pc_1[2] current_pc_1[3]=current_pc_1[3] current_pc_1[4]=current_pc_1[4] current_pc_1[5]=current_pc_1[5] current_pc_1[6]=current_pc_1[6] current_pc_1[7]=current_pc_1[7] current_pc_2[0]=current_pc_2[0] current_pc_2[1]=current_pc_2[1] current_pc_2[2]=current_pc_2[2] current_pc_2[3]=current_pc_2[3] current_pc_2[4]=current_pc_2[4] current_pc_2[5]=current_pc_2[5] current_pc_2[6]=current_pc_2[6] current_pc_2[7]=current_pc_2[7] decoded_mem_read_enable=decoded_mem_read_enable decoded_mem_write_enable=decoded_mem_write_enable decoded_ret=decoded_ret done[0]=done_1 done[1]=done_2 fetcher_state[0]=fetcher_state[0] fetcher_state[1]=fetcher_state[1] fetcher_state[2]=fetcher_state[2] lsu_state_1[0]=lsu_state_1[0] lsu_state_1[1]=lsu_state_1[1] lsu_state_1[2]=lsu_state_1[2] lsu_state_1[3]=lsu_state_1[3] lsu_state_1[4]=lsu_state_1[4] lsu_state_1[5]=lsu_state_1[5] lsu_state_1[6]=lsu_state_1[6] lsu_state_1[7]=lsu_state_1[7] lsu_state_2[0]=lsu_state_2[0] lsu_state_2[1]=lsu_state_2[1] lsu_state_2[2]=lsu_state_2[2] lsu_state_2[3]=lsu_state_2[3] lsu_state_2[4]=lsu_state_2[4] lsu_state_2[5]=lsu_state_2[5] lsu_state_2[6]=lsu_state_2[6] lsu_state_2[7]=lsu_state_2[7] next_pc[0]=next_pc[0] next_pc[1]=next_pc[1] next_pc[2]=next_pc[2] next_pc[3]=next_pc[3] next_pc[4]=next_pc[4] next_pc[5]=next_pc[5] next_pc[6]=next_pc[6] next_pc[7]=next_pc[7] next_pc[8]=next_pc[8] next_pc[9]=next_pc[9] next_pc[10]=next_pc[10] next_pc[11]=next_pc[11] next_pc[12]=next_pc[12] next_pc[13]=next_pc[13] next_pc[14]=next_pc[14] next_pc[15]=next_pc[15] next_pc[16]=next_pc[16] next_pc[17]=next_pc[17] next_pc[18]=next_pc[18] next_pc[19]=next_pc[19] next_pc[20]=next_pc[20] next_pc[21]=next_pc[21] next_pc[22]=next_pc[22] next_pc[23]=next_pc[23] next_pc[24]=next_pc[24] next_pc[25]=next_pc[25] next_pc[26]=next_pc[26] next_pc[27]=next_pc[27] next_pc[28]=next_pc[28] next_pc[29]=next_pc[29] next_pc[30]=next_pc[30] next_pc[31]=next_pc[31] reset=reset start[0]=start_1 start[1]=start_2 warp_select=warp_select
.subckt alu alu_out[0]=alu_out[0][0] alu_out[1]=alu_out[0][1] alu_out[2]=alu_out[0][2] alu_out[3]=alu_out[0][3] alu_out[4]=alu_out[0][4] alu_out[5]=alu_out[0][5] alu_out[6]=alu_out[0][6] alu_out[7]=alu_out[0][7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_alu_arithmetic_mux[0]=decoded_alu_arithmetic_mux[0] decoded_alu_arithmetic_mux[1]=decoded_alu_arithmetic_mux[1] decoded_alu_output_mux=decoded_alu_output_mux enable=$abc$23443$auto$rtlil.cc:2485:Not$7207 reset=reset rs[0]=rs[0][0] rs[1]=rs[0][1] rs[2]=rs[0][2] rs[3]=rs[0][3] rs[4]=rs[0][4] rs[5]=rs[0][5] rs[6]=rs[0][6] rs[7]=rs[0][7] rt[0]=rt[0][0] rt[1]=rt[0][1] rt[2]=rt[0][2] rt[3]=rt[0][3] rt[4]=rt[0][4] rt[5]=rt[0][5] rt[6]=rt[0][6] rt[7]=rt[0][7]
.subckt lsu clk=clk core_state[0]=core_state_1[0] core_state[1]=core_state_1[1] core_state[2]=core_state_1[2] decoded_mem_read_enable=$abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:964$2621 decoded_mem_write_enable=$abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:964$2622 enable=$abc$23443$auto$rtlil.cc:2485:Not$7227 lsu_out[0]=lsu_out_1[0][0] lsu_out[1]=lsu_out_1[0][1] lsu_out[2]=lsu_out_1[0][2] lsu_out[3]=lsu_out_1[0][3] lsu_out[4]=lsu_out_1[0][4] lsu_out[5]=lsu_out_1[0][5] lsu_out[6]=lsu_out_1[0][6] lsu_out[7]=lsu_out_1[0][7] lsu_state[0]=lsu_state_1[0] lsu_state[1]=lsu_state_1[1] mem_read_address[0]=data_mem_1_read_address[0] mem_read_address[1]=data_mem_1_read_address[1] mem_read_address[2]=data_mem_1_read_address[2] mem_read_address[3]=data_mem_1_read_address[3] mem_read_address[4]=data_mem_1_read_address[4] mem_read_address[5]=data_mem_1_read_address[5] mem_read_address[6]=data_mem_1_read_address[6] mem_read_address[7]=data_mem_1_read_address[7] mem_read_data[0]=data_mem_1_read_data[0] mem_read_data[1]=data_mem_1_read_data[1] mem_read_data[2]=data_mem_1_read_data[2] mem_read_data[3]=data_mem_1_read_data[3] mem_read_data[4]=data_mem_1_read_data[4] mem_read_data[5]=data_mem_1_read_data[5] mem_read_data[6]=data_mem_1_read_data[6] mem_read_data[7]=data_mem_1_read_data[7] mem_read_ready=data_mem_1_read_ready[0] mem_read_valid=data_mem_1_read_valid[0] mem_write_address[0]=data_mem_1_write_address[0] mem_write_address[1]=data_mem_1_write_address[1] mem_write_address[2]=data_mem_1_write_address[2] mem_write_address[3]=data_mem_1_write_address[3] mem_write_address[4]=data_mem_1_write_address[4] mem_write_address[5]=data_mem_1_write_address[5] mem_write_address[6]=data_mem_1_write_address[6] mem_write_address[7]=data_mem_1_write_address[7] mem_write_data[0]=data_mem_1_write_data[0] mem_write_data[1]=data_mem_1_write_data[1] mem_write_data[2]=data_mem_1_write_data[2] mem_write_data[3]=data_mem_1_write_data[3] mem_write_data[4]=data_mem_1_write_data[4] mem_write_data[5]=data_mem_1_write_data[5] mem_write_data[6]=data_mem_1_write_data[6] mem_write_data[7]=data_mem_1_write_data[7] mem_write_ready=data_mem_1_write_ready[0] mem_write_valid=data_mem_1_write_valid[0] reset=reset_1 rs[0]=rs_1[0][0] rs[1]=rs_1[0][1] rs[2]=rs_1[0][2] rs[3]=rs_1[0][3] rs[4]=rs_1[0][4] rs[5]=rs_1[0][5] rs[6]=rs_1[0][6] rs[7]=rs_1[0][7] rt[0]=rt_1[0][0] rt[1]=rt_1[0][1] rt[2]=rt_1[0][2] rt[3]=rt_1[0][3] rt[4]=rt_1[0][4] rt[5]=rt_1[0][5] rt[6]=rt_1[0][6] rt[7]=rt_1[0][7]
.subckt lsu clk=clk core_state[0]=core_state_2[0] core_state[1]=core_state_2[1] core_state[2]=core_state_2[2] decoded_mem_read_enable=$abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:984$2636 decoded_mem_write_enable=$abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:984$2637 enable=$abc$23443$auto$rtlil.cc:2485:Not$7187 lsu_out[0]=lsu_out_2[0][0] lsu_out[1]=lsu_out_2[0][1] lsu_out[2]=lsu_out_2[0][2] lsu_out[3]=lsu_out_2[0][3] lsu_out[4]=lsu_out_2[0][4] lsu_out[5]=lsu_out_2[0][5] lsu_out[6]=lsu_out_2[0][6] lsu_out[7]=lsu_out_2[0][7] lsu_state[0]=lsu_state_2[0] lsu_state[1]=lsu_state_2[1] mem_read_address[0]=data_mem_2_read_address[0] mem_read_address[1]=data_mem_2_read_address[1] mem_read_address[2]=data_mem_2_read_address[2] mem_read_address[3]=data_mem_2_read_address[3] mem_read_address[4]=data_mem_2_read_address[4] mem_read_address[5]=data_mem_2_read_address[5] mem_read_address[6]=data_mem_2_read_address[6] mem_read_address[7]=data_mem_2_read_address[7] mem_read_data[0]=data_mem_2_read_data[0] mem_read_data[1]=data_mem_2_read_data[1] mem_read_data[2]=data_mem_2_read_data[2] mem_read_data[3]=data_mem_2_read_data[3] mem_read_data[4]=data_mem_2_read_data[4] mem_read_data[5]=data_mem_2_read_data[5] mem_read_data[6]=data_mem_2_read_data[6] mem_read_data[7]=data_mem_2_read_data[7] mem_read_ready=data_mem_2_read_ready[0] mem_read_valid=data_mem_2_read_valid[0] mem_write_address[0]=data_mem_2_write_address[0] mem_write_address[1]=data_mem_2_write_address[1] mem_write_address[2]=data_mem_2_write_address[2] mem_write_address[3]=data_mem_2_write_address[3] mem_write_address[4]=data_mem_2_write_address[4] mem_write_address[5]=data_mem_2_write_address[5] mem_write_address[6]=data_mem_2_write_address[6] mem_write_address[7]=data_mem_2_write_address[7] mem_write_data[0]=data_mem_2_write_data[0] mem_write_data[1]=data_mem_2_write_data[1] mem_write_data[2]=data_mem_2_write_data[2] mem_write_data[3]=data_mem_2_write_data[3] mem_write_data[4]=data_mem_2_write_data[4] mem_write_data[5]=data_mem_2_write_data[5] mem_write_data[6]=data_mem_2_write_data[6] mem_write_data[7]=data_mem_2_write_data[7] mem_write_ready=data_mem_2_write_ready[0] mem_write_valid=data_mem_2_write_valid[0] reset=reset_2 rs[0]=rs_2[0][0] rs[1]=rs_2[0][1] rs[2]=rs_2[0][2] rs[3]=rs_2[0][3] rs[4]=rs_2[0][4] rs[5]=rs_2[0][5] rs[6]=rs_2[0][6] rs[7]=rs_2[0][7] rt[0]=rt_2[0][0] rt[1]=rt_2[0][1] rt[2]=rt_2[0][2] rt[3]=rt_2[0][3] rt[4]=rt_2[0][4] rt[5]=rt_2[0][5] rt[6]=rt_2[0][6] rt[7]=rt_2[0][7]
.subckt $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc alu_out[0]=alu_out[0][0] alu_out[1]=alu_out[0][1] alu_out[2]=alu_out[0][2] alu_out[3]=alu_out[0][3] alu_out[4]=alu_out[0][4] alu_out[5]=alu_out[0][5] alu_out[6]=alu_out[0][6] alu_out[7]=alu_out[0][7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] current_pc[0]=current_pc[0] current_pc[1]=current_pc[1] current_pc[2]=current_pc[2] current_pc[3]=current_pc[3] current_pc[4]=current_pc[4] current_pc[5]=current_pc[5] current_pc[6]=current_pc[6] current_pc[7]=current_pc[7] decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_nzp[0]=decoded_nzp[0] decoded_nzp[1]=decoded_nzp[1] decoded_nzp[2]=decoded_nzp[2] decoded_nzp_write_enable=decoded_nzp_write_enable decoded_pc_mux=decoded_pc_mux enable=$abc$23443$auto$rtlil.cc:2485:Not$7207 next_pc[0]=next_pc[0] next_pc[1]=next_pc[1] next_pc[2]=next_pc[2] next_pc[3]=next_pc[3] next_pc[4]=next_pc[4] next_pc[5]=next_pc[5] next_pc[6]=next_pc[6] next_pc[7]=next_pc[7] reset=reset
.subckt $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers alu_out[0]=alu_out[0][0] alu_out[1]=alu_out[0][1] alu_out[2]=alu_out[0][2] alu_out[3]=alu_out[0][3] alu_out[4]=alu_out[0][4] alu_out[5]=alu_out[0][5] alu_out[6]=alu_out[0][6] alu_out[7]=alu_out[0][7] block_id[0]=block_id_1[0] block_id[1]=block_id_1[1] block_id[2]=block_id_1[2] block_id[3]=block_id_1[3] block_id[4]=block_id_1[4] block_id[5]=block_id_1[5] block_id[6]=block_id_1[6] block_id[7]=block_id_1[7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_rd_address[0]=decoded_rd_address[0] decoded_rd_address[1]=decoded_rd_address[1] decoded_rd_address[2]=decoded_rd_address[2] decoded_rd_address[3]=decoded_rd_address[3] decoded_reg_input_mux[0]=decoded_reg_input_mux[0] decoded_reg_input_mux[1]=decoded_reg_input_mux[1] decoded_reg_write_enable=decoded_reg_write_enable decoded_rs_address[0]=decoded_rs_address[0] decoded_rs_address[1]=decoded_rs_address[1] decoded_rs_address[2]=decoded_rs_address[2] decoded_rs_address[3]=decoded_rs_address[3] decoded_rt_address[0]=decoded_rt_address[0] decoded_rt_address[1]=decoded_rt_address[1] decoded_rt_address[2]=decoded_rt_address[2] decoded_rt_address[3]=decoded_rt_address[3] enable=$abc$23443$indirect$\enable$../build/gpu.v:1008$2650 lsu_out[0]=lsu_out_1[0][0] lsu_out[1]=lsu_out_1[0][1] lsu_out[2]=lsu_out_1[0][2] lsu_out[3]=lsu_out_1[0][3] lsu_out[4]=lsu_out_1[0][4] lsu_out[5]=lsu_out_1[0][5] lsu_out[6]=lsu_out_1[0][6] lsu_out[7]=lsu_out_1[0][7] reset=reset_1 rs[0]=rs_1[0][0] rs[1]=rs_1[0][1] rs[2]=rs_1[0][2] rs[3]=rs_1[0][3] rs[4]=rs_1[0][4] rs[5]=rs_1[0][5] rs[6]=rs_1[0][6] rs[7]=rs_1[0][7] rt[0]=rt_1[0][0] rt[1]=rt_1[0][1] rt[2]=rt_1[0][2] rt[3]=rt_1[0][3] rt[4]=rt_1[0][4] rt[5]=rt_1[0][5] rt[6]=rt_1[0][6] rt[7]=rt_1[0][7]
.subckt $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers alu_out[0]=alu_out[0][0] alu_out[1]=alu_out[0][1] alu_out[2]=alu_out[0][2] alu_out[3]=alu_out[0][3] alu_out[4]=alu_out[0][4] alu_out[5]=alu_out[0][5] alu_out[6]=alu_out[0][6] alu_out[7]=alu_out[0][7] block_id[0]=block_id_2[0] block_id[1]=block_id_2[1] block_id[2]=block_id_2[2] block_id[3]=block_id_2[3] block_id[4]=block_id_2[4] block_id[5]=block_id_2[5] block_id[6]=block_id_2[6] block_id[7]=block_id_2[7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_rd_address[0]=decoded_rd_address[0] decoded_rd_address[1]=decoded_rd_address[1] decoded_rd_address[2]=decoded_rd_address[2] decoded_rd_address[3]=decoded_rd_address[3] decoded_reg_input_mux[0]=decoded_reg_input_mux[0] decoded_reg_input_mux[1]=decoded_reg_input_mux[1] decoded_reg_write_enable=decoded_reg_write_enable decoded_rs_address[0]=decoded_rs_address[0] decoded_rs_address[1]=decoded_rs_address[1] decoded_rs_address[2]=decoded_rs_address[2] decoded_rs_address[3]=decoded_rs_address[3] decoded_rt_address[0]=decoded_rt_address[0] decoded_rt_address[1]=decoded_rt_address[1] decoded_rt_address[2]=decoded_rt_address[2] decoded_rt_address[3]=decoded_rt_address[3] enable=$abc$23443$indirect$\enable$../build/gpu.v:1029$2655 lsu_out[0]=lsu_out_2[0][0] lsu_out[1]=lsu_out_2[0][1] lsu_out[2]=lsu_out_2[0][2] lsu_out[3]=lsu_out_2[0][3] lsu_out[4]=lsu_out_2[0][4] lsu_out[5]=lsu_out_2[0][5] lsu_out[6]=lsu_out_2[0][6] lsu_out[7]=lsu_out_2[0][7] reset=reset_2 rs[0]=rs_2[0][0] rs[1]=rs_2[0][1] rs[2]=rs_2[0][2] rs[3]=rs_2[0][3] rs[4]=rs_2[0][4] rs[5]=rs_2[0][5] rs[6]=rs_2[0][6] rs[7]=rs_2[0][7] rt[0]=rt_2[0][0] rt[1]=rt_2[0][1] rt[2]=rt_2[0][2] rt[3]=rt_2[0][3] rt[4]=rt_2[0][4] rt[5]=rt_2[0][5] rt[6]=rt_2[0][6] rt[7]=rt_2[0][7]
.subckt alu alu_out[0]=alu_out[1][0] alu_out[1]=alu_out[1][1] alu_out[2]=alu_out[1][2] alu_out[3]=alu_out[1][3] alu_out[4]=alu_out[1][4] alu_out[5]=alu_out[1][5] alu_out[6]=alu_out[1][6] alu_out[7]=alu_out[1][7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_alu_arithmetic_mux[0]=decoded_alu_arithmetic_mux[0] decoded_alu_arithmetic_mux[1]=decoded_alu_arithmetic_mux[1] decoded_alu_output_mux=decoded_alu_output_mux enable=$abc$23443$auto$rtlil.cc:2485:Not$7202 reset=reset rs[0]=rs[1][0] rs[1]=rs[1][1] rs[2]=rs[1][2] rs[3]=rs[1][3] rs[4]=rs[1][4] rs[5]=rs[1][5] rs[6]=rs[1][6] rs[7]=rs[1][7] rt[0]=rt[1][0] rt[1]=rt[1][1] rt[2]=rt[1][2] rt[3]=rt[1][3] rt[4]=rt[1][4] rt[5]=rt[1][5] rt[6]=rt[1][6] rt[7]=rt[1][7]
.subckt lsu clk=clk core_state[0]=core_state_1[0] core_state[1]=core_state_1[1] core_state[2]=core_state_1[2] decoded_mem_read_enable=$abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:964$2621 decoded_mem_write_enable=$abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:964$2622 enable=$abc$23443$auto$rtlil.cc:2485:Not$7222 lsu_out[0]=lsu_out_1[1][0] lsu_out[1]=lsu_out_1[1][1] lsu_out[2]=lsu_out_1[1][2] lsu_out[3]=lsu_out_1[1][3] lsu_out[4]=lsu_out_1[1][4] lsu_out[5]=lsu_out_1[1][5] lsu_out[6]=lsu_out_1[1][6] lsu_out[7]=lsu_out_1[1][7] lsu_state[0]=lsu_state_1[2] lsu_state[1]=lsu_state_1[3] mem_read_address[0]=data_mem_1_read_address[8] mem_read_address[1]=data_mem_1_read_address[9] mem_read_address[2]=data_mem_1_read_address[10] mem_read_address[3]=data_mem_1_read_address[11] mem_read_address[4]=data_mem_1_read_address[12] mem_read_address[5]=data_mem_1_read_address[13] mem_read_address[6]=data_mem_1_read_address[14] mem_read_address[7]=data_mem_1_read_address[15] mem_read_data[0]=data_mem_1_read_data[8] mem_read_data[1]=data_mem_1_read_data[9] mem_read_data[2]=data_mem_1_read_data[10] mem_read_data[3]=data_mem_1_read_data[11] mem_read_data[4]=data_mem_1_read_data[12] mem_read_data[5]=data_mem_1_read_data[13] mem_read_data[6]=data_mem_1_read_data[14] mem_read_data[7]=data_mem_1_read_data[15] mem_read_ready=data_mem_1_read_ready[1] mem_read_valid=data_mem_1_read_valid[1] mem_write_address[0]=data_mem_1_write_address[8] mem_write_address[1]=data_mem_1_write_address[9] mem_write_address[2]=data_mem_1_write_address[10] mem_write_address[3]=data_mem_1_write_address[11] mem_write_address[4]=data_mem_1_write_address[12] mem_write_address[5]=data_mem_1_write_address[13] mem_write_address[6]=data_mem_1_write_address[14] mem_write_address[7]=data_mem_1_write_address[15] mem_write_data[0]=data_mem_1_write_data[8] mem_write_data[1]=data_mem_1_write_data[9] mem_write_data[2]=data_mem_1_write_data[10] mem_write_data[3]=data_mem_1_write_data[11] mem_write_data[4]=data_mem_1_write_data[12] mem_write_data[5]=data_mem_1_write_data[13] mem_write_data[6]=data_mem_1_write_data[14] mem_write_data[7]=data_mem_1_write_data[15] mem_write_ready=data_mem_1_write_ready[1] mem_write_valid=data_mem_1_write_valid[1] reset=reset_1 rs[0]=rs_1[1][0] rs[1]=rs_1[1][1] rs[2]=rs_1[1][2] rs[3]=rs_1[1][3] rs[4]=rs_1[1][4] rs[5]=rs_1[1][5] rs[6]=rs_1[1][6] rs[7]=rs_1[1][7] rt[0]=rt_1[1][0] rt[1]=rt_1[1][1] rt[2]=rt_1[1][2] rt[3]=rt_1[1][3] rt[4]=rt_1[1][4] rt[5]=rt_1[1][5] rt[6]=rt_1[1][6] rt[7]=rt_1[1][7]
.subckt lsu clk=clk core_state[0]=core_state_2[0] core_state[1]=core_state_2[1] core_state[2]=core_state_2[2] decoded_mem_read_enable=$abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:984$2636 decoded_mem_write_enable=$abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:984$2637 enable=$abc$23443$auto$rtlil.cc:2485:Not$7182 lsu_out[0]=lsu_out_2[1][0] lsu_out[1]=lsu_out_2[1][1] lsu_out[2]=lsu_out_2[1][2] lsu_out[3]=lsu_out_2[1][3] lsu_out[4]=lsu_out_2[1][4] lsu_out[5]=lsu_out_2[1][5] lsu_out[6]=lsu_out_2[1][6] lsu_out[7]=lsu_out_2[1][7] lsu_state[0]=lsu_state_2[2] lsu_state[1]=lsu_state_2[3] mem_read_address[0]=data_mem_2_read_address[8] mem_read_address[1]=data_mem_2_read_address[9] mem_read_address[2]=data_mem_2_read_address[10] mem_read_address[3]=data_mem_2_read_address[11] mem_read_address[4]=data_mem_2_read_address[12] mem_read_address[5]=data_mem_2_read_address[13] mem_read_address[6]=data_mem_2_read_address[14] mem_read_address[7]=data_mem_2_read_address[15] mem_read_data[0]=data_mem_2_read_data[8] mem_read_data[1]=data_mem_2_read_data[9] mem_read_data[2]=data_mem_2_read_data[10] mem_read_data[3]=data_mem_2_read_data[11] mem_read_data[4]=data_mem_2_read_data[12] mem_read_data[5]=data_mem_2_read_data[13] mem_read_data[6]=data_mem_2_read_data[14] mem_read_data[7]=data_mem_2_read_data[15] mem_read_ready=data_mem_2_read_ready[1] mem_read_valid=data_mem_2_read_valid[1] mem_write_address[0]=data_mem_2_write_address[8] mem_write_address[1]=data_mem_2_write_address[9] mem_write_address[2]=data_mem_2_write_address[10] mem_write_address[3]=data_mem_2_write_address[11] mem_write_address[4]=data_mem_2_write_address[12] mem_write_address[5]=data_mem_2_write_address[13] mem_write_address[6]=data_mem_2_write_address[14] mem_write_address[7]=data_mem_2_write_address[15] mem_write_data[0]=data_mem_2_write_data[8] mem_write_data[1]=data_mem_2_write_data[9] mem_write_data[2]=data_mem_2_write_data[10] mem_write_data[3]=data_mem_2_write_data[11] mem_write_data[4]=data_mem_2_write_data[12] mem_write_data[5]=data_mem_2_write_data[13] mem_write_data[6]=data_mem_2_write_data[14] mem_write_data[7]=data_mem_2_write_data[15] mem_write_ready=data_mem_2_write_ready[1] mem_write_valid=data_mem_2_write_valid[1] reset=reset_2 rs[0]=rs_2[1][0] rs[1]=rs_2[1][1] rs[2]=rs_2[1][2] rs[3]=rs_2[1][3] rs[4]=rs_2[1][4] rs[5]=rs_2[1][5] rs[6]=rs_2[1][6] rs[7]=rs_2[1][7] rt[0]=rt_2[1][0] rt[1]=rt_2[1][1] rt[2]=rt_2[1][2] rt[3]=rt_2[1][3] rt[4]=rt_2[1][4] rt[5]=rt_2[1][5] rt[6]=rt_2[1][6] rt[7]=rt_2[1][7]
.subckt $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc alu_out[0]=alu_out[1][0] alu_out[1]=alu_out[1][1] alu_out[2]=alu_out[1][2] alu_out[3]=alu_out[1][3] alu_out[4]=alu_out[1][4] alu_out[5]=alu_out[1][5] alu_out[6]=alu_out[1][6] alu_out[7]=alu_out[1][7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] current_pc[0]=current_pc[0] current_pc[1]=current_pc[1] current_pc[2]=current_pc[2] current_pc[3]=current_pc[3] current_pc[4]=current_pc[4] current_pc[5]=current_pc[5] current_pc[6]=current_pc[6] current_pc[7]=current_pc[7] decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_nzp[0]=decoded_nzp[0] decoded_nzp[1]=decoded_nzp[1] decoded_nzp[2]=decoded_nzp[2] decoded_nzp_write_enable=decoded_nzp_write_enable decoded_pc_mux=decoded_pc_mux enable=$abc$23443$auto$rtlil.cc:2485:Not$7202 next_pc[0]=next_pc[8] next_pc[1]=next_pc[9] next_pc[2]=next_pc[10] next_pc[3]=next_pc[11] next_pc[4]=next_pc[12] next_pc[5]=next_pc[13] next_pc[6]=next_pc[14] next_pc[7]=next_pc[15] reset=reset
.subckt $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers alu_out[0]=alu_out[1][0] alu_out[1]=alu_out[1][1] alu_out[2]=alu_out[1][2] alu_out[3]=alu_out[1][3] alu_out[4]=alu_out[1][4] alu_out[5]=alu_out[1][5] alu_out[6]=alu_out[1][6] alu_out[7]=alu_out[1][7] block_id[0]=block_id_1[0] block_id[1]=block_id_1[1] block_id[2]=block_id_1[2] block_id[3]=block_id_1[3] block_id[4]=block_id_1[4] block_id[5]=block_id_1[5] block_id[6]=block_id_1[6] block_id[7]=block_id_1[7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_rd_address[0]=decoded_rd_address[0] decoded_rd_address[1]=decoded_rd_address[1] decoded_rd_address[2]=decoded_rd_address[2] decoded_rd_address[3]=decoded_rd_address[3] decoded_reg_input_mux[0]=decoded_reg_input_mux[0] decoded_reg_input_mux[1]=decoded_reg_input_mux[1] decoded_reg_write_enable=decoded_reg_write_enable decoded_rs_address[0]=decoded_rs_address[0] decoded_rs_address[1]=decoded_rs_address[1] decoded_rs_address[2]=decoded_rs_address[2] decoded_rs_address[3]=decoded_rs_address[3] decoded_rt_address[0]=decoded_rt_address[0] decoded_rt_address[1]=decoded_rt_address[1] decoded_rt_address[2]=decoded_rt_address[2] decoded_rt_address[3]=decoded_rt_address[3] enable=$abc$23443$indirect$\enable$../build/gpu.v:1008$2697 lsu_out[0]=lsu_out_1[1][0] lsu_out[1]=lsu_out_1[1][1] lsu_out[2]=lsu_out_1[1][2] lsu_out[3]=lsu_out_1[1][3] lsu_out[4]=lsu_out_1[1][4] lsu_out[5]=lsu_out_1[1][5] lsu_out[6]=lsu_out_1[1][6] lsu_out[7]=lsu_out_1[1][7] reset=reset_1 rs[0]=rs_1[1][0] rs[1]=rs_1[1][1] rs[2]=rs_1[1][2] rs[3]=rs_1[1][3] rs[4]=rs_1[1][4] rs[5]=rs_1[1][5] rs[6]=rs_1[1][6] rs[7]=rs_1[1][7] rt[0]=rt_1[1][0] rt[1]=rt_1[1][1] rt[2]=rt_1[1][2] rt[3]=rt_1[1][3] rt[4]=rt_1[1][4] rt[5]=rt_1[1][5] rt[6]=rt_1[1][6] rt[7]=rt_1[1][7]
.subckt $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers alu_out[0]=alu_out[1][0] alu_out[1]=alu_out[1][1] alu_out[2]=alu_out[1][2] alu_out[3]=alu_out[1][3] alu_out[4]=alu_out[1][4] alu_out[5]=alu_out[1][5] alu_out[6]=alu_out[1][6] alu_out[7]=alu_out[1][7] block_id[0]=block_id_2[0] block_id[1]=block_id_2[1] block_id[2]=block_id_2[2] block_id[3]=block_id_2[3] block_id[4]=block_id_2[4] block_id[5]=block_id_2[5] block_id[6]=block_id_2[6] block_id[7]=block_id_2[7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_rd_address[0]=decoded_rd_address[0] decoded_rd_address[1]=decoded_rd_address[1] decoded_rd_address[2]=decoded_rd_address[2] decoded_rd_address[3]=decoded_rd_address[3] decoded_reg_input_mux[0]=decoded_reg_input_mux[0] decoded_reg_input_mux[1]=decoded_reg_input_mux[1] decoded_reg_write_enable=decoded_reg_write_enable decoded_rs_address[0]=decoded_rs_address[0] decoded_rs_address[1]=decoded_rs_address[1] decoded_rs_address[2]=decoded_rs_address[2] decoded_rs_address[3]=decoded_rs_address[3] decoded_rt_address[0]=decoded_rt_address[0] decoded_rt_address[1]=decoded_rt_address[1] decoded_rt_address[2]=decoded_rt_address[2] decoded_rt_address[3]=decoded_rt_address[3] enable=$abc$23443$indirect$\enable$../build/gpu.v:1029$2702 lsu_out[0]=lsu_out_2[1][0] lsu_out[1]=lsu_out_2[1][1] lsu_out[2]=lsu_out_2[1][2] lsu_out[3]=lsu_out_2[1][3] lsu_out[4]=lsu_out_2[1][4] lsu_out[5]=lsu_out_2[1][5] lsu_out[6]=lsu_out_2[1][6] lsu_out[7]=lsu_out_2[1][7] reset=reset_2 rs[0]=rs_2[1][0] rs[1]=rs_2[1][1] rs[2]=rs_2[1][2] rs[3]=rs_2[1][3] rs[4]=rs_2[1][4] rs[5]=rs_2[1][5] rs[6]=rs_2[1][6] rs[7]=rs_2[1][7] rt[0]=rt_2[1][0] rt[1]=rt_2[1][1] rt[2]=rt_2[1][2] rt[3]=rt_2[1][3] rt[4]=rt_2[1][4] rt[5]=rt_2[1][5] rt[6]=rt_2[1][6] rt[7]=rt_2[1][7]
.subckt alu alu_out[0]=alu_out[2][0] alu_out[1]=alu_out[2][1] alu_out[2]=alu_out[2][2] alu_out[3]=alu_out[2][3] alu_out[4]=alu_out[2][4] alu_out[5]=alu_out[2][5] alu_out[6]=alu_out[2][6] alu_out[7]=alu_out[2][7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_alu_arithmetic_mux[0]=decoded_alu_arithmetic_mux[0] decoded_alu_arithmetic_mux[1]=decoded_alu_arithmetic_mux[1] decoded_alu_output_mux=decoded_alu_output_mux enable=$abc$23443$auto$rtlil.cc:2485:Not$7197 reset=reset rs[0]=rs[2][0] rs[1]=rs[2][1] rs[2]=rs[2][2] rs[3]=rs[2][3] rs[4]=rs[2][4] rs[5]=rs[2][5] rs[6]=rs[2][6] rs[7]=rs[2][7] rt[0]=rt[2][0] rt[1]=rt[2][1] rt[2]=rt[2][2] rt[3]=rt[2][3] rt[4]=rt[2][4] rt[5]=rt[2][5] rt[6]=rt[2][6] rt[7]=rt[2][7]
.subckt lsu clk=clk core_state[0]=core_state_1[0] core_state[1]=core_state_1[1] core_state[2]=core_state_1[2] decoded_mem_read_enable=$abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:964$2621 decoded_mem_write_enable=$abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:964$2622 enable=$abc$23443$auto$rtlil.cc:2485:Not$7217 lsu_out[0]=lsu_out_1[2][0] lsu_out[1]=lsu_out_1[2][1] lsu_out[2]=lsu_out_1[2][2] lsu_out[3]=lsu_out_1[2][3] lsu_out[4]=lsu_out_1[2][4] lsu_out[5]=lsu_out_1[2][5] lsu_out[6]=lsu_out_1[2][6] lsu_out[7]=lsu_out_1[2][7] lsu_state[0]=lsu_state_1[4] lsu_state[1]=lsu_state_1[5] mem_read_address[0]=data_mem_1_read_address[16] mem_read_address[1]=data_mem_1_read_address[17] mem_read_address[2]=data_mem_1_read_address[18] mem_read_address[3]=data_mem_1_read_address[19] mem_read_address[4]=data_mem_1_read_address[20] mem_read_address[5]=data_mem_1_read_address[21] mem_read_address[6]=data_mem_1_read_address[22] mem_read_address[7]=data_mem_1_read_address[23] mem_read_data[0]=data_mem_1_read_data[16] mem_read_data[1]=data_mem_1_read_data[17] mem_read_data[2]=data_mem_1_read_data[18] mem_read_data[3]=data_mem_1_read_data[19] mem_read_data[4]=data_mem_1_read_data[20] mem_read_data[5]=data_mem_1_read_data[21] mem_read_data[6]=data_mem_1_read_data[22] mem_read_data[7]=data_mem_1_read_data[23] mem_read_ready=data_mem_1_read_ready[2] mem_read_valid=data_mem_1_read_valid[2] mem_write_address[0]=data_mem_1_write_address[16] mem_write_address[1]=data_mem_1_write_address[17] mem_write_address[2]=data_mem_1_write_address[18] mem_write_address[3]=data_mem_1_write_address[19] mem_write_address[4]=data_mem_1_write_address[20] mem_write_address[5]=data_mem_1_write_address[21] mem_write_address[6]=data_mem_1_write_address[22] mem_write_address[7]=data_mem_1_write_address[23] mem_write_data[0]=data_mem_1_write_data[16] mem_write_data[1]=data_mem_1_write_data[17] mem_write_data[2]=data_mem_1_write_data[18] mem_write_data[3]=data_mem_1_write_data[19] mem_write_data[4]=data_mem_1_write_data[20] mem_write_data[5]=data_mem_1_write_data[21] mem_write_data[6]=data_mem_1_write_data[22] mem_write_data[7]=data_mem_1_write_data[23] mem_write_ready=data_mem_1_write_ready[2] mem_write_valid=data_mem_1_write_valid[2] reset=reset_1 rs[0]=rs_1[2][0] rs[1]=rs_1[2][1] rs[2]=rs_1[2][2] rs[3]=rs_1[2][3] rs[4]=rs_1[2][4] rs[5]=rs_1[2][5] rs[6]=rs_1[2][6] rs[7]=rs_1[2][7] rt[0]=rt_1[2][0] rt[1]=rt_1[2][1] rt[2]=rt_1[2][2] rt[3]=rt_1[2][3] rt[4]=rt_1[2][4] rt[5]=rt_1[2][5] rt[6]=rt_1[2][6] rt[7]=rt_1[2][7]
.subckt lsu clk=clk core_state[0]=core_state_2[0] core_state[1]=core_state_2[1] core_state[2]=core_state_2[2] decoded_mem_read_enable=$abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:984$2636 decoded_mem_write_enable=$abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:984$2637 enable=$abc$23443$auto$rtlil.cc:2485:Not$7177 lsu_out[0]=lsu_out_2[2][0] lsu_out[1]=lsu_out_2[2][1] lsu_out[2]=lsu_out_2[2][2] lsu_out[3]=lsu_out_2[2][3] lsu_out[4]=lsu_out_2[2][4] lsu_out[5]=lsu_out_2[2][5] lsu_out[6]=lsu_out_2[2][6] lsu_out[7]=lsu_out_2[2][7] lsu_state[0]=lsu_state_2[4] lsu_state[1]=lsu_state_2[5] mem_read_address[0]=data_mem_2_read_address[16] mem_read_address[1]=data_mem_2_read_address[17] mem_read_address[2]=data_mem_2_read_address[18] mem_read_address[3]=data_mem_2_read_address[19] mem_read_address[4]=data_mem_2_read_address[20] mem_read_address[5]=data_mem_2_read_address[21] mem_read_address[6]=data_mem_2_read_address[22] mem_read_address[7]=data_mem_2_read_address[23] mem_read_data[0]=data_mem_2_read_data[16] mem_read_data[1]=data_mem_2_read_data[17] mem_read_data[2]=data_mem_2_read_data[18] mem_read_data[3]=data_mem_2_read_data[19] mem_read_data[4]=data_mem_2_read_data[20] mem_read_data[5]=data_mem_2_read_data[21] mem_read_data[6]=data_mem_2_read_data[22] mem_read_data[7]=data_mem_2_read_data[23] mem_read_ready=data_mem_2_read_ready[2] mem_read_valid=data_mem_2_read_valid[2] mem_write_address[0]=data_mem_2_write_address[16] mem_write_address[1]=data_mem_2_write_address[17] mem_write_address[2]=data_mem_2_write_address[18] mem_write_address[3]=data_mem_2_write_address[19] mem_write_address[4]=data_mem_2_write_address[20] mem_write_address[5]=data_mem_2_write_address[21] mem_write_address[6]=data_mem_2_write_address[22] mem_write_address[7]=data_mem_2_write_address[23] mem_write_data[0]=data_mem_2_write_data[16] mem_write_data[1]=data_mem_2_write_data[17] mem_write_data[2]=data_mem_2_write_data[18] mem_write_data[3]=data_mem_2_write_data[19] mem_write_data[4]=data_mem_2_write_data[20] mem_write_data[5]=data_mem_2_write_data[21] mem_write_data[6]=data_mem_2_write_data[22] mem_write_data[7]=data_mem_2_write_data[23] mem_write_ready=data_mem_2_write_ready[2] mem_write_valid=data_mem_2_write_valid[2] reset=reset_2 rs[0]=rs_2[2][0] rs[1]=rs_2[2][1] rs[2]=rs_2[2][2] rs[3]=rs_2[2][3] rs[4]=rs_2[2][4] rs[5]=rs_2[2][5] rs[6]=rs_2[2][6] rs[7]=rs_2[2][7] rt[0]=rt_2[2][0] rt[1]=rt_2[2][1] rt[2]=rt_2[2][2] rt[3]=rt_2[2][3] rt[4]=rt_2[2][4] rt[5]=rt_2[2][5] rt[6]=rt_2[2][6] rt[7]=rt_2[2][7]
.subckt $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc alu_out[0]=alu_out[2][0] alu_out[1]=alu_out[2][1] alu_out[2]=alu_out[2][2] alu_out[3]=alu_out[2][3] alu_out[4]=alu_out[2][4] alu_out[5]=alu_out[2][5] alu_out[6]=alu_out[2][6] alu_out[7]=alu_out[2][7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] current_pc[0]=current_pc[0] current_pc[1]=current_pc[1] current_pc[2]=current_pc[2] current_pc[3]=current_pc[3] current_pc[4]=current_pc[4] current_pc[5]=current_pc[5] current_pc[6]=current_pc[6] current_pc[7]=current_pc[7] decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_nzp[0]=decoded_nzp[0] decoded_nzp[1]=decoded_nzp[1] decoded_nzp[2]=decoded_nzp[2] decoded_nzp_write_enable=decoded_nzp_write_enable decoded_pc_mux=decoded_pc_mux enable=$abc$23443$auto$rtlil.cc:2485:Not$7197 next_pc[0]=next_pc[16] next_pc[1]=next_pc[17] next_pc[2]=next_pc[18] next_pc[3]=next_pc[19] next_pc[4]=next_pc[20] next_pc[5]=next_pc[21] next_pc[6]=next_pc[22] next_pc[7]=next_pc[23] reset=reset
.subckt $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers alu_out[0]=alu_out[2][0] alu_out[1]=alu_out[2][1] alu_out[2]=alu_out[2][2] alu_out[3]=alu_out[2][3] alu_out[4]=alu_out[2][4] alu_out[5]=alu_out[2][5] alu_out[6]=alu_out[2][6] alu_out[7]=alu_out[2][7] block_id[0]=block_id_1[0] block_id[1]=block_id_1[1] block_id[2]=block_id_1[2] block_id[3]=block_id_1[3] block_id[4]=block_id_1[4] block_id[5]=block_id_1[5] block_id[6]=block_id_1[6] block_id[7]=block_id_1[7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_rd_address[0]=decoded_rd_address[0] decoded_rd_address[1]=decoded_rd_address[1] decoded_rd_address[2]=decoded_rd_address[2] decoded_rd_address[3]=decoded_rd_address[3] decoded_reg_input_mux[0]=decoded_reg_input_mux[0] decoded_reg_input_mux[1]=decoded_reg_input_mux[1] decoded_reg_write_enable=decoded_reg_write_enable decoded_rs_address[0]=decoded_rs_address[0] decoded_rs_address[1]=decoded_rs_address[1] decoded_rs_address[2]=decoded_rs_address[2] decoded_rs_address[3]=decoded_rs_address[3] decoded_rt_address[0]=decoded_rt_address[0] decoded_rt_address[1]=decoded_rt_address[1] decoded_rt_address[2]=decoded_rt_address[2] decoded_rt_address[3]=decoded_rt_address[3] enable=$abc$23443$indirect$\enable$../build/gpu.v:1008$2744 lsu_out[0]=lsu_out_1[2][0] lsu_out[1]=lsu_out_1[2][1] lsu_out[2]=lsu_out_1[2][2] lsu_out[3]=lsu_out_1[2][3] lsu_out[4]=lsu_out_1[2][4] lsu_out[5]=lsu_out_1[2][5] lsu_out[6]=lsu_out_1[2][6] lsu_out[7]=lsu_out_1[2][7] reset=reset_1 rs[0]=rs_1[2][0] rs[1]=rs_1[2][1] rs[2]=rs_1[2][2] rs[3]=rs_1[2][3] rs[4]=rs_1[2][4] rs[5]=rs_1[2][5] rs[6]=rs_1[2][6] rs[7]=rs_1[2][7] rt[0]=rt_1[2][0] rt[1]=rt_1[2][1] rt[2]=rt_1[2][2] rt[3]=rt_1[2][3] rt[4]=rt_1[2][4] rt[5]=rt_1[2][5] rt[6]=rt_1[2][6] rt[7]=rt_1[2][7]
.subckt $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers alu_out[0]=alu_out[2][0] alu_out[1]=alu_out[2][1] alu_out[2]=alu_out[2][2] alu_out[3]=alu_out[2][3] alu_out[4]=alu_out[2][4] alu_out[5]=alu_out[2][5] alu_out[6]=alu_out[2][6] alu_out[7]=alu_out[2][7] block_id[0]=block_id_2[0] block_id[1]=block_id_2[1] block_id[2]=block_id_2[2] block_id[3]=block_id_2[3] block_id[4]=block_id_2[4] block_id[5]=block_id_2[5] block_id[6]=block_id_2[6] block_id[7]=block_id_2[7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_rd_address[0]=decoded_rd_address[0] decoded_rd_address[1]=decoded_rd_address[1] decoded_rd_address[2]=decoded_rd_address[2] decoded_rd_address[3]=decoded_rd_address[3] decoded_reg_input_mux[0]=decoded_reg_input_mux[0] decoded_reg_input_mux[1]=decoded_reg_input_mux[1] decoded_reg_write_enable=decoded_reg_write_enable decoded_rs_address[0]=decoded_rs_address[0] decoded_rs_address[1]=decoded_rs_address[1] decoded_rs_address[2]=decoded_rs_address[2] decoded_rs_address[3]=decoded_rs_address[3] decoded_rt_address[0]=decoded_rt_address[0] decoded_rt_address[1]=decoded_rt_address[1] decoded_rt_address[2]=decoded_rt_address[2] decoded_rt_address[3]=decoded_rt_address[3] enable=$abc$23443$indirect$\enable$../build/gpu.v:1029$2749 lsu_out[0]=lsu_out_2[2][0] lsu_out[1]=lsu_out_2[2][1] lsu_out[2]=lsu_out_2[2][2] lsu_out[3]=lsu_out_2[2][3] lsu_out[4]=lsu_out_2[2][4] lsu_out[5]=lsu_out_2[2][5] lsu_out[6]=lsu_out_2[2][6] lsu_out[7]=lsu_out_2[2][7] reset=reset_2 rs[0]=rs_2[2][0] rs[1]=rs_2[2][1] rs[2]=rs_2[2][2] rs[3]=rs_2[2][3] rs[4]=rs_2[2][4] rs[5]=rs_2[2][5] rs[6]=rs_2[2][6] rs[7]=rs_2[2][7] rt[0]=rt_2[2][0] rt[1]=rt_2[2][1] rt[2]=rt_2[2][2] rt[3]=rt_2[2][3] rt[4]=rt_2[2][4] rt[5]=rt_2[2][5] rt[6]=rt_2[2][6] rt[7]=rt_2[2][7]
.subckt alu alu_out[0]=alu_out[3][0] alu_out[1]=alu_out[3][1] alu_out[2]=alu_out[3][2] alu_out[3]=alu_out[3][3] alu_out[4]=alu_out[3][4] alu_out[5]=alu_out[3][5] alu_out[6]=alu_out[3][6] alu_out[7]=alu_out[3][7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_alu_arithmetic_mux[0]=decoded_alu_arithmetic_mux[0] decoded_alu_arithmetic_mux[1]=decoded_alu_arithmetic_mux[1] decoded_alu_output_mux=decoded_alu_output_mux enable=thread_count[2] reset=reset rs[0]=rs[3][0] rs[1]=rs[3][1] rs[2]=rs[3][2] rs[3]=rs[3][3] rs[4]=rs[3][4] rs[5]=rs[3][5] rs[6]=rs[3][6] rs[7]=rs[3][7] rt[0]=rt[3][0] rt[1]=rt[3][1] rt[2]=rt[3][2] rt[3]=rt[3][3] rt[4]=rt[3][4] rt[5]=rt[3][5] rt[6]=rt[3][6] rt[7]=rt[3][7]
.subckt lsu clk=clk core_state[0]=core_state_1[0] core_state[1]=core_state_1[1] core_state[2]=core_state_1[2] decoded_mem_read_enable=$abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:964$2621 decoded_mem_write_enable=$abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:964$2622 enable=thread_count_1[2] lsu_out[0]=lsu_out_1[3][0] lsu_out[1]=lsu_out_1[3][1] lsu_out[2]=lsu_out_1[3][2] lsu_out[3]=lsu_out_1[3][3] lsu_out[4]=lsu_out_1[3][4] lsu_out[5]=lsu_out_1[3][5] lsu_out[6]=lsu_out_1[3][6] lsu_out[7]=lsu_out_1[3][7] lsu_state[0]=lsu_state_1[6] lsu_state[1]=lsu_state_1[7] mem_read_address[0]=data_mem_1_read_address[24] mem_read_address[1]=data_mem_1_read_address[25] mem_read_address[2]=data_mem_1_read_address[26] mem_read_address[3]=data_mem_1_read_address[27] mem_read_address[4]=data_mem_1_read_address[28] mem_read_address[5]=data_mem_1_read_address[29] mem_read_address[6]=data_mem_1_read_address[30] mem_read_address[7]=data_mem_1_read_address[31] mem_read_data[0]=data_mem_1_read_data[24] mem_read_data[1]=data_mem_1_read_data[25] mem_read_data[2]=data_mem_1_read_data[26] mem_read_data[3]=data_mem_1_read_data[27] mem_read_data[4]=data_mem_1_read_data[28] mem_read_data[5]=data_mem_1_read_data[29] mem_read_data[6]=data_mem_1_read_data[30] mem_read_data[7]=data_mem_1_read_data[31] mem_read_ready=data_mem_1_read_ready[3] mem_read_valid=data_mem_1_read_valid[3] mem_write_address[0]=data_mem_1_write_address[24] mem_write_address[1]=data_mem_1_write_address[25] mem_write_address[2]=data_mem_1_write_address[26] mem_write_address[3]=data_mem_1_write_address[27] mem_write_address[4]=data_mem_1_write_address[28] mem_write_address[5]=data_mem_1_write_address[29] mem_write_address[6]=data_mem_1_write_address[30] mem_write_address[7]=data_mem_1_write_address[31] mem_write_data[0]=data_mem_1_write_data[24] mem_write_data[1]=data_mem_1_write_data[25] mem_write_data[2]=data_mem_1_write_data[26] mem_write_data[3]=data_mem_1_write_data[27] mem_write_data[4]=data_mem_1_write_data[28] mem_write_data[5]=data_mem_1_write_data[29] mem_write_data[6]=data_mem_1_write_data[30] mem_write_data[7]=data_mem_1_write_data[31] mem_write_ready=data_mem_1_write_ready[3] mem_write_valid=data_mem_1_write_valid[3] reset=reset_1 rs[0]=rs_1[3][0] rs[1]=rs_1[3][1] rs[2]=rs_1[3][2] rs[3]=rs_1[3][3] rs[4]=rs_1[3][4] rs[5]=rs_1[3][5] rs[6]=rs_1[3][6] rs[7]=rs_1[3][7] rt[0]=rt_1[3][0] rt[1]=rt_1[3][1] rt[2]=rt_1[3][2] rt[3]=rt_1[3][3] rt[4]=rt_1[3][4] rt[5]=rt_1[3][5] rt[6]=rt_1[3][6] rt[7]=rt_1[3][7]
.subckt lsu clk=clk core_state[0]=core_state_2[0] core_state[1]=core_state_2[1] core_state[2]=core_state_2[2] decoded_mem_read_enable=$abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:984$2636 decoded_mem_write_enable=$abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:984$2637 enable=thread_count_2[2] lsu_out[0]=lsu_out_2[3][0] lsu_out[1]=lsu_out_2[3][1] lsu_out[2]=lsu_out_2[3][2] lsu_out[3]=lsu_out_2[3][3] lsu_out[4]=lsu_out_2[3][4] lsu_out[5]=lsu_out_2[3][5] lsu_out[6]=lsu_out_2[3][6] lsu_out[7]=lsu_out_2[3][7] lsu_state[0]=lsu_state_2[6] lsu_state[1]=lsu_state_2[7] mem_read_address[0]=data_mem_2_read_address[24] mem_read_address[1]=data_mem_2_read_address[25] mem_read_address[2]=data_mem_2_read_address[26] mem_read_address[3]=data_mem_2_read_address[27] mem_read_address[4]=data_mem_2_read_address[28] mem_read_address[5]=data_mem_2_read_address[29] mem_read_address[6]=data_mem_2_read_address[30] mem_read_address[7]=data_mem_2_read_address[31] mem_read_data[0]=data_mem_2_read_data[24] mem_read_data[1]=data_mem_2_read_data[25] mem_read_data[2]=data_mem_2_read_data[26] mem_read_data[3]=data_mem_2_read_data[27] mem_read_data[4]=data_mem_2_read_data[28] mem_read_data[5]=data_mem_2_read_data[29] mem_read_data[6]=data_mem_2_read_data[30] mem_read_data[7]=data_mem_2_read_data[31] mem_read_ready=data_mem_2_read_ready[3] mem_read_valid=data_mem_2_read_valid[3] mem_write_address[0]=data_mem_2_write_address[24] mem_write_address[1]=data_mem_2_write_address[25] mem_write_address[2]=data_mem_2_write_address[26] mem_write_address[3]=data_mem_2_write_address[27] mem_write_address[4]=data_mem_2_write_address[28] mem_write_address[5]=data_mem_2_write_address[29] mem_write_address[6]=data_mem_2_write_address[30] mem_write_address[7]=data_mem_2_write_address[31] mem_write_data[0]=data_mem_2_write_data[24] mem_write_data[1]=data_mem_2_write_data[25] mem_write_data[2]=data_mem_2_write_data[26] mem_write_data[3]=data_mem_2_write_data[27] mem_write_data[4]=data_mem_2_write_data[28] mem_write_data[5]=data_mem_2_write_data[29] mem_write_data[6]=data_mem_2_write_data[30] mem_write_data[7]=data_mem_2_write_data[31] mem_write_ready=data_mem_2_write_ready[3] mem_write_valid=data_mem_2_write_valid[3] reset=reset_2 rs[0]=rs_2[3][0] rs[1]=rs_2[3][1] rs[2]=rs_2[3][2] rs[3]=rs_2[3][3] rs[4]=rs_2[3][4] rs[5]=rs_2[3][5] rs[6]=rs_2[3][6] rs[7]=rs_2[3][7] rt[0]=rt_2[3][0] rt[1]=rt_2[3][1] rt[2]=rt_2[3][2] rt[3]=rt_2[3][3] rt[4]=rt_2[3][4] rt[5]=rt_2[3][5] rt[6]=rt_2[3][6] rt[7]=rt_2[3][7]
.subckt $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc alu_out[0]=alu_out[3][0] alu_out[1]=alu_out[3][1] alu_out[2]=alu_out[3][2] alu_out[3]=alu_out[3][3] alu_out[4]=alu_out[3][4] alu_out[5]=alu_out[3][5] alu_out[6]=alu_out[3][6] alu_out[7]=alu_out[3][7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] current_pc[0]=current_pc[0] current_pc[1]=current_pc[1] current_pc[2]=current_pc[2] current_pc[3]=current_pc[3] current_pc[4]=current_pc[4] current_pc[5]=current_pc[5] current_pc[6]=current_pc[6] current_pc[7]=current_pc[7] decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_nzp[0]=decoded_nzp[0] decoded_nzp[1]=decoded_nzp[1] decoded_nzp[2]=decoded_nzp[2] decoded_nzp_write_enable=decoded_nzp_write_enable decoded_pc_mux=decoded_pc_mux enable=thread_count[2] next_pc[0]=next_pc[24] next_pc[1]=next_pc[25] next_pc[2]=next_pc[26] next_pc[3]=next_pc[27] next_pc[4]=next_pc[28] next_pc[5]=next_pc[29] next_pc[6]=next_pc[30] next_pc[7]=next_pc[31] reset=reset
.subckt $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers alu_out[0]=alu_out[3][0] alu_out[1]=alu_out[3][1] alu_out[2]=alu_out[3][2] alu_out[3]=alu_out[3][3] alu_out[4]=alu_out[3][4] alu_out[5]=alu_out[3][5] alu_out[6]=alu_out[3][6] alu_out[7]=alu_out[3][7] block_id[0]=block_id_1[0] block_id[1]=block_id_1[1] block_id[2]=block_id_1[2] block_id[3]=block_id_1[3] block_id[4]=block_id_1[4] block_id[5]=block_id_1[5] block_id[6]=block_id_1[6] block_id[7]=block_id_1[7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_rd_address[0]=decoded_rd_address[0] decoded_rd_address[1]=decoded_rd_address[1] decoded_rd_address[2]=decoded_rd_address[2] decoded_rd_address[3]=decoded_rd_address[3] decoded_reg_input_mux[0]=decoded_reg_input_mux[0] decoded_reg_input_mux[1]=decoded_reg_input_mux[1] decoded_reg_write_enable=decoded_reg_write_enable decoded_rs_address[0]=decoded_rs_address[0] decoded_rs_address[1]=decoded_rs_address[1] decoded_rs_address[2]=decoded_rs_address[2] decoded_rs_address[3]=decoded_rs_address[3] decoded_rt_address[0]=decoded_rt_address[0] decoded_rt_address[1]=decoded_rt_address[1] decoded_rt_address[2]=decoded_rt_address[2] decoded_rt_address[3]=decoded_rt_address[3] enable=$abc$23443$indirect$\enable$../build/gpu.v:1008$2791 lsu_out[0]=lsu_out_1[3][0] lsu_out[1]=lsu_out_1[3][1] lsu_out[2]=lsu_out_1[3][2] lsu_out[3]=lsu_out_1[3][3] lsu_out[4]=lsu_out_1[3][4] lsu_out[5]=lsu_out_1[3][5] lsu_out[6]=lsu_out_1[3][6] lsu_out[7]=lsu_out_1[3][7] reset=reset_1 rs[0]=rs_1[3][0] rs[1]=rs_1[3][1] rs[2]=rs_1[3][2] rs[3]=rs_1[3][3] rs[4]=rs_1[3][4] rs[5]=rs_1[3][5] rs[6]=rs_1[3][6] rs[7]=rs_1[3][7] rt[0]=rt_1[3][0] rt[1]=rt_1[3][1] rt[2]=rt_1[3][2] rt[3]=rt_1[3][3] rt[4]=rt_1[3][4] rt[5]=rt_1[3][5] rt[6]=rt_1[3][6] rt[7]=rt_1[3][7]
.subckt $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers alu_out[0]=alu_out[3][0] alu_out[1]=alu_out[3][1] alu_out[2]=alu_out[3][2] alu_out[3]=alu_out[3][3] alu_out[4]=alu_out[3][4] alu_out[5]=alu_out[3][5] alu_out[6]=alu_out[3][6] alu_out[7]=alu_out[3][7] block_id[0]=block_id_2[0] block_id[1]=block_id_2[1] block_id[2]=block_id_2[2] block_id[3]=block_id_2[3] block_id[4]=block_id_2[4] block_id[5]=block_id_2[5] block_id[6]=block_id_2[6] block_id[7]=block_id_2[7] clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] decoded_immediate[0]=decoded_immediate[0] decoded_immediate[1]=decoded_immediate[1] decoded_immediate[2]=decoded_immediate[2] decoded_immediate[3]=decoded_immediate[3] decoded_immediate[4]=decoded_immediate[4] decoded_immediate[5]=decoded_immediate[5] decoded_immediate[6]=decoded_immediate[6] decoded_immediate[7]=decoded_immediate[7] decoded_rd_address[0]=decoded_rd_address[0] decoded_rd_address[1]=decoded_rd_address[1] decoded_rd_address[2]=decoded_rd_address[2] decoded_rd_address[3]=decoded_rd_address[3] decoded_reg_input_mux[0]=decoded_reg_input_mux[0] decoded_reg_input_mux[1]=decoded_reg_input_mux[1] decoded_reg_write_enable=decoded_reg_write_enable decoded_rs_address[0]=decoded_rs_address[0] decoded_rs_address[1]=decoded_rs_address[1] decoded_rs_address[2]=decoded_rs_address[2] decoded_rs_address[3]=decoded_rs_address[3] decoded_rt_address[0]=decoded_rt_address[0] decoded_rt_address[1]=decoded_rt_address[1] decoded_rt_address[2]=decoded_rt_address[2] decoded_rt_address[3]=decoded_rt_address[3] enable=$abc$23443$indirect$\enable$../build/gpu.v:1029$2796 lsu_out[0]=lsu_out_2[3][0] lsu_out[1]=lsu_out_2[3][1] lsu_out[2]=lsu_out_2[3][2] lsu_out[3]=lsu_out_2[3][3] lsu_out[4]=lsu_out_2[3][4] lsu_out[5]=lsu_out_2[3][5] lsu_out[6]=lsu_out_2[3][6] lsu_out[7]=lsu_out_2[3][7] reset=reset_2 rs[0]=rs_2[3][0] rs[1]=rs_2[3][1] rs[2]=rs_2[3][2] rs[3]=rs_2[3][3] rs[4]=rs_2[3][4] rs[5]=rs_2[3][5] rs[6]=rs_2[3][6] rs[7]=rs_2[3][7] rt[0]=rt_2[3][0] rt[1]=rt_2[3][1] rt[2]=rt_2[3][2] rt[3]=rt_2[3][3] rt[4]=rt_2[3][4] rt[5]=rt_2[3][5] rt[6]=rt_2[3][6] rt[7]=rt_2[3][7]
.subckt $paramod\warp_controller\THREADS_PER_BLOCK?s32'00000000000000000000000000000100 clk=clk core_state[0]=core_state[0] core_state[1]=core_state[1] core_state[2]=core_state[2] core_state_out[0]=core_state_1[0] core_state_out[1]=core_state_1[1] core_state_out[2]=core_state_1[2] core_state_out[3]=core_state_2[0] core_state_out[4]=core_state_2[1] core_state_out[5]=core_state_2[2] current_pc[0]=current_pc[0] current_pc[1]=current_pc[1] current_pc[2]=current_pc[2] current_pc[3]=current_pc[3] current_pc[4]=current_pc[4] current_pc[5]=current_pc[5] current_pc[6]=current_pc[6] current_pc[7]=current_pc[7] current_pc_out[0]=current_pc_1[0] current_pc_out[1]=current_pc_1[1] current_pc_out[2]=current_pc_1[2] current_pc_out[3]=current_pc_1[3] current_pc_out[4]=current_pc_1[4] current_pc_out[5]=current_pc_1[5] current_pc_out[6]=current_pc_1[6] current_pc_out[7]=current_pc_1[7] current_pc_out[8]=current_pc_2[0] current_pc_out[9]=current_pc_2[1] current_pc_out[10]=current_pc_2[2] current_pc_out[11]=current_pc_2[3] current_pc_out[12]=current_pc_2[4] current_pc_out[13]=current_pc_2[5] current_pc_out[14]=current_pc_2[6] current_pc_out[15]=current_pc_2[7] decoded_mem_read_enable=decoded_mem_read_enable decoded_mem_read_enable_out[0]=decoded_mem_read_enable_1 decoded_mem_read_enable_out[1]=decoded_mem_read_enable_2 decoded_mem_write_enable=decoded_mem_write_enable decoded_mem_write_enable_out[0]=decoded_mem_write_enable_1 decoded_mem_write_enable_out[1]=decoded_mem_write_enable_2 reset[0]=reset_1 reset[1]=reset_2 warp_select=warp_select
.names $false _sv2v_0
1 1
.names $false sv2v_autoblock_1.tid[0]
1 1
.names $false sv2v_autoblock_1.tid[1]
1 1
.names $true sv2v_autoblock_1.tid[2]
1 1
.names $false sv2v_autoblock_1.tid[3]
1 1
.names $false sv2v_autoblock_1.tid[4]
1 1
.names $false sv2v_autoblock_1.tid[5]
1 1
.names $false sv2v_autoblock_1.tid[6]
1 1
.names $false sv2v_autoblock_1.tid[7]
1 1
.names $false sv2v_autoblock_1.tid[8]
1 1
.names $false sv2v_autoblock_1.tid[9]
1 1
.names $false sv2v_autoblock_1.tid[10]
1 1
.names $false sv2v_autoblock_1.tid[11]
1 1
.names $false sv2v_autoblock_1.tid[12]
1 1
.names $false sv2v_autoblock_1.tid[13]
1 1
.names $false sv2v_autoblock_1.tid[14]
1 1
.names $false sv2v_autoblock_1.tid[15]
1 1
.names $false sv2v_autoblock_1.tid[16]
1 1
.names $false sv2v_autoblock_1.tid[17]
1 1
.names $false sv2v_autoblock_1.tid[18]
1 1
.names $false sv2v_autoblock_1.tid[19]
1 1
.names $false sv2v_autoblock_1.tid[20]
1 1
.names $false sv2v_autoblock_1.tid[21]
1 1
.names $false sv2v_autoblock_1.tid[22]
1 1
.names $false sv2v_autoblock_1.tid[23]
1 1
.names $false sv2v_autoblock_1.tid[24]
1 1
.names $false sv2v_autoblock_1.tid[25]
1 1
.names $false sv2v_autoblock_1.tid[26]
1 1
.names $false sv2v_autoblock_1.tid[27]
1 1
.names $false sv2v_autoblock_1.tid[28]
1 1
.names $false sv2v_autoblock_1.tid[29]
1 1
.names $false sv2v_autoblock_1.tid[30]
1 1
.names $false sv2v_autoblock_1.tid[31]
1 1
.names decoded_mem_read_enable $abc$31439$decoded_mem_read_enable
1 1
.names warp_select $abc$31439$warp_select
1 1
.names $abc$31439$abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:964$2621 $abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:964$2621
1 1
.names decoded_mem_write_enable $abc$31439$decoded_mem_write_enable
1 1
.names $abc$31439$abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:964$2622 $abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:964$2622
1 1
.names $abc$31439$abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:984$2636 $abc$23443$indirect$\decoded_mem_read_enable$../build/gpu.v:984$2636
1 1
.names $abc$31439$abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:984$2637 $abc$23443$indirect$\decoded_mem_write_enable$../build/gpu.v:984$2637
1 1
.names thread_count_1[2] $abc$31439$thread_count_1[2]
1 1
.names thread_count_1[1] $abc$31439$thread_count_1[1]
1 1
.names thread_count_1[0] $abc$31439$thread_count_1[0]
1 1
.names $abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7227 $abc$23443$auto$rtlil.cc:2485:Not$7227
1 1
.names core_state[1] $abc$31439$core_state[1]
1 1
.names core_state[0] $abc$31439$core_state[0]
1 1
.names core_state[2] $abc$31439$core_state[2]
1 1
.names $abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1008$2650 $abc$23443$indirect$\enable$../build/gpu.v:1008$2650
1 1
.names $abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1029$2655 $abc$23443$indirect$\enable$../build/gpu.v:1029$2655
1 1
.names $abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7222 $abc$23443$auto$rtlil.cc:2485:Not$7222
1 1
.names $abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1008$2697 $abc$23443$indirect$\enable$../build/gpu.v:1008$2697
1 1
.names $abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1029$2702 $abc$23443$indirect$\enable$../build/gpu.v:1029$2702
1 1
.names $abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7217 $abc$23443$auto$rtlil.cc:2485:Not$7217
1 1
.names $abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1008$2744 $abc$23443$indirect$\enable$../build/gpu.v:1008$2744
1 1
.names $abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1029$2749 $abc$23443$indirect$\enable$../build/gpu.v:1029$2749
1 1
.names $abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1008$2791 $abc$23443$indirect$\enable$../build/gpu.v:1008$2791
1 1
.names $abc$31439$abc$23443$indirect$\enable$../build/gpu.v:1029$2796 $abc$23443$indirect$\enable$../build/gpu.v:1029$2796
1 1
.names reset_1 $abc$31439$reset_1
1 1
.names reset_2 $abc$31439$reset_2
1 1
.names $abc$31439$reset reset
1 1
.names thread_count_2[2] $abc$31439$thread_count_2[2]
1 1
.names $abc$31439$thread_count[2] thread_count[2]
1 1
.names fetcher_state_1[0] $abc$31439$fetcher_state_1[0]
1 1
.names fetcher_state_2[0] $abc$31439$fetcher_state_2[0]
1 1
.names $abc$31439$fetcher_state[0] fetcher_state[0]
1 1
.names fetcher_state_1[1] $abc$31439$fetcher_state_1[1]
1 1
.names fetcher_state_2[1] $abc$31439$fetcher_state_2[1]
1 1
.names $abc$31439$fetcher_state[1] fetcher_state[1]
1 1
.names fetcher_state_1[2] $abc$31439$fetcher_state_1[2]
1 1
.names fetcher_state_2[2] $abc$31439$fetcher_state_2[2]
1 1
.names $abc$31439$fetcher_state[2] fetcher_state[2]
1 1
.names instruction_1[0] $abc$31439$instruction_1[0]
1 1
.names instruction_2[0] $abc$31439$instruction_2[0]
1 1
.names $abc$31439$instruction[0] instruction[0]
1 1
.names instruction_1[1] $abc$31439$instruction_1[1]
1 1
.names instruction_2[1] $abc$31439$instruction_2[1]
1 1
.names $abc$31439$instruction[1] instruction[1]
1 1
.names instruction_1[2] $abc$31439$instruction_1[2]
1 1
.names instruction_2[2] $abc$31439$instruction_2[2]
1 1
.names $abc$31439$instruction[2] instruction[2]
1 1
.names instruction_1[3] $abc$31439$instruction_1[3]
1 1
.names instruction_2[3] $abc$31439$instruction_2[3]
1 1
.names $abc$31439$instruction[3] instruction[3]
1 1
.names instruction_1[4] $abc$31439$instruction_1[4]
1 1
.names instruction_2[4] $abc$31439$instruction_2[4]
1 1
.names $abc$31439$instruction[4] instruction[4]
1 1
.names instruction_1[5] $abc$31439$instruction_1[5]
1 1
.names instruction_2[5] $abc$31439$instruction_2[5]
1 1
.names $abc$31439$instruction[5] instruction[5]
1 1
.names instruction_1[6] $abc$31439$instruction_1[6]
1 1
.names instruction_2[6] $abc$31439$instruction_2[6]
1 1
.names $abc$31439$instruction[6] instruction[6]
1 1
.names instruction_1[7] $abc$31439$instruction_1[7]
1 1
.names instruction_2[7] $abc$31439$instruction_2[7]
1 1
.names $abc$31439$instruction[7] instruction[7]
1 1
.names instruction_1[8] $abc$31439$instruction_1[8]
1 1
.names instruction_2[8] $abc$31439$instruction_2[8]
1 1
.names $abc$31439$instruction[8] instruction[8]
1 1
.names instruction_1[9] $abc$31439$instruction_1[9]
1 1
.names instruction_2[9] $abc$31439$instruction_2[9]
1 1
.names $abc$31439$instruction[9] instruction[9]
1 1
.names instruction_1[10] $abc$31439$instruction_1[10]
1 1
.names instruction_2[10] $abc$31439$instruction_2[10]
1 1
.names $abc$31439$instruction[10] instruction[10]
1 1
.names instruction_1[11] $abc$31439$instruction_1[11]
1 1
.names instruction_2[11] $abc$31439$instruction_2[11]
1 1
.names $abc$31439$instruction[11] instruction[11]
1 1
.names instruction_1[12] $abc$31439$instruction_1[12]
1 1
.names instruction_2[12] $abc$31439$instruction_2[12]
1 1
.names $abc$31439$instruction[12] instruction[12]
1 1
.names instruction_1[13] $abc$31439$instruction_1[13]
1 1
.names instruction_2[13] $abc$31439$instruction_2[13]
1 1
.names $abc$31439$instruction[13] instruction[13]
1 1
.names instruction_1[14] $abc$31439$instruction_1[14]
1 1
.names instruction_2[14] $abc$31439$instruction_2[14]
1 1
.names $abc$31439$instruction[14] instruction[14]
1 1
.names instruction_1[15] $abc$31439$instruction_1[15]
1 1
.names instruction_2[15] $abc$31439$instruction_2[15]
1 1
.names $abc$31439$instruction[15] instruction[15]
1 1
.names rs_1[0][0] $abc$31439$rs_1[0][0]
1 1
.names rs_2[0][0] $abc$31439$rs_2[0][0]
1 1
.names $abc$31439$rs[0][0] rs[0][0]
1 1
.names rs_1[0][1] $abc$31439$rs_1[0][1]
1 1
.names rs_2[0][1] $abc$31439$rs_2[0][1]
1 1
.names $abc$31439$rs[0][1] rs[0][1]
1 1
.names rs_1[0][2] $abc$31439$rs_1[0][2]
1 1
.names rs_2[0][2] $abc$31439$rs_2[0][2]
1 1
.names $abc$31439$rs[0][2] rs[0][2]
1 1
.names rs_1[0][3] $abc$31439$rs_1[0][3]
1 1
.names rs_2[0][3] $abc$31439$rs_2[0][3]
1 1
.names $abc$31439$rs[0][3] rs[0][3]
1 1
.names rs_1[0][4] $abc$31439$rs_1[0][4]
1 1
.names rs_2[0][4] $abc$31439$rs_2[0][4]
1 1
.names $abc$31439$rs[0][4] rs[0][4]
1 1
.names rs_1[0][5] $abc$31439$rs_1[0][5]
1 1
.names rs_2[0][5] $abc$31439$rs_2[0][5]
1 1
.names $abc$31439$rs[0][5] rs[0][5]
1 1
.names rs_1[0][6] $abc$31439$rs_1[0][6]
1 1
.names rs_2[0][6] $abc$31439$rs_2[0][6]
1 1
.names $abc$31439$rs[0][6] rs[0][6]
1 1
.names rs_1[0][7] $abc$31439$rs_1[0][7]
1 1
.names rs_2[0][7] $abc$31439$rs_2[0][7]
1 1
.names $abc$31439$rs[0][7] rs[0][7]
1 1
.names rt_1[0][0] $abc$31439$rt_1[0][0]
1 1
.names rt_2[0][0] $abc$31439$rt_2[0][0]
1 1
.names $abc$31439$rt[0][0] rt[0][0]
1 1
.names rt_1[0][1] $abc$31439$rt_1[0][1]
1 1
.names rt_2[0][1] $abc$31439$rt_2[0][1]
1 1
.names $abc$31439$rt[0][1] rt[0][1]
1 1
.names rt_1[0][2] $abc$31439$rt_1[0][2]
1 1
.names rt_2[0][2] $abc$31439$rt_2[0][2]
1 1
.names $abc$31439$rt[0][2] rt[0][2]
1 1
.names rt_1[0][3] $abc$31439$rt_1[0][3]
1 1
.names rt_2[0][3] $abc$31439$rt_2[0][3]
1 1
.names $abc$31439$rt[0][3] rt[0][3]
1 1
.names rt_1[0][4] $abc$31439$rt_1[0][4]
1 1
.names rt_2[0][4] $abc$31439$rt_2[0][4]
1 1
.names $abc$31439$rt[0][4] rt[0][4]
1 1
.names rt_1[0][5] $abc$31439$rt_1[0][5]
1 1
.names rt_2[0][5] $abc$31439$rt_2[0][5]
1 1
.names $abc$31439$rt[0][5] rt[0][5]
1 1
.names rt_1[0][6] $abc$31439$rt_1[0][6]
1 1
.names rt_2[0][6] $abc$31439$rt_2[0][6]
1 1
.names $abc$31439$rt[0][6] rt[0][6]
1 1
.names rt_1[0][7] $abc$31439$rt_1[0][7]
1 1
.names rt_2[0][7] $abc$31439$rt_2[0][7]
1 1
.names $abc$31439$rt[0][7] rt[0][7]
1 1
.names rs_1[1][0] $abc$31439$rs_1[1][0]
1 1
.names rs_2[1][0] $abc$31439$rs_2[1][0]
1 1
.names $abc$31439$rs[1][0] rs[1][0]
1 1
.names rs_1[1][1] $abc$31439$rs_1[1][1]
1 1
.names rs_2[1][1] $abc$31439$rs_2[1][1]
1 1
.names $abc$31439$rs[1][1] rs[1][1]
1 1
.names rs_1[1][2] $abc$31439$rs_1[1][2]
1 1
.names rs_2[1][2] $abc$31439$rs_2[1][2]
1 1
.names $abc$31439$rs[1][2] rs[1][2]
1 1
.names rs_1[1][3] $abc$31439$rs_1[1][3]
1 1
.names rs_2[1][3] $abc$31439$rs_2[1][3]
1 1
.names $abc$31439$rs[1][3] rs[1][3]
1 1
.names rs_1[1][4] $abc$31439$rs_1[1][4]
1 1
.names rs_2[1][4] $abc$31439$rs_2[1][4]
1 1
.names $abc$31439$rs[1][4] rs[1][4]
1 1
.names rs_1[1][5] $abc$31439$rs_1[1][5]
1 1
.names rs_2[1][5] $abc$31439$rs_2[1][5]
1 1
.names $abc$31439$rs[1][5] rs[1][5]
1 1
.names rs_1[1][6] $abc$31439$rs_1[1][6]
1 1
.names rs_2[1][6] $abc$31439$rs_2[1][6]
1 1
.names $abc$31439$rs[1][6] rs[1][6]
1 1
.names rs_1[1][7] $abc$31439$rs_1[1][7]
1 1
.names rs_2[1][7] $abc$31439$rs_2[1][7]
1 1
.names $abc$31439$rs[1][7] rs[1][7]
1 1
.names rt_1[1][0] $abc$31439$rt_1[1][0]
1 1
.names rt_2[1][0] $abc$31439$rt_2[1][0]
1 1
.names $abc$31439$rt[1][0] rt[1][0]
1 1
.names rt_1[1][1] $abc$31439$rt_1[1][1]
1 1
.names rt_2[1][1] $abc$31439$rt_2[1][1]
1 1
.names $abc$31439$rt[1][1] rt[1][1]
1 1
.names rt_1[1][2] $abc$31439$rt_1[1][2]
1 1
.names rt_2[1][2] $abc$31439$rt_2[1][2]
1 1
.names $abc$31439$rt[1][2] rt[1][2]
1 1
.names rt_1[1][3] $abc$31439$rt_1[1][3]
1 1
.names rt_2[1][3] $abc$31439$rt_2[1][3]
1 1
.names $abc$31439$rt[1][3] rt[1][3]
1 1
.names rt_1[1][4] $abc$31439$rt_1[1][4]
1 1
.names rt_2[1][4] $abc$31439$rt_2[1][4]
1 1
.names $abc$31439$rt[1][4] rt[1][4]
1 1
.names rt_1[1][5] $abc$31439$rt_1[1][5]
1 1
.names rt_2[1][5] $abc$31439$rt_2[1][5]
1 1
.names $abc$31439$rt[1][5] rt[1][5]
1 1
.names rt_1[1][6] $abc$31439$rt_1[1][6]
1 1
.names rt_2[1][6] $abc$31439$rt_2[1][6]
1 1
.names $abc$31439$rt[1][6] rt[1][6]
1 1
.names rt_1[1][7] $abc$31439$rt_1[1][7]
1 1
.names rt_2[1][7] $abc$31439$rt_2[1][7]
1 1
.names $abc$31439$rt[1][7] rt[1][7]
1 1
.names rs_1[2][0] $abc$31439$rs_1[2][0]
1 1
.names rs_2[2][0] $abc$31439$rs_2[2][0]
1 1
.names $abc$31439$rs[2][0] rs[2][0]
1 1
.names rs_1[2][1] $abc$31439$rs_1[2][1]
1 1
.names rs_2[2][1] $abc$31439$rs_2[2][1]
1 1
.names $abc$31439$rs[2][1] rs[2][1]
1 1
.names rs_1[2][2] $abc$31439$rs_1[2][2]
1 1
.names rs_2[2][2] $abc$31439$rs_2[2][2]
1 1
.names $abc$31439$rs[2][2] rs[2][2]
1 1
.names rs_1[2][3] $abc$31439$rs_1[2][3]
1 1
.names rs_2[2][3] $abc$31439$rs_2[2][3]
1 1
.names $abc$31439$rs[2][3] rs[2][3]
1 1
.names rs_1[2][4] $abc$31439$rs_1[2][4]
1 1
.names rs_2[2][4] $abc$31439$rs_2[2][4]
1 1
.names $abc$31439$rs[2][4] rs[2][4]
1 1
.names rs_1[2][5] $abc$31439$rs_1[2][5]
1 1
.names rs_2[2][5] $abc$31439$rs_2[2][5]
1 1
.names $abc$31439$rs[2][5] rs[2][5]
1 1
.names rs_1[2][6] $abc$31439$rs_1[2][6]
1 1
.names rs_2[2][6] $abc$31439$rs_2[2][6]
1 1
.names $abc$31439$rs[2][6] rs[2][6]
1 1
.names rs_1[2][7] $abc$31439$rs_1[2][7]
1 1
.names rs_2[2][7] $abc$31439$rs_2[2][7]
1 1
.names $abc$31439$rs[2][7] rs[2][7]
1 1
.names rt_1[2][0] $abc$31439$rt_1[2][0]
1 1
.names rt_2[2][0] $abc$31439$rt_2[2][0]
1 1
.names $abc$31439$rt[2][0] rt[2][0]
1 1
.names rt_1[2][1] $abc$31439$rt_1[2][1]
1 1
.names rt_2[2][1] $abc$31439$rt_2[2][1]
1 1
.names $abc$31439$rt[2][1] rt[2][1]
1 1
.names rt_1[2][2] $abc$31439$rt_1[2][2]
1 1
.names rt_2[2][2] $abc$31439$rt_2[2][2]
1 1
.names $abc$31439$rt[2][2] rt[2][2]
1 1
.names rt_1[2][3] $abc$31439$rt_1[2][3]
1 1
.names rt_2[2][3] $abc$31439$rt_2[2][3]
1 1
.names $abc$31439$rt[2][3] rt[2][3]
1 1
.names rt_1[2][4] $abc$31439$rt_1[2][4]
1 1
.names rt_2[2][4] $abc$31439$rt_2[2][4]
1 1
.names $abc$31439$rt[2][4] rt[2][4]
1 1
.names rt_1[2][5] $abc$31439$rt_1[2][5]
1 1
.names rt_2[2][5] $abc$31439$rt_2[2][5]
1 1
.names $abc$31439$rt[2][5] rt[2][5]
1 1
.names rt_1[2][6] $abc$31439$rt_1[2][6]
1 1
.names rt_2[2][6] $abc$31439$rt_2[2][6]
1 1
.names $abc$31439$rt[2][6] rt[2][6]
1 1
.names rt_1[2][7] $abc$31439$rt_1[2][7]
1 1
.names rt_2[2][7] $abc$31439$rt_2[2][7]
1 1
.names $abc$31439$rt[2][7] rt[2][7]
1 1
.names rs_1[3][0] $abc$31439$rs_1[3][0]
1 1
.names rs_2[3][0] $abc$31439$rs_2[3][0]
1 1
.names $abc$31439$rs[3][0] rs[3][0]
1 1
.names rs_1[3][1] $abc$31439$rs_1[3][1]
1 1
.names rs_2[3][1] $abc$31439$rs_2[3][1]
1 1
.names $abc$31439$rs[3][1] rs[3][1]
1 1
.names rs_1[3][2] $abc$31439$rs_1[3][2]
1 1
.names rs_2[3][2] $abc$31439$rs_2[3][2]
1 1
.names $abc$31439$rs[3][2] rs[3][2]
1 1
.names rs_1[3][3] $abc$31439$rs_1[3][3]
1 1
.names rs_2[3][3] $abc$31439$rs_2[3][3]
1 1
.names $abc$31439$rs[3][3] rs[3][3]
1 1
.names rs_1[3][4] $abc$31439$rs_1[3][4]
1 1
.names rs_2[3][4] $abc$31439$rs_2[3][4]
1 1
.names $abc$31439$rs[3][4] rs[3][4]
1 1
.names rs_1[3][5] $abc$31439$rs_1[3][5]
1 1
.names rs_2[3][5] $abc$31439$rs_2[3][5]
1 1
.names $abc$31439$rs[3][5] rs[3][5]
1 1
.names rs_1[3][6] $abc$31439$rs_1[3][6]
1 1
.names rs_2[3][6] $abc$31439$rs_2[3][6]
1 1
.names $abc$31439$rs[3][6] rs[3][6]
1 1
.names rs_1[3][7] $abc$31439$rs_1[3][7]
1 1
.names rs_2[3][7] $abc$31439$rs_2[3][7]
1 1
.names $abc$31439$rs[3][7] rs[3][7]
1 1
.names rt_1[3][0] $abc$31439$rt_1[3][0]
1 1
.names rt_2[3][0] $abc$31439$rt_2[3][0]
1 1
.names $abc$31439$rt[3][0] rt[3][0]
1 1
.names rt_1[3][1] $abc$31439$rt_1[3][1]
1 1
.names rt_2[3][1] $abc$31439$rt_2[3][1]
1 1
.names $abc$31439$rt[3][1] rt[3][1]
1 1
.names rt_1[3][2] $abc$31439$rt_1[3][2]
1 1
.names rt_2[3][2] $abc$31439$rt_2[3][2]
1 1
.names $abc$31439$rt[3][2] rt[3][2]
1 1
.names rt_1[3][3] $abc$31439$rt_1[3][3]
1 1
.names rt_2[3][3] $abc$31439$rt_2[3][3]
1 1
.names $abc$31439$rt[3][3] rt[3][3]
1 1
.names rt_1[3][4] $abc$31439$rt_1[3][4]
1 1
.names rt_2[3][4] $abc$31439$rt_2[3][4]
1 1
.names $abc$31439$rt[3][4] rt[3][4]
1 1
.names rt_1[3][5] $abc$31439$rt_1[3][5]
1 1
.names rt_2[3][5] $abc$31439$rt_2[3][5]
1 1
.names $abc$31439$rt[3][5] rt[3][5]
1 1
.names rt_1[3][6] $abc$31439$rt_1[3][6]
1 1
.names rt_2[3][6] $abc$31439$rt_2[3][6]
1 1
.names $abc$31439$rt[3][6] rt[3][6]
1 1
.names rt_1[3][7] $abc$31439$rt_1[3][7]
1 1
.names rt_2[3][7] $abc$31439$rt_2[3][7]
1 1
.names $abc$31439$rt[3][7] rt[3][7]
1 1
.names thread_count_2[1] $abc$31439$thread_count_2[1]
1 1
.names thread_count_2[0] $abc$31439$thread_count_2[0]
1 1
.names $abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7177 $abc$23443$auto$rtlil.cc:2485:Not$7177
1 1
.names $abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7182 $abc$23443$auto$rtlil.cc:2485:Not$7182
1 1
.names $abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7187 $abc$23443$auto$rtlil.cc:2485:Not$7187
1 1
.names $abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7197 $abc$23443$auto$rtlil.cc:2485:Not$7197
1 1
.names $abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7207 $abc$23443$auto$rtlil.cc:2485:Not$7207
1 1
.names $abc$31439$abc$23443$auto$rtlil.cc:2485:Not$7202 $abc$23443$auto$rtlil.cc:2485:Not$7202
1 1
.end

.model $paramod$443b7d7e6fa51b4925ad1f73d225e8bfd7dc6c37\pc
.inputs clk reset enable core_state[0] core_state[1] core_state[2] decoded_nzp[0] decoded_nzp[1] decoded_nzp[2] decoded_immediate[0] decoded_immediate[1] decoded_immediate[2] decoded_immediate[3] decoded_immediate[4] decoded_immediate[5] decoded_immediate[6] decoded_immediate[7] decoded_nzp_write_enable decoded_pc_mux alu_out[0] alu_out[1] alu_out[2] alu_out[3] alu_out[4] alu_out[5] alu_out[6] alu_out[7] current_pc[0] current_pc[1] current_pc[2] current_pc[3] current_pc[4] current_pc[5] current_pc[6] current_pc[7]
.outputs next_pc[0] next_pc[1] next_pc[2] next_pc[3] next_pc[4] next_pc[5] next_pc[6] next_pc[7]
.names $false
.names $true
1
.names $undef
.subckt INV_X1 A=$abc$27625$alu_out[2] ZN=$abc$27625$new_n52_
.subckt INV_X1 A=$abc$27625$alu_out[1] ZN=$abc$27625$new_n53_
.subckt INV_X1 A=$abc$27625$alu_out[0] ZN=$abc$27625$new_n54_
.subckt INV_X1 A=$abc$27625$next_pc[7] ZN=$abc$27625$new_n55_
.subckt INV_X1 A=$abc$27625$next_pc[6] ZN=$abc$27625$new_n56_
.subckt INV_X1 A=$abc$27625$next_pc[5] ZN=$abc$27625$new_n57_
.subckt INV_X1 A=$abc$27625$next_pc[4] ZN=$abc$27625$new_n58_
.subckt INV_X1 A=$abc$27625$next_pc[3] ZN=$abc$27625$new_n59_
.subckt INV_X1 A=$abc$27625$next_pc[2] ZN=$abc$27625$new_n60_
.subckt INV_X1 A=$abc$27625$next_pc[1] ZN=$abc$27625$new_n61_
.subckt INV_X1 A=$abc$27625$next_pc[0] ZN=$abc$27625$new_n62_
.subckt INV_X1 A=$abc$27625$core_state[1] ZN=$abc$27625$new_n63_
.subckt INV_X1 A=$abc$27625$decoded_pc_mux ZN=$abc$27625$new_n64_
.subckt NAND4_X1 A1=$abc$27625$core_state[2] A2=$abc$27625$new_n63_ A3=$abc$27625$core_state[0] A4=$abc$27625$enable ZN=$abc$27625$new_n65_
.subckt AOI222_X1 A1=$abc$27625$nzp[0] A2=$abc$27625$decoded_nzp[0] B1=$abc$27625$decoded_nzp[1] B2=$abc$27625$nzp[1] C1=$abc$27625$nzp[2] C2=$abc$27625$decoded_nzp[2] ZN=$abc$27625$new_n66_
.subckt NOR2_X1 A1=$abc$27625$new_n64_ A2=$abc$27625$new_n66_ ZN=$abc$27625$new_n67_
.subckt NOR2_X1 A1=$abc$27625$current_pc[0] A2=$abc$27625$new_n67_ ZN=$abc$27625$new_n68_
.subckt AOI211_X1 A=$abc$27625$new_n65_ B=$abc$27625$new_n68_ C1=$abc$27625$new_n67_ C2=$abc$27625$decoded_immediate[0] ZN=$abc$27625$new_n69_
.subckt AOI211_X1 A=$abc$27625$reset B=$abc$27625$new_n69_ C1=$abc$27625$new_n65_ C2=$abc$27625$new_n62_ ZN=$abc$27625$auto$rtlil.cc:2714:MuxGate$23908
.subckt AND2_X1 A1=$abc$27625$current_pc[0] A2=$abc$27625$current_pc[1] ZN=$abc$27625$new_n71_
.subckt NOR2_X1 A1=$abc$27625$current_pc[0] A2=$abc$27625$current_pc[1] ZN=$abc$27625$new_n72_
.subckt NOR3_X1 A1=$abc$27625$new_n67_ A2=$abc$27625$new_n71_ A3=$abc$27625$new_n72_ ZN=$abc$27625$new_n73_
.subckt AOI211_X1 A=$abc$27625$new_n65_ B=$abc$27625$new_n73_ C1=$abc$27625$new_n67_ C2=$abc$27625$decoded_immediate[1] ZN=$abc$27625$new_n74_
.subckt AOI211_X1 A=$abc$27625$reset B=$abc$27625$new_n74_ C1=$abc$27625$new_n65_ C2=$abc$27625$new_n61_ ZN=$abc$27625$auto$rtlil.cc:2714:MuxGate$23912
.subckt XNOR2_X1 A=$abc$27625$current_pc[2] B=$abc$27625$new_n71_ ZN=$abc$27625$new_n76_
.subckt NOR2_X1 A1=$abc$27625$new_n67_ A2=$abc$27625$new_n76_ ZN=$abc$27625$new_n77_
.subckt AOI211_X1 A=$abc$27625$new_n65_ B=$abc$27625$new_n77_ C1=$abc$27625$new_n67_ C2=$abc$27625$decoded_immediate[2] ZN=$abc$27625$new_n78_
.subckt AOI211_X1 A=$abc$27625$reset B=$abc$27625$new_n78_ C1=$abc$27625$new_n65_ C2=$abc$27625$new_n60_ ZN=$abc$27625$auto$rtlil.cc:2714:MuxGate$23916
.subckt AND4_X1 A1=$abc$27625$current_pc[0] A2=$abc$27625$current_pc[1] A3=$abc$27625$current_pc[2] A4=$abc$27625$current_pc[3] ZN=$abc$27625$new_n80_
.subckt AOI21_X1 A=$abc$27625$current_pc[3] B1=$abc$27625$new_n71_ B2=$abc$27625$current_pc[2] ZN=$abc$27625$new_n81_
.subckt NOR3_X1 A1=$abc$27625$new_n67_ A2=$abc$27625$new_n80_ A3=$abc$27625$new_n81_ ZN=$abc$27625$new_n82_
.subckt AOI211_X1 A=$abc$27625$new_n65_ B=$abc$27625$new_n82_ C1=$abc$27625$new_n67_ C2=$abc$27625$decoded_immediate[3] ZN=$abc$27625$new_n83_
.subckt AOI211_X1 A=$abc$27625$reset B=$abc$27625$new_n83_ C1=$abc$27625$new_n65_ C2=$abc$27625$new_n59_ ZN=$abc$27625$auto$rtlil.cc:2714:MuxGate$23920
.subckt XNOR2_X1 A=$abc$27625$current_pc[4] B=$abc$27625$new_n80_ ZN=$abc$27625$new_n85_
.subckt NOR2_X1 A1=$abc$27625$new_n67_ A2=$abc$27625$new_n85_ ZN=$abc$27625$new_n86_
.subckt AOI211_X1 A=$abc$27625$new_n65_ B=$abc$27625$new_n86_ C1=$abc$27625$new_n67_ C2=$abc$27625$decoded_immediate[4] ZN=$abc$27625$new_n87_
.subckt AOI211_X1 A=$abc$27625$reset B=$abc$27625$new_n87_ C1=$abc$27625$new_n65_ C2=$abc$27625$new_n58_ ZN=$abc$27625$auto$rtlil.cc:2714:MuxGate$23924
.subckt AND3_X1 A1=$abc$27625$current_pc[4] A2=$abc$27625$current_pc[5] A3=$abc$27625$new_n80_ ZN=$abc$27625$new_n89_
.subckt AOI21_X1 A=$abc$27625$current_pc[5] B1=$abc$27625$new_n80_ B2=$abc$27625$current_pc[4] ZN=$abc$27625$new_n90_
.subckt NOR3_X1 A1=$abc$27625$new_n67_ A2=$abc$27625$new_n89_ A3=$abc$27625$new_n90_ ZN=$abc$27625$new_n91_
.subckt AOI211_X1 A=$abc$27625$new_n65_ B=$abc$27625$new_n91_ C1=$abc$27625$new_n67_ C2=$abc$27625$decoded_immediate[5] ZN=$abc$27625$new_n92_
.subckt AOI211_X1 A=$abc$27625$reset B=$abc$27625$new_n92_ C1=$abc$27625$new_n65_ C2=$abc$27625$new_n57_ ZN=$abc$27625$auto$rtlil.cc:2714:MuxGate$23928
.subckt NAND4_X1 A1=$abc$27625$current_pc[4] A2=$abc$27625$current_pc[5] A3=$abc$27625$current_pc[6] A4=$abc$27625$new_n80_ ZN=$abc$27625$new_n94_
.subckt OR2_X1 A1=$abc$27625$current_pc[6] A2=$abc$27625$new_n89_ ZN=$abc$27625$new_n95_
.subckt AOI21_X1 A=$abc$27625$new_n65_ B1=$abc$27625$new_n67_ B2=$abc$27625$decoded_immediate[6] ZN=$abc$27625$new_n96_
.subckt OAI211_X1 A=$abc$27625$new_n94_ B=$abc$27625$new_n95_ C1=$abc$27625$new_n64_ C2=$abc$27625$new_n66_ ZN=$abc$27625$new_n97_
.subckt AOI221_X1 A=$abc$27625$reset B1=$abc$27625$new_n96_ B2=$abc$27625$new_n97_ C1=$abc$27625$new_n65_ C2=$abc$27625$new_n56_ ZN=$abc$27625$auto$rtlil.cc:2714:MuxGate$23932
.subckt XOR2_X1 A=$abc$27625$current_pc[7] B=$abc$27625$new_n94_ Z=$abc$27625$new_n99_
.subckt OR2_X1 A1=$abc$27625$new_n67_ A2=$abc$27625$new_n99_ ZN=$abc$27625$new_n100_
.subckt AOI21_X1 A=$abc$27625$new_n65_ B1=$abc$27625$new_n67_ B2=$abc$27625$decoded_immediate[7] ZN=$abc$27625$new_n101_
.subckt AOI221_X1 A=$abc$27625$reset B1=$abc$27625$new_n100_ B2=$abc$27625$new_n101_ C1=$abc$27625$new_n65_ C2=$abc$27625$new_n55_ ZN=$abc$27625$auto$rtlil.cc:2714:MuxGate$23936
.subckt NAND2_X1 A1=$abc$27625$core_state[2] A2=$abc$27625$core_state[1] ZN=$abc$27625$new_n103_
.subckt NAND2_X1 A1=$abc$27625$enable A2=$abc$27625$decoded_nzp_write_enable ZN=$abc$27625$new_n104_
.subckt NOR3_X1 A1=$abc$27625$core_state[0] A2=$abc$27625$new_n103_ A3=$abc$27625$new_n104_ ZN=$abc$27625$new_n105_
.subckt NOR2_X1 A1=$abc$27625$nzp[0] A2=$abc$27625$new_n105_ ZN=$abc$27625$new_n106_
.subckt AOI211_X1 A=$abc$27625$reset B=$abc$27625$new_n106_ C1=$abc$27625$new_n105_ C2=$abc$27625$new_n54_ ZN=$abc$27625$auto$rtlil.cc:2714:MuxGate$23940
.subckt NOR2_X1 A1=$abc$27625$nzp[1] A2=$abc$27625$new_n105_ ZN=$abc$27625$new_n108_
.subckt AOI211_X1 A=$abc$27625$reset B=$abc$27625$new_n108_ C1=$abc$27625$new_n105_ C2=$abc$27625$new_n53_ ZN=$abc$27625$auto$rtlil.cc:2714:MuxGate$23944
.subckt NOR2_X1 A1=$abc$27625$nzp[2] A2=$abc$27625$new_n105_ ZN=$abc$27625$new_n110_
.subckt AOI211_X1 A=$abc$27625$reset B=$abc$27625$new_n110_ C1=$abc$27625$new_n105_ C2=$abc$27625$new_n52_ ZN=$abc$27625$auto$rtlil.cc:2714:MuxGate$23948
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23908 Q=next_pc[0] QN=$auto$dfflibmap.cc:405:dfflibmap$26851
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23912 Q=next_pc[1] QN=$auto$dfflibmap.cc:405:dfflibmap$26850
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23916 Q=next_pc[2] QN=$auto$dfflibmap.cc:405:dfflibmap$26849
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23920 Q=next_pc[3] QN=$auto$dfflibmap.cc:405:dfflibmap$26848
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23924 Q=next_pc[4] QN=$auto$dfflibmap.cc:405:dfflibmap$26847
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23928 Q=next_pc[5] QN=$auto$dfflibmap.cc:405:dfflibmap$26846
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23932 Q=next_pc[6] QN=$auto$dfflibmap.cc:405:dfflibmap$26845
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23936 Q=next_pc[7] QN=$auto$dfflibmap.cc:405:dfflibmap$26844
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23940 Q=nzp[0] QN=$auto$dfflibmap.cc:405:dfflibmap$26843
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23944 Q=nzp[1] QN=$auto$dfflibmap.cc:405:dfflibmap$26842
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23948 Q=nzp[2] QN=$auto$dfflibmap.cc:405:dfflibmap$26841
.names nzp[2] $abc$27625$nzp[2]
1 1
.names alu_out[2] $abc$27625$alu_out[2]
1 1
.names nzp[1] $abc$27625$nzp[1]
1 1
.names alu_out[1] $abc$27625$alu_out[1]
1 1
.names nzp[0] $abc$27625$nzp[0]
1 1
.names alu_out[0] $abc$27625$alu_out[0]
1 1
.names next_pc[7] $abc$27625$next_pc[7]
1 1
.names next_pc[6] $abc$27625$next_pc[6]
1 1
.names next_pc[5] $abc$27625$next_pc[5]
1 1
.names next_pc[4] $abc$27625$next_pc[4]
1 1
.names next_pc[3] $abc$27625$next_pc[3]
1 1
.names next_pc[2] $abc$27625$next_pc[2]
1 1
.names next_pc[1] $abc$27625$next_pc[1]
1 1
.names next_pc[0] $abc$27625$next_pc[0]
1 1
.names core_state[2] $abc$27625$core_state[2]
1 1
.names core_state[1] $abc$27625$core_state[1]
1 1
.names core_state[0] $abc$27625$core_state[0]
1 1
.names enable $abc$27625$enable
1 1
.names decoded_nzp_write_enable $abc$27625$decoded_nzp_write_enable
1 1
.names current_pc[0] $abc$27625$current_pc[0]
1 1
.names decoded_nzp[0] $abc$27625$decoded_nzp[0]
1 1
.names decoded_nzp[1] $abc$27625$decoded_nzp[1]
1 1
.names decoded_nzp[2] $abc$27625$decoded_nzp[2]
1 1
.names decoded_immediate[0] $abc$27625$decoded_immediate[0]
1 1
.names decoded_pc_mux $abc$27625$decoded_pc_mux
1 1
.names current_pc[1] $abc$27625$current_pc[1]
1 1
.names decoded_immediate[1] $abc$27625$decoded_immediate[1]
1 1
.names current_pc[2] $abc$27625$current_pc[2]
1 1
.names decoded_immediate[2] $abc$27625$decoded_immediate[2]
1 1
.names current_pc[3] $abc$27625$current_pc[3]
1 1
.names decoded_immediate[3] $abc$27625$decoded_immediate[3]
1 1
.names current_pc[4] $abc$27625$current_pc[4]
1 1
.names decoded_immediate[4] $abc$27625$decoded_immediate[4]
1 1
.names current_pc[5] $abc$27625$current_pc[5]
1 1
.names decoded_immediate[5] $abc$27625$decoded_immediate[5]
1 1
.names current_pc[6] $abc$27625$current_pc[6]
1 1
.names decoded_immediate[6] $abc$27625$decoded_immediate[6]
1 1
.names current_pc[7] $abc$27625$current_pc[7]
1 1
.names decoded_immediate[7] $abc$27625$decoded_immediate[7]
1 1
.names reset $abc$27625$reset
1 1
.names $abc$27625$auto$rtlil.cc:2714:MuxGate$23908 $auto$rtlil.cc:2714:MuxGate$23908
1 1
.names $abc$27625$auto$rtlil.cc:2714:MuxGate$23912 $auto$rtlil.cc:2714:MuxGate$23912
1 1
.names $abc$27625$auto$rtlil.cc:2714:MuxGate$23916 $auto$rtlil.cc:2714:MuxGate$23916
1 1
.names $abc$27625$auto$rtlil.cc:2714:MuxGate$23920 $auto$rtlil.cc:2714:MuxGate$23920
1 1
.names $abc$27625$auto$rtlil.cc:2714:MuxGate$23924 $auto$rtlil.cc:2714:MuxGate$23924
1 1
.names $abc$27625$auto$rtlil.cc:2714:MuxGate$23928 $auto$rtlil.cc:2714:MuxGate$23928
1 1
.names $abc$27625$auto$rtlil.cc:2714:MuxGate$23932 $auto$rtlil.cc:2714:MuxGate$23932
1 1
.names $abc$27625$auto$rtlil.cc:2714:MuxGate$23936 $auto$rtlil.cc:2714:MuxGate$23936
1 1
.names $abc$27625$auto$rtlil.cc:2714:MuxGate$23940 $auto$rtlil.cc:2714:MuxGate$23940
1 1
.names $abc$27625$auto$rtlil.cc:2714:MuxGate$23944 $auto$rtlil.cc:2714:MuxGate$23944
1 1
.names $abc$27625$auto$rtlil.cc:2714:MuxGate$23948 $auto$rtlil.cc:2714:MuxGate$23948
1 1
.end

.model $paramod$570077e6b96415b4d92362103cebadbad9f2b201\registers
.inputs clk reset enable block_id[0] block_id[1] block_id[2] block_id[3] block_id[4] block_id[5] block_id[6] block_id[7] core_state[0] core_state[1] core_state[2] decoded_rd_address[0] decoded_rd_address[1] decoded_rd_address[2] decoded_rd_address[3] decoded_rs_address[0] decoded_rs_address[1] decoded_rs_address[2] decoded_rs_address[3] decoded_rt_address[0] decoded_rt_address[1] decoded_rt_address[2] decoded_rt_address[3] decoded_reg_write_enable decoded_reg_input_mux[0] decoded_reg_input_mux[1] decoded_immediate[0] decoded_immediate[1] decoded_immediate[2] decoded_immediate[3] decoded_immediate[4] decoded_immediate[5] decoded_immediate[6] decoded_immediate[7] alu_out[0] alu_out[1] alu_out[2] alu_out[3] alu_out[4] alu_out[5] alu_out[6] alu_out[7] lsu_out[0] lsu_out[1] lsu_out[2] lsu_out[3] lsu_out[4] lsu_out[5] lsu_out[6] lsu_out[7]
.outputs rs[0] rs[1] rs[2] rs[3] rs[4] rs[5] rs[6] rs[7] rt[0] rt[1] rt[2] rt[3] rt[4] rt[5] rt[6] rt[7]
.names $false
.names $true
1
.names $undef
.subckt INV_X1 A=$abc$27686$rd_address[1] ZN=$abc$27686$new_n371_
.subckt INV_X1 A=$abc$27686$rd_address[3] ZN=$abc$27686$new_n372_
.subckt INV_X1 A=$abc$27686$enable ZN=$abc$27686$new_n373_
.subckt INV_X1 A=$abc$27686$core_state[0] ZN=$abc$27686$new_n374_
.subckt INV_X1 A=$abc$27686$reg_input_mux[0] ZN=$abc$27686$new_n375_
.subckt INV_X1 A=$abc$27686$reset ZN=$abc$27686$new_n376_
.subckt INV_X1 A=$abc$27686$registers[0][0] ZN=$abc$27686$new_n377_
.subckt INV_X1 A=$abc$27686$registers[1][0] ZN=$abc$27686$new_n378_
.subckt INV_X1 A=$abc$27686$decoded_rt_address[0] ZN=$abc$27686$new_n379_
.subckt INV_X1 A=$abc$27686$registers[2][0] ZN=$abc$27686$new_n380_
.subckt INV_X1 A=$abc$27686$registers[3][0] ZN=$abc$27686$new_n381_
.subckt INV_X1 A=$abc$27686$decoded_rt_address[1] ZN=$abc$27686$new_n382_
.subckt INV_X1 A=$abc$27686$registers[4][0] ZN=$abc$27686$new_n383_
.subckt INV_X1 A=$abc$27686$registers[5][0] ZN=$abc$27686$new_n384_
.subckt INV_X1 A=$abc$27686$registers[6][0] ZN=$abc$27686$new_n385_
.subckt INV_X1 A=$abc$27686$registers[7][0] ZN=$abc$27686$new_n386_
.subckt INV_X1 A=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n387_
.subckt INV_X1 A=$abc$27686$registers[8][0] ZN=$abc$27686$new_n388_
.subckt INV_X1 A=$abc$27686$registers[9][0] ZN=$abc$27686$new_n389_
.subckt INV_X1 A=$abc$27686$registers[10][0] ZN=$abc$27686$new_n390_
.subckt INV_X1 A=$abc$27686$registers[11][0] ZN=$abc$27686$new_n391_
.subckt INV_X1 A=$abc$27686$registers[12][0] ZN=$abc$27686$new_n392_
.subckt INV_X1 A=$abc$27686$registers[13][0] ZN=$abc$27686$new_n393_
.subckt INV_X1 A=$abc$27686$decoded_rt_address[3] ZN=$abc$27686$new_n394_
.subckt INV_X1 A=$abc$27686$registers[0][1] ZN=$abc$27686$new_n395_
.subckt INV_X1 A=$abc$27686$registers[1][1] ZN=$abc$27686$new_n396_
.subckt INV_X1 A=$abc$27686$registers[2][1] ZN=$abc$27686$new_n397_
.subckt INV_X1 A=$abc$27686$registers[3][1] ZN=$abc$27686$new_n398_
.subckt INV_X1 A=$abc$27686$registers[4][1] ZN=$abc$27686$new_n399_
.subckt INV_X1 A=$abc$27686$registers[5][1] ZN=$abc$27686$new_n400_
.subckt INV_X1 A=$abc$27686$registers[6][1] ZN=$abc$27686$new_n401_
.subckt INV_X1 A=$abc$27686$registers[7][1] ZN=$abc$27686$new_n402_
.subckt INV_X1 A=$abc$27686$registers[8][1] ZN=$abc$27686$new_n403_
.subckt INV_X1 A=$abc$27686$registers[9][1] ZN=$abc$27686$new_n404_
.subckt INV_X1 A=$abc$27686$registers[10][1] ZN=$abc$27686$new_n405_
.subckt INV_X1 A=$abc$27686$registers[11][1] ZN=$abc$27686$new_n406_
.subckt INV_X1 A=$abc$27686$registers[12][1] ZN=$abc$27686$new_n407_
.subckt INV_X1 A=$abc$27686$registers[0][2] ZN=$abc$27686$new_n408_
.subckt INV_X1 A=$abc$27686$registers[1][2] ZN=$abc$27686$new_n409_
.subckt INV_X1 A=$abc$27686$registers[2][2] ZN=$abc$27686$new_n410_
.subckt INV_X1 A=$abc$27686$registers[3][2] ZN=$abc$27686$new_n411_
.subckt INV_X1 A=$abc$27686$registers[4][2] ZN=$abc$27686$new_n412_
.subckt INV_X1 A=$abc$27686$registers[5][2] ZN=$abc$27686$new_n413_
.subckt INV_X1 A=$abc$27686$registers[6][2] ZN=$abc$27686$new_n414_
.subckt INV_X1 A=$abc$27686$registers[7][2] ZN=$abc$27686$new_n415_
.subckt INV_X1 A=$abc$27686$registers[8][2] ZN=$abc$27686$new_n416_
.subckt INV_X1 A=$abc$27686$registers[9][2] ZN=$abc$27686$new_n417_
.subckt INV_X1 A=$abc$27686$registers[10][2] ZN=$abc$27686$new_n418_
.subckt INV_X1 A=$abc$27686$registers[11][2] ZN=$abc$27686$new_n419_
.subckt INV_X1 A=$abc$27686$registers[12][2] ZN=$abc$27686$new_n420_
.subckt INV_X1 A=$abc$27686$registers[0][3] ZN=$abc$27686$new_n421_
.subckt INV_X1 A=$abc$27686$registers[1][3] ZN=$abc$27686$new_n422_
.subckt INV_X1 A=$abc$27686$registers[2][3] ZN=$abc$27686$new_n423_
.subckt INV_X1 A=$abc$27686$registers[3][3] ZN=$abc$27686$new_n424_
.subckt INV_X1 A=$abc$27686$registers[4][3] ZN=$abc$27686$new_n425_
.subckt INV_X1 A=$abc$27686$registers[5][3] ZN=$abc$27686$new_n426_
.subckt INV_X1 A=$abc$27686$registers[6][3] ZN=$abc$27686$new_n427_
.subckt INV_X1 A=$abc$27686$registers[7][3] ZN=$abc$27686$new_n428_
.subckt INV_X1 A=$abc$27686$registers[8][3] ZN=$abc$27686$new_n429_
.subckt INV_X1 A=$abc$27686$registers[9][3] ZN=$abc$27686$new_n430_
.subckt INV_X1 A=$abc$27686$registers[10][3] ZN=$abc$27686$new_n431_
.subckt INV_X1 A=$abc$27686$registers[11][3] ZN=$abc$27686$new_n432_
.subckt INV_X1 A=$abc$27686$registers[12][3] ZN=$abc$27686$new_n433_
.subckt INV_X1 A=$abc$27686$registers[0][4] ZN=$abc$27686$new_n434_
.subckt INV_X1 A=$abc$27686$registers[1][4] ZN=$abc$27686$new_n435_
.subckt INV_X1 A=$abc$27686$registers[2][4] ZN=$abc$27686$new_n436_
.subckt INV_X1 A=$abc$27686$registers[3][4] ZN=$abc$27686$new_n437_
.subckt INV_X1 A=$abc$27686$registers[4][4] ZN=$abc$27686$new_n438_
.subckt INV_X1 A=$abc$27686$registers[5][4] ZN=$abc$27686$new_n439_
.subckt INV_X1 A=$abc$27686$registers[6][4] ZN=$abc$27686$new_n440_
.subckt INV_X1 A=$abc$27686$registers[7][4] ZN=$abc$27686$new_n441_
.subckt INV_X1 A=$abc$27686$registers[8][4] ZN=$abc$27686$new_n442_
.subckt INV_X1 A=$abc$27686$registers[9][4] ZN=$abc$27686$new_n443_
.subckt INV_X1 A=$abc$27686$registers[10][4] ZN=$abc$27686$new_n444_
.subckt INV_X1 A=$abc$27686$registers[11][4] ZN=$abc$27686$new_n445_
.subckt INV_X1 A=$abc$27686$registers[12][4] ZN=$abc$27686$new_n446_
.subckt INV_X1 A=$abc$27686$registers[0][5] ZN=$abc$27686$new_n447_
.subckt INV_X1 A=$abc$27686$registers[1][5] ZN=$abc$27686$new_n448_
.subckt INV_X1 A=$abc$27686$registers[2][5] ZN=$abc$27686$new_n449_
.subckt INV_X1 A=$abc$27686$registers[3][5] ZN=$abc$27686$new_n450_
.subckt INV_X1 A=$abc$27686$registers[4][5] ZN=$abc$27686$new_n451_
.subckt INV_X1 A=$abc$27686$registers[5][5] ZN=$abc$27686$new_n452_
.subckt INV_X1 A=$abc$27686$registers[6][5] ZN=$abc$27686$new_n453_
.subckt INV_X1 A=$abc$27686$registers[7][5] ZN=$abc$27686$new_n454_
.subckt INV_X1 A=$abc$27686$registers[8][5] ZN=$abc$27686$new_n455_
.subckt INV_X1 A=$abc$27686$registers[9][5] ZN=$abc$27686$new_n456_
.subckt INV_X1 A=$abc$27686$registers[10][5] ZN=$abc$27686$new_n457_
.subckt INV_X1 A=$abc$27686$registers[11][5] ZN=$abc$27686$new_n458_
.subckt INV_X1 A=$abc$27686$registers[12][5] ZN=$abc$27686$new_n459_
.subckt INV_X1 A=$abc$27686$registers[0][6] ZN=$abc$27686$new_n460_
.subckt INV_X1 A=$abc$27686$registers[1][6] ZN=$abc$27686$new_n461_
.subckt INV_X1 A=$abc$27686$registers[2][6] ZN=$abc$27686$new_n462_
.subckt INV_X1 A=$abc$27686$registers[3][6] ZN=$abc$27686$new_n463_
.subckt INV_X1 A=$abc$27686$registers[4][6] ZN=$abc$27686$new_n464_
.subckt INV_X1 A=$abc$27686$registers[5][6] ZN=$abc$27686$new_n465_
.subckt INV_X1 A=$abc$27686$registers[6][6] ZN=$abc$27686$new_n466_
.subckt INV_X1 A=$abc$27686$registers[7][6] ZN=$abc$27686$new_n467_
.subckt INV_X1 A=$abc$27686$registers[8][6] ZN=$abc$27686$new_n468_
.subckt INV_X1 A=$abc$27686$registers[9][6] ZN=$abc$27686$new_n469_
.subckt INV_X1 A=$abc$27686$registers[10][6] ZN=$abc$27686$new_n470_
.subckt INV_X1 A=$abc$27686$registers[11][6] ZN=$abc$27686$new_n471_
.subckt INV_X1 A=$abc$27686$registers[12][6] ZN=$abc$27686$new_n472_
.subckt INV_X1 A=$abc$27686$registers[13][6] ZN=$abc$27686$new_n473_
.subckt INV_X1 A=$abc$27686$registers[0][7] ZN=$abc$27686$new_n474_
.subckt INV_X1 A=$abc$27686$registers[1][7] ZN=$abc$27686$new_n475_
.subckt INV_X1 A=$abc$27686$registers[2][7] ZN=$abc$27686$new_n476_
.subckt INV_X1 A=$abc$27686$registers[3][7] ZN=$abc$27686$new_n477_
.subckt INV_X1 A=$abc$27686$registers[4][7] ZN=$abc$27686$new_n478_
.subckt INV_X1 A=$abc$27686$registers[5][7] ZN=$abc$27686$new_n479_
.subckt INV_X1 A=$abc$27686$registers[6][7] ZN=$abc$27686$new_n480_
.subckt INV_X1 A=$abc$27686$registers[7][7] ZN=$abc$27686$new_n481_
.subckt INV_X1 A=$abc$27686$registers[8][7] ZN=$abc$27686$new_n482_
.subckt INV_X1 A=$abc$27686$registers[9][7] ZN=$abc$27686$new_n483_
.subckt INV_X1 A=$abc$27686$registers[10][7] ZN=$abc$27686$new_n484_
.subckt INV_X1 A=$abc$27686$registers[11][7] ZN=$abc$27686$new_n485_
.subckt INV_X1 A=$abc$27686$registers[12][7] ZN=$abc$27686$new_n486_
.subckt INV_X1 A=$abc$27686$registers[13][7] ZN=$abc$27686$new_n487_
.subckt INV_X1 A=$abc$27686$decoded_rs_address[0] ZN=$abc$27686$new_n488_
.subckt INV_X1 A=$abc$27686$decoded_rs_address[1] ZN=$abc$27686$new_n489_
.subckt INV_X1 A=$abc$27686$decoded_rs_address[2] ZN=$abc$27686$new_n490_
.subckt INV_X1 A=$abc$27686$decoded_rs_address[3] ZN=$abc$27686$new_n491_
.subckt NAND2_X1 A1=$abc$27686$new_n371_ A2=$abc$27686$rd_address[0] ZN=$abc$27686$new_n492_
.subckt NOR2_X1 A1=$abc$27686$rd_address[1] A2=$abc$27686$rd_address[0] ZN=$abc$27686$new_n493_
.subckt NAND2_X1 A1=$abc$27686$rd_address[3] A2=$abc$27686$rd_address[2] ZN=$abc$27686$new_n494_
.subckt NAND2_X1 A1=$abc$27686$enable A2=$abc$27686$core_state[1] ZN=$abc$27686$new_n495_
.subckt NAND2_X1 A1=$abc$27686$core_state[1] A2=$abc$27686$new_n376_ ZN=$abc$27686$new_n496_
.subckt OAI21_X1 A=$abc$27686$reg_write_enable B1=$abc$27686$new_n493_ B2=$abc$27686$new_n494_ ZN=$abc$27686$new_n497_
.subckt NAND3_X1 A1=$abc$27686$enable A2=$abc$27686$new_n374_ A3=$abc$27686$core_state[2] ZN=$abc$27686$new_n498_
.subckt NAND2_X1 A1=$abc$27686$reg_input_mux[1] A2=$abc$27686$new_n375_ ZN=$abc$27686$new_n499_
.subckt NOR4_X1 A1=$abc$27686$new_n496_ A2=$abc$27686$new_n497_ A3=$abc$27686$new_n498_ A4=$abc$27686$new_n499_ ZN=$abc$27686$new_n500_
.subckt OR4_X1 A1=$abc$27686$new_n496_ A2=$abc$27686$new_n497_ A3=$abc$27686$new_n498_ A4=$abc$27686$new_n499_ ZN=$abc$27686$new_n501_
.subckt NOR4_X1 A1=$abc$27686$reg_input_mux[1] A2=$abc$27686$new_n496_ A3=$abc$27686$new_n497_ A4=$abc$27686$new_n498_ ZN=$abc$27686$new_n502_
.subckt OAI21_X1 A=$abc$27686$new_n372_ B1=$abc$27686$new_n500_ B2=$abc$27686$new_n502_ ZN=$abc$27686$new_n503_
.subckt OAI211_X1 A=$abc$27686$new_n372_ B=$abc$27686$rd_address[2] C1=$abc$27686$new_n500_ C2=$abc$27686$new_n502_ ZN=$abc$27686$new_n504_
.subckt OR2_X1 A1=$abc$27686$new_n492_ A2=$abc$27686$new_n504_ ZN=$abc$27686$new_n505_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n505_ ZN=$abc$27686$new_n506_
.subckt NAND2_X1 A1=$abc$27686$reg_input_mux[0] A2=$abc$27686$new_n502_ ZN=$abc$27686$new_n507_
.subckt MUX2_X1 A=$abc$27686$lsu_out[0] B=$abc$27686$alu_out[0] S=$abc$27686$new_n507_ Z=$abc$27686$new_n508_
.subckt AND2_X1 A1=$abc$27686$immediate[0] A2=$abc$27686$new_n500_ ZN=$abc$27686$new_n509_
.subckt AOI21_X1 A=$abc$27686$new_n509_ B1=$abc$27686$new_n508_ B2=$abc$27686$new_n501_ ZN=$abc$27686$new_n510_
.subckt OAI22_X1 A1=$abc$27686$new_n384_ A2=$abc$27686$new_n506_ B1=$abc$27686$new_n510_ B2=$abc$27686$new_n505_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$23952
.subckt MUX2_X1 A=$abc$27686$lsu_out[1] B=$abc$27686$alu_out[1] S=$abc$27686$new_n507_ Z=$abc$27686$new_n512_
.subckt AND2_X1 A1=$abc$27686$immediate[1] A2=$abc$27686$new_n500_ ZN=$abc$27686$new_n513_
.subckt AOI21_X1 A=$abc$27686$new_n513_ B1=$abc$27686$new_n512_ B2=$abc$27686$new_n501_ ZN=$abc$27686$new_n514_
.subckt OAI22_X1 A1=$abc$27686$new_n400_ A2=$abc$27686$new_n506_ B1=$abc$27686$new_n514_ B2=$abc$27686$new_n505_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$23956
.subckt MUX2_X1 A=$abc$27686$lsu_out[2] B=$abc$27686$alu_out[2] S=$abc$27686$new_n507_ Z=$abc$27686$new_n516_
.subckt AND2_X1 A1=$abc$27686$immediate[2] A2=$abc$27686$new_n500_ ZN=$abc$27686$new_n517_
.subckt AOI21_X1 A=$abc$27686$new_n517_ B1=$abc$27686$new_n516_ B2=$abc$27686$new_n501_ ZN=$abc$27686$new_n518_
.subckt OAI22_X1 A1=$abc$27686$new_n413_ A2=$abc$27686$new_n506_ B1=$abc$27686$new_n518_ B2=$abc$27686$new_n505_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$23960
.subckt MUX2_X1 A=$abc$27686$lsu_out[3] B=$abc$27686$alu_out[3] S=$abc$27686$new_n507_ Z=$abc$27686$new_n520_
.subckt AND2_X1 A1=$abc$27686$immediate[3] A2=$abc$27686$new_n500_ ZN=$abc$27686$new_n521_
.subckt AOI21_X1 A=$abc$27686$new_n521_ B1=$abc$27686$new_n520_ B2=$abc$27686$new_n501_ ZN=$abc$27686$new_n522_
.subckt OAI22_X1 A1=$abc$27686$new_n426_ A2=$abc$27686$new_n506_ B1=$abc$27686$new_n522_ B2=$abc$27686$new_n505_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$23964
.subckt MUX2_X1 A=$abc$27686$lsu_out[4] B=$abc$27686$alu_out[4] S=$abc$27686$new_n507_ Z=$abc$27686$new_n524_
.subckt AND2_X1 A1=$abc$27686$immediate[4] A2=$abc$27686$new_n500_ ZN=$abc$27686$new_n525_
.subckt AOI21_X1 A=$abc$27686$new_n525_ B1=$abc$27686$new_n524_ B2=$abc$27686$new_n501_ ZN=$abc$27686$new_n526_
.subckt OAI22_X1 A1=$abc$27686$new_n439_ A2=$abc$27686$new_n506_ B1=$abc$27686$new_n526_ B2=$abc$27686$new_n505_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$23968
.subckt MUX2_X1 A=$abc$27686$lsu_out[5] B=$abc$27686$alu_out[5] S=$abc$27686$new_n507_ Z=$abc$27686$new_n528_
.subckt AND2_X1 A1=$abc$27686$immediate[5] A2=$abc$27686$new_n500_ ZN=$abc$27686$new_n529_
.subckt AOI21_X1 A=$abc$27686$new_n529_ B1=$abc$27686$new_n528_ B2=$abc$27686$new_n501_ ZN=$abc$27686$new_n530_
.subckt OAI22_X1 A1=$abc$27686$new_n452_ A2=$abc$27686$new_n506_ B1=$abc$27686$new_n530_ B2=$abc$27686$new_n505_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$23972
.subckt MUX2_X1 A=$abc$27686$lsu_out[6] B=$abc$27686$alu_out[6] S=$abc$27686$new_n507_ Z=$abc$27686$new_n532_
.subckt AND2_X1 A1=$abc$27686$immediate[6] A2=$abc$27686$new_n500_ ZN=$abc$27686$new_n533_
.subckt AOI21_X1 A=$abc$27686$new_n533_ B1=$abc$27686$new_n532_ B2=$abc$27686$new_n501_ ZN=$abc$27686$new_n534_
.subckt OAI22_X1 A1=$abc$27686$new_n465_ A2=$abc$27686$new_n506_ B1=$abc$27686$new_n534_ B2=$abc$27686$new_n505_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$23976
.subckt MUX2_X1 A=$abc$27686$lsu_out[7] B=$abc$27686$alu_out[7] S=$abc$27686$new_n507_ Z=$abc$27686$new_n536_
.subckt AND2_X1 A1=$abc$27686$immediate[7] A2=$abc$27686$new_n500_ ZN=$abc$27686$new_n537_
.subckt AOI21_X1 A=$abc$27686$new_n537_ B1=$abc$27686$new_n536_ B2=$abc$27686$new_n501_ ZN=$abc$27686$new_n538_
.subckt OAI22_X1 A1=$abc$27686$new_n479_ A2=$abc$27686$new_n506_ B1=$abc$27686$new_n538_ B2=$abc$27686$new_n505_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$23980
.subckt NAND2_X1 A1=$abc$27686$rd_address[1] A2=$abc$27686$rd_address[0] ZN=$abc$27686$new_n540_
.subckt NOR2_X1 A1=$abc$27686$new_n372_ A2=$abc$27686$rd_address[2] ZN=$abc$27686$new_n541_
.subckt OAI21_X1 A=$abc$27686$new_n541_ B1=$abc$27686$new_n502_ B2=$abc$27686$new_n500_ ZN=$abc$27686$new_n542_
.subckt OR2_X1 A1=$abc$27686$new_n540_ A2=$abc$27686$new_n542_ ZN=$abc$27686$new_n543_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n543_ ZN=$abc$27686$new_n544_
.subckt OAI22_X1 A1=$abc$27686$new_n510_ A2=$abc$27686$new_n543_ B1=$abc$27686$new_n544_ B2=$abc$27686$new_n391_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$23984
.subckt OAI22_X1 A1=$abc$27686$new_n514_ A2=$abc$27686$new_n543_ B1=$abc$27686$new_n544_ B2=$abc$27686$new_n406_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$23988
.subckt OAI22_X1 A1=$abc$27686$new_n518_ A2=$abc$27686$new_n543_ B1=$abc$27686$new_n544_ B2=$abc$27686$new_n419_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$23992
.subckt OAI22_X1 A1=$abc$27686$new_n522_ A2=$abc$27686$new_n543_ B1=$abc$27686$new_n544_ B2=$abc$27686$new_n432_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$23996
.subckt OAI22_X1 A1=$abc$27686$new_n526_ A2=$abc$27686$new_n543_ B1=$abc$27686$new_n544_ B2=$abc$27686$new_n445_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24000
.subckt OAI22_X1 A1=$abc$27686$new_n530_ A2=$abc$27686$new_n543_ B1=$abc$27686$new_n544_ B2=$abc$27686$new_n458_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24004
.subckt OAI22_X1 A1=$abc$27686$new_n534_ A2=$abc$27686$new_n543_ B1=$abc$27686$new_n544_ B2=$abc$27686$new_n471_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24008
.subckt OAI22_X1 A1=$abc$27686$new_n538_ A2=$abc$27686$new_n543_ B1=$abc$27686$new_n544_ B2=$abc$27686$new_n485_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24012
.subckt OAI211_X1 A=$abc$27686$new_n493_ B=$abc$27686$new_n541_ C1=$abc$27686$new_n502_ C2=$abc$27686$new_n500_ ZN=$abc$27686$new_n553_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n553_ ZN=$abc$27686$new_n554_
.subckt OAI22_X1 A1=$abc$27686$new_n510_ A2=$abc$27686$new_n553_ B1=$abc$27686$new_n554_ B2=$abc$27686$new_n388_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24016
.subckt OAI22_X1 A1=$abc$27686$new_n514_ A2=$abc$27686$new_n553_ B1=$abc$27686$new_n554_ B2=$abc$27686$new_n403_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24020
.subckt OAI22_X1 A1=$abc$27686$new_n518_ A2=$abc$27686$new_n553_ B1=$abc$27686$new_n554_ B2=$abc$27686$new_n416_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24024
.subckt OAI22_X1 A1=$abc$27686$new_n522_ A2=$abc$27686$new_n553_ B1=$abc$27686$new_n554_ B2=$abc$27686$new_n429_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24028
.subckt OAI22_X1 A1=$abc$27686$new_n526_ A2=$abc$27686$new_n553_ B1=$abc$27686$new_n554_ B2=$abc$27686$new_n442_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24032
.subckt OAI22_X1 A1=$abc$27686$new_n530_ A2=$abc$27686$new_n553_ B1=$abc$27686$new_n554_ B2=$abc$27686$new_n455_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24036
.subckt OAI22_X1 A1=$abc$27686$new_n534_ A2=$abc$27686$new_n553_ B1=$abc$27686$new_n554_ B2=$abc$27686$new_n468_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24040
.subckt OAI22_X1 A1=$abc$27686$new_n538_ A2=$abc$27686$new_n553_ B1=$abc$27686$new_n554_ B2=$abc$27686$new_n482_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24044
.subckt OR2_X1 A1=$abc$27686$new_n504_ A2=$abc$27686$new_n540_ ZN=$abc$27686$new_n563_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n563_ ZN=$abc$27686$new_n564_
.subckt OAI22_X1 A1=$abc$27686$new_n510_ A2=$abc$27686$new_n563_ B1=$abc$27686$new_n564_ B2=$abc$27686$new_n386_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24048
.subckt OAI22_X1 A1=$abc$27686$new_n514_ A2=$abc$27686$new_n563_ B1=$abc$27686$new_n564_ B2=$abc$27686$new_n402_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24052
.subckt OAI22_X1 A1=$abc$27686$new_n518_ A2=$abc$27686$new_n563_ B1=$abc$27686$new_n564_ B2=$abc$27686$new_n415_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24056
.subckt OAI22_X1 A1=$abc$27686$new_n522_ A2=$abc$27686$new_n563_ B1=$abc$27686$new_n564_ B2=$abc$27686$new_n428_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24060
.subckt OAI22_X1 A1=$abc$27686$new_n526_ A2=$abc$27686$new_n563_ B1=$abc$27686$new_n564_ B2=$abc$27686$new_n441_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24064
.subckt OAI22_X1 A1=$abc$27686$new_n530_ A2=$abc$27686$new_n563_ B1=$abc$27686$new_n564_ B2=$abc$27686$new_n454_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24068
.subckt OAI22_X1 A1=$abc$27686$new_n534_ A2=$abc$27686$new_n563_ B1=$abc$27686$new_n564_ B2=$abc$27686$new_n467_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24072
.subckt OAI22_X1 A1=$abc$27686$new_n538_ A2=$abc$27686$new_n563_ B1=$abc$27686$new_n564_ B2=$abc$27686$new_n481_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24076
.subckt OR2_X1 A1=$abc$27686$new_n492_ A2=$abc$27686$new_n542_ ZN=$abc$27686$new_n573_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n573_ ZN=$abc$27686$new_n574_
.subckt OAI22_X1 A1=$abc$27686$new_n510_ A2=$abc$27686$new_n573_ B1=$abc$27686$new_n574_ B2=$abc$27686$new_n389_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24080
.subckt OAI22_X1 A1=$abc$27686$new_n514_ A2=$abc$27686$new_n573_ B1=$abc$27686$new_n574_ B2=$abc$27686$new_n404_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24084
.subckt OAI22_X1 A1=$abc$27686$new_n518_ A2=$abc$27686$new_n573_ B1=$abc$27686$new_n574_ B2=$abc$27686$new_n417_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24088
.subckt OAI22_X1 A1=$abc$27686$new_n522_ A2=$abc$27686$new_n573_ B1=$abc$27686$new_n574_ B2=$abc$27686$new_n430_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24092
.subckt OAI22_X1 A1=$abc$27686$new_n526_ A2=$abc$27686$new_n573_ B1=$abc$27686$new_n574_ B2=$abc$27686$new_n443_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24096
.subckt OAI22_X1 A1=$abc$27686$new_n530_ A2=$abc$27686$new_n573_ B1=$abc$27686$new_n574_ B2=$abc$27686$new_n456_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24100
.subckt OAI22_X1 A1=$abc$27686$new_n534_ A2=$abc$27686$new_n573_ B1=$abc$27686$new_n574_ B2=$abc$27686$new_n469_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24104
.subckt OAI22_X1 A1=$abc$27686$new_n538_ A2=$abc$27686$new_n573_ B1=$abc$27686$new_n574_ B2=$abc$27686$new_n483_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24108
.subckt OR2_X1 A1=$abc$27686$new_n371_ A2=$abc$27686$rd_address[0] ZN=$abc$27686$new_n583_
.subckt OR2_X1 A1=$abc$27686$new_n504_ A2=$abc$27686$new_n583_ ZN=$abc$27686$new_n584_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n584_ ZN=$abc$27686$new_n585_
.subckt OAI22_X1 A1=$abc$27686$new_n510_ A2=$abc$27686$new_n584_ B1=$abc$27686$new_n585_ B2=$abc$27686$new_n385_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24112
.subckt OAI22_X1 A1=$abc$27686$new_n514_ A2=$abc$27686$new_n584_ B1=$abc$27686$new_n585_ B2=$abc$27686$new_n401_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24116
.subckt OAI22_X1 A1=$abc$27686$new_n518_ A2=$abc$27686$new_n584_ B1=$abc$27686$new_n585_ B2=$abc$27686$new_n414_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24120
.subckt OAI22_X1 A1=$abc$27686$new_n522_ A2=$abc$27686$new_n584_ B1=$abc$27686$new_n585_ B2=$abc$27686$new_n427_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24124
.subckt OAI22_X1 A1=$abc$27686$new_n526_ A2=$abc$27686$new_n584_ B1=$abc$27686$new_n585_ B2=$abc$27686$new_n440_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24128
.subckt OAI22_X1 A1=$abc$27686$new_n530_ A2=$abc$27686$new_n584_ B1=$abc$27686$new_n585_ B2=$abc$27686$new_n453_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24132
.subckt OAI22_X1 A1=$abc$27686$new_n534_ A2=$abc$27686$new_n584_ B1=$abc$27686$new_n585_ B2=$abc$27686$new_n466_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24136
.subckt OAI22_X1 A1=$abc$27686$new_n538_ A2=$abc$27686$new_n584_ B1=$abc$27686$new_n585_ B2=$abc$27686$new_n480_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24140
.subckt OR3_X1 A1=$abc$27686$rd_address[2] A2=$abc$27686$new_n503_ A3=$abc$27686$new_n540_ ZN=$abc$27686$new_n594_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n594_ ZN=$abc$27686$new_n595_
.subckt OAI22_X1 A1=$abc$27686$new_n510_ A2=$abc$27686$new_n594_ B1=$abc$27686$new_n595_ B2=$abc$27686$new_n381_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24144
.subckt OAI22_X1 A1=$abc$27686$new_n514_ A2=$abc$27686$new_n594_ B1=$abc$27686$new_n595_ B2=$abc$27686$new_n398_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24148
.subckt OAI22_X1 A1=$abc$27686$new_n518_ A2=$abc$27686$new_n594_ B1=$abc$27686$new_n595_ B2=$abc$27686$new_n411_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24152
.subckt OAI22_X1 A1=$abc$27686$new_n522_ A2=$abc$27686$new_n594_ B1=$abc$27686$new_n595_ B2=$abc$27686$new_n424_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24156
.subckt OAI22_X1 A1=$abc$27686$new_n526_ A2=$abc$27686$new_n594_ B1=$abc$27686$new_n595_ B2=$abc$27686$new_n437_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24160
.subckt OAI22_X1 A1=$abc$27686$new_n530_ A2=$abc$27686$new_n594_ B1=$abc$27686$new_n595_ B2=$abc$27686$new_n450_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24164
.subckt OAI22_X1 A1=$abc$27686$new_n534_ A2=$abc$27686$new_n594_ B1=$abc$27686$new_n595_ B2=$abc$27686$new_n463_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24168
.subckt OAI22_X1 A1=$abc$27686$new_n538_ A2=$abc$27686$new_n594_ B1=$abc$27686$new_n595_ B2=$abc$27686$new_n477_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24172
.subckt OR4_X1 A1=$abc$27686$rd_address[1] A2=$abc$27686$rd_address[0] A3=$abc$27686$rd_address[2] A4=$abc$27686$new_n503_ ZN=$abc$27686$new_n604_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n604_ ZN=$abc$27686$new_n605_
.subckt OAI22_X1 A1=$abc$27686$new_n510_ A2=$abc$27686$new_n604_ B1=$abc$27686$new_n605_ B2=$abc$27686$new_n377_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24176
.subckt OAI22_X1 A1=$abc$27686$new_n514_ A2=$abc$27686$new_n604_ B1=$abc$27686$new_n605_ B2=$abc$27686$new_n395_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24180
.subckt OAI22_X1 A1=$abc$27686$new_n518_ A2=$abc$27686$new_n604_ B1=$abc$27686$new_n605_ B2=$abc$27686$new_n408_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24184
.subckt OAI22_X1 A1=$abc$27686$new_n522_ A2=$abc$27686$new_n604_ B1=$abc$27686$new_n605_ B2=$abc$27686$new_n421_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24188
.subckt OAI22_X1 A1=$abc$27686$new_n526_ A2=$abc$27686$new_n604_ B1=$abc$27686$new_n605_ B2=$abc$27686$new_n434_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24192
.subckt OAI22_X1 A1=$abc$27686$new_n530_ A2=$abc$27686$new_n604_ B1=$abc$27686$new_n605_ B2=$abc$27686$new_n447_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24196
.subckt OAI22_X1 A1=$abc$27686$new_n534_ A2=$abc$27686$new_n604_ B1=$abc$27686$new_n605_ B2=$abc$27686$new_n460_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24200
.subckt OAI22_X1 A1=$abc$27686$new_n538_ A2=$abc$27686$new_n604_ B1=$abc$27686$new_n605_ B2=$abc$27686$new_n474_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24204
.subckt OR3_X1 A1=$abc$27686$rd_address[2] A2=$abc$27686$new_n492_ A3=$abc$27686$new_n503_ ZN=$abc$27686$new_n614_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n614_ ZN=$abc$27686$new_n615_
.subckt OAI22_X1 A1=$abc$27686$new_n510_ A2=$abc$27686$new_n614_ B1=$abc$27686$new_n615_ B2=$abc$27686$new_n378_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24208
.subckt OAI22_X1 A1=$abc$27686$new_n514_ A2=$abc$27686$new_n614_ B1=$abc$27686$new_n615_ B2=$abc$27686$new_n396_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24212
.subckt OAI22_X1 A1=$abc$27686$new_n518_ A2=$abc$27686$new_n614_ B1=$abc$27686$new_n615_ B2=$abc$27686$new_n409_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24216
.subckt OAI22_X1 A1=$abc$27686$new_n522_ A2=$abc$27686$new_n614_ B1=$abc$27686$new_n615_ B2=$abc$27686$new_n422_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24220
.subckt OAI22_X1 A1=$abc$27686$new_n526_ A2=$abc$27686$new_n614_ B1=$abc$27686$new_n615_ B2=$abc$27686$new_n435_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24224
.subckt OAI22_X1 A1=$abc$27686$new_n530_ A2=$abc$27686$new_n614_ B1=$abc$27686$new_n615_ B2=$abc$27686$new_n448_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24228
.subckt OAI22_X1 A1=$abc$27686$new_n534_ A2=$abc$27686$new_n614_ B1=$abc$27686$new_n615_ B2=$abc$27686$new_n461_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24232
.subckt OAI22_X1 A1=$abc$27686$new_n538_ A2=$abc$27686$new_n614_ B1=$abc$27686$new_n615_ B2=$abc$27686$new_n475_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24236
.subckt NOR3_X1 A1=$abc$27686$new_n374_ A2=$abc$27686$core_state[2] A3=$abc$27686$new_n495_ ZN=$abc$27686$new_n624_
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n624_ ZN=$abc$27686$new_n625_
.subckt MUX2_X1 A=$abc$27686$immediate[0] B=$abc$27686$decoded_immediate[0] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24238
.subckt MUX2_X1 A=$abc$27686$immediate[1] B=$abc$27686$decoded_immediate[1] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24240
.subckt MUX2_X1 A=$abc$27686$immediate[2] B=$abc$27686$decoded_immediate[2] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24242
.subckt MUX2_X1 A=$abc$27686$immediate[3] B=$abc$27686$decoded_immediate[3] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24244
.subckt MUX2_X1 A=$abc$27686$immediate[4] B=$abc$27686$decoded_immediate[4] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24246
.subckt MUX2_X1 A=$abc$27686$immediate[5] B=$abc$27686$decoded_immediate[5] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24248
.subckt MUX2_X1 A=$abc$27686$immediate[6] B=$abc$27686$decoded_immediate[6] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24250
.subckt MUX2_X1 A=$abc$27686$immediate[7] B=$abc$27686$decoded_immediate[7] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24252
.subckt OR3_X1 A1=$abc$27686$rd_address[1] A2=$abc$27686$rd_address[0] A3=$abc$27686$new_n504_ ZN=$abc$27686$new_n634_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n634_ ZN=$abc$27686$new_n635_
.subckt OAI22_X1 A1=$abc$27686$new_n510_ A2=$abc$27686$new_n634_ B1=$abc$27686$new_n635_ B2=$abc$27686$new_n383_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24256
.subckt OAI22_X1 A1=$abc$27686$new_n514_ A2=$abc$27686$new_n634_ B1=$abc$27686$new_n635_ B2=$abc$27686$new_n399_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24260
.subckt OAI22_X1 A1=$abc$27686$new_n518_ A2=$abc$27686$new_n634_ B1=$abc$27686$new_n635_ B2=$abc$27686$new_n412_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24264
.subckt OAI22_X1 A1=$abc$27686$new_n522_ A2=$abc$27686$new_n634_ B1=$abc$27686$new_n635_ B2=$abc$27686$new_n425_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24268
.subckt OAI22_X1 A1=$abc$27686$new_n526_ A2=$abc$27686$new_n634_ B1=$abc$27686$new_n635_ B2=$abc$27686$new_n438_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24272
.subckt OAI22_X1 A1=$abc$27686$new_n530_ A2=$abc$27686$new_n634_ B1=$abc$27686$new_n635_ B2=$abc$27686$new_n451_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24276
.subckt OAI22_X1 A1=$abc$27686$new_n534_ A2=$abc$27686$new_n634_ B1=$abc$27686$new_n635_ B2=$abc$27686$new_n464_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24280
.subckt OAI22_X1 A1=$abc$27686$new_n538_ A2=$abc$27686$new_n634_ B1=$abc$27686$new_n635_ B2=$abc$27686$new_n478_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24284
.subckt OAI21_X1 A=$abc$27686$new_n493_ B1=$abc$27686$new_n500_ B2=$abc$27686$new_n502_ ZN=$abc$27686$new_n644_
.subckt OR2_X1 A1=$abc$27686$new_n494_ A2=$abc$27686$new_n644_ ZN=$abc$27686$new_n645_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n645_ ZN=$abc$27686$new_n646_
.subckt OAI22_X1 A1=$abc$27686$new_n510_ A2=$abc$27686$new_n645_ B1=$abc$27686$new_n646_ B2=$abc$27686$new_n392_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24288
.subckt OAI22_X1 A1=$abc$27686$new_n514_ A2=$abc$27686$new_n645_ B1=$abc$27686$new_n646_ B2=$abc$27686$new_n407_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24292
.subckt OAI22_X1 A1=$abc$27686$new_n518_ A2=$abc$27686$new_n645_ B1=$abc$27686$new_n646_ B2=$abc$27686$new_n420_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24296
.subckt OAI22_X1 A1=$abc$27686$new_n522_ A2=$abc$27686$new_n645_ B1=$abc$27686$new_n646_ B2=$abc$27686$new_n433_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24300
.subckt OAI22_X1 A1=$abc$27686$new_n526_ A2=$abc$27686$new_n645_ B1=$abc$27686$new_n646_ B2=$abc$27686$new_n446_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24304
.subckt OAI22_X1 A1=$abc$27686$new_n530_ A2=$abc$27686$new_n645_ B1=$abc$27686$new_n646_ B2=$abc$27686$new_n459_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24308
.subckt OAI22_X1 A1=$abc$27686$new_n534_ A2=$abc$27686$new_n645_ B1=$abc$27686$new_n646_ B2=$abc$27686$new_n472_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24312
.subckt OAI22_X1 A1=$abc$27686$new_n538_ A2=$abc$27686$new_n645_ B1=$abc$27686$new_n646_ B2=$abc$27686$new_n486_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24316
.subckt OR2_X1 A1=$abc$27686$new_n542_ A2=$abc$27686$new_n583_ ZN=$abc$27686$new_n655_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n655_ ZN=$abc$27686$new_n656_
.subckt OAI22_X1 A1=$abc$27686$new_n510_ A2=$abc$27686$new_n655_ B1=$abc$27686$new_n656_ B2=$abc$27686$new_n390_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24320
.subckt OAI22_X1 A1=$abc$27686$new_n514_ A2=$abc$27686$new_n655_ B1=$abc$27686$new_n656_ B2=$abc$27686$new_n405_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24324
.subckt OAI22_X1 A1=$abc$27686$new_n518_ A2=$abc$27686$new_n655_ B1=$abc$27686$new_n656_ B2=$abc$27686$new_n418_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24328
.subckt OAI22_X1 A1=$abc$27686$new_n522_ A2=$abc$27686$new_n655_ B1=$abc$27686$new_n656_ B2=$abc$27686$new_n431_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24332
.subckt OAI22_X1 A1=$abc$27686$new_n526_ A2=$abc$27686$new_n655_ B1=$abc$27686$new_n656_ B2=$abc$27686$new_n444_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24336
.subckt OAI22_X1 A1=$abc$27686$new_n530_ A2=$abc$27686$new_n655_ B1=$abc$27686$new_n656_ B2=$abc$27686$new_n457_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24340
.subckt OAI22_X1 A1=$abc$27686$new_n534_ A2=$abc$27686$new_n655_ B1=$abc$27686$new_n656_ B2=$abc$27686$new_n470_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24344
.subckt OAI22_X1 A1=$abc$27686$new_n538_ A2=$abc$27686$new_n655_ B1=$abc$27686$new_n656_ B2=$abc$27686$new_n484_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24348
.subckt OR3_X1 A1=$abc$27686$rd_address[2] A2=$abc$27686$new_n503_ A3=$abc$27686$new_n583_ ZN=$abc$27686$new_n665_
.subckt NAND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n665_ ZN=$abc$27686$new_n666_
.subckt OAI22_X1 A1=$abc$27686$new_n510_ A2=$abc$27686$new_n665_ B1=$abc$27686$new_n666_ B2=$abc$27686$new_n380_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24352
.subckt OAI22_X1 A1=$abc$27686$new_n514_ A2=$abc$27686$new_n665_ B1=$abc$27686$new_n666_ B2=$abc$27686$new_n397_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24356
.subckt OAI22_X1 A1=$abc$27686$new_n518_ A2=$abc$27686$new_n665_ B1=$abc$27686$new_n666_ B2=$abc$27686$new_n410_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24360
.subckt OAI22_X1 A1=$abc$27686$new_n522_ A2=$abc$27686$new_n665_ B1=$abc$27686$new_n666_ B2=$abc$27686$new_n423_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24364
.subckt OAI22_X1 A1=$abc$27686$new_n526_ A2=$abc$27686$new_n665_ B1=$abc$27686$new_n666_ B2=$abc$27686$new_n436_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24368
.subckt OAI22_X1 A1=$abc$27686$new_n530_ A2=$abc$27686$new_n665_ B1=$abc$27686$new_n666_ B2=$abc$27686$new_n449_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24372
.subckt OAI22_X1 A1=$abc$27686$new_n534_ A2=$abc$27686$new_n665_ B1=$abc$27686$new_n666_ B2=$abc$27686$new_n462_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24376
.subckt OAI22_X1 A1=$abc$27686$new_n538_ A2=$abc$27686$new_n665_ B1=$abc$27686$new_n666_ B2=$abc$27686$new_n476_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24380
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[14][0] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24384
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[14][1] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24388
.subckt OR2_X1 A1=$abc$27686$reset A2=$abc$27686$registers[14][2] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24392
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[14][3] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24396
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[14][4] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24400
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[14][5] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24404
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[14][6] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24408
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[14][7] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24412
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[9][0] ZN=$abc$27686$new_n683_
.subckt AOI21_X1 A=$abc$27686$new_n683_ B1=$abc$27686$new_n393_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n684_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[12][0] ZN=$abc$27686$new_n685_
.subckt AOI21_X1 A=$abc$27686$new_n685_ B1=$abc$27686$new_n388_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n686_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[1] A2=$abc$27686$new_n684_ A3=$abc$27686$new_n686_ ZN=$abc$27686$new_n687_
.subckt MUX2_X1 A=$abc$27686$registers[10][0] B=$abc$27686$registers[14][0] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n688_
.subckt NOR2_X1 A1=$abc$27686$decoded_rt_address[2] A2=$abc$27686$registers[11][0] ZN=$abc$27686$new_n689_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$new_n387_ B2=$abc$27686$registers[15][0] ZN=$abc$27686$new_n690_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[1] B1=$abc$27686$new_n689_ B2=$abc$27686$new_n690_ ZN=$abc$27686$new_n691_
.subckt AOI21_X1 A=$abc$27686$new_n691_ B1=$abc$27686$new_n688_ B2=$abc$27686$new_n379_ ZN=$abc$27686$new_n692_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[3] B1=$abc$27686$new_n687_ B2=$abc$27686$new_n692_ ZN=$abc$27686$new_n693_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$registers[6][0] B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n694_
.subckt AOI21_X1 A=$abc$27686$new_n694_ B1=$abc$27686$new_n387_ B2=$abc$27686$new_n380_ ZN=$abc$27686$new_n695_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$registers[3][0] B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n696_
.subckt AOI21_X1 A=$abc$27686$new_n696_ B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$new_n386_ ZN=$abc$27686$new_n697_
.subckt NOR3_X1 A1=$abc$27686$new_n382_ A2=$abc$27686$new_n695_ A3=$abc$27686$new_n697_ ZN=$abc$27686$new_n698_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$registers[4][0] B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n699_
.subckt AOI21_X1 A=$abc$27686$new_n699_ B1=$abc$27686$new_n387_ B2=$abc$27686$new_n377_ ZN=$abc$27686$new_n700_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[1][0] ZN=$abc$27686$new_n701_
.subckt AOI21_X1 A=$abc$27686$new_n701_ B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$new_n384_ ZN=$abc$27686$new_n702_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[1] A2=$abc$27686$new_n700_ A3=$abc$27686$new_n702_ ZN=$abc$27686$new_n703_
.subckt OAI21_X1 A=$abc$27686$new_n394_ B1=$abc$27686$new_n698_ B2=$abc$27686$new_n703_ ZN=$abc$27686$new_n704_
.subckt NAND2_X1 A1=$abc$27686$new_n693_ A2=$abc$27686$new_n704_ ZN=$abc$27686$new_n705_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rt[0] ZN=$abc$27686$new_n706_
.subckt AOI21_X1 A=$abc$27686$new_n706_ B1=$abc$27686$new_n705_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24416
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[2][1] ZN=$abc$27686$new_n708_
.subckt AOI21_X1 A=$abc$27686$new_n708_ B1=$abc$27686$new_n401_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n709_
.subckt MUX2_X1 A=$abc$27686$registers[3][1] B=$abc$27686$registers[7][1] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n710_
.subckt AOI211_X1 A=$abc$27686$decoded_rt_address[3] B=$abc$27686$new_n709_ C1=$abc$27686$new_n710_ C2=$abc$27686$decoded_rt_address[0] ZN=$abc$27686$new_n711_
.subckt MUX2_X1 A=$abc$27686$registers[10][1] B=$abc$27686$registers[14][1] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n712_
.subckt NOR2_X1 A1=$abc$27686$decoded_rt_address[2] A2=$abc$27686$registers[11][1] ZN=$abc$27686$new_n713_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$new_n387_ B2=$abc$27686$registers[15][1] ZN=$abc$27686$new_n714_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[3] B1=$abc$27686$new_n713_ B2=$abc$27686$new_n714_ ZN=$abc$27686$new_n715_
.subckt AOI21_X1 A=$abc$27686$new_n715_ B1=$abc$27686$new_n712_ B2=$abc$27686$new_n379_ ZN=$abc$27686$new_n716_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[1] B1=$abc$27686$new_n711_ B2=$abc$27686$new_n716_ ZN=$abc$27686$new_n717_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[12][1] ZN=$abc$27686$new_n718_
.subckt AOI21_X1 A=$abc$27686$new_n718_ B1=$abc$27686$new_n403_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n719_
.subckt MUX2_X1 A=$abc$27686$registers[9][1] B=$abc$27686$registers[13][1] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n720_
.subckt AOI211_X1 A=$abc$27686$new_n394_ B=$abc$27686$new_n719_ C1=$abc$27686$new_n720_ C2=$abc$27686$decoded_rt_address[0] ZN=$abc$27686$new_n721_
.subckt NOR2_X1 A1=$abc$27686$decoded_rt_address[2] A2=$abc$27686$registers[0][1] ZN=$abc$27686$new_n722_
.subckt AOI211_X1 A=$abc$27686$decoded_rt_address[0] B=$abc$27686$new_n722_ C1=$abc$27686$new_n399_ C2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n723_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[1][1] ZN=$abc$27686$new_n724_
.subckt AOI21_X1 A=$abc$27686$new_n724_ B1=$abc$27686$new_n400_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n725_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[3] A2=$abc$27686$new_n723_ A3=$abc$27686$new_n725_ ZN=$abc$27686$new_n726_
.subckt OAI21_X1 A=$abc$27686$new_n382_ B1=$abc$27686$new_n721_ B2=$abc$27686$new_n726_ ZN=$abc$27686$new_n727_
.subckt NAND2_X1 A1=$abc$27686$new_n717_ A2=$abc$27686$new_n727_ ZN=$abc$27686$new_n728_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rt[1] ZN=$abc$27686$new_n729_
.subckt AOI21_X1 A=$abc$27686$new_n729_ B1=$abc$27686$new_n728_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24420
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$new_n387_ B2=$abc$27686$registers[13][2] ZN=$abc$27686$new_n731_
.subckt AOI21_X1 A=$abc$27686$new_n731_ B1=$abc$27686$new_n417_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n732_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[12][2] ZN=$abc$27686$new_n733_
.subckt AOI21_X1 A=$abc$27686$new_n733_ B1=$abc$27686$new_n416_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n734_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[1] A2=$abc$27686$new_n732_ A3=$abc$27686$new_n734_ ZN=$abc$27686$new_n735_
.subckt MUX2_X1 A=$abc$27686$registers[10][2] B=$abc$27686$registers[14][2] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n736_
.subckt NOR2_X1 A1=$abc$27686$decoded_rt_address[2] A2=$abc$27686$registers[11][2] ZN=$abc$27686$new_n737_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$new_n387_ B2=$abc$27686$registers[15][2] ZN=$abc$27686$new_n738_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[1] B1=$abc$27686$new_n737_ B2=$abc$27686$new_n738_ ZN=$abc$27686$new_n739_
.subckt AOI21_X1 A=$abc$27686$new_n739_ B1=$abc$27686$new_n736_ B2=$abc$27686$new_n379_ ZN=$abc$27686$new_n740_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[3] B1=$abc$27686$new_n735_ B2=$abc$27686$new_n740_ ZN=$abc$27686$new_n741_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[6][2] ZN=$abc$27686$new_n742_
.subckt AOI21_X1 A=$abc$27686$new_n742_ B1=$abc$27686$new_n410_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n743_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[3][2] ZN=$abc$27686$new_n744_
.subckt AOI21_X1 A=$abc$27686$new_n744_ B1=$abc$27686$new_n415_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n745_
.subckt NOR3_X1 A1=$abc$27686$new_n382_ A2=$abc$27686$new_n743_ A3=$abc$27686$new_n745_ ZN=$abc$27686$new_n746_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[4][2] ZN=$abc$27686$new_n747_
.subckt AOI21_X1 A=$abc$27686$new_n747_ B1=$abc$27686$new_n408_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n748_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[1][2] ZN=$abc$27686$new_n749_
.subckt AOI21_X1 A=$abc$27686$new_n749_ B1=$abc$27686$new_n413_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n750_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[1] A2=$abc$27686$new_n748_ A3=$abc$27686$new_n750_ ZN=$abc$27686$new_n751_
.subckt OAI21_X1 A=$abc$27686$new_n394_ B1=$abc$27686$new_n746_ B2=$abc$27686$new_n751_ ZN=$abc$27686$new_n752_
.subckt NAND2_X1 A1=$abc$27686$new_n741_ A2=$abc$27686$new_n752_ ZN=$abc$27686$new_n753_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rt[2] ZN=$abc$27686$new_n754_
.subckt AOI21_X1 A=$abc$27686$new_n754_ B1=$abc$27686$new_n753_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24424
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$new_n387_ B2=$abc$27686$registers[13][3] ZN=$abc$27686$new_n756_
.subckt AOI21_X1 A=$abc$27686$new_n756_ B1=$abc$27686$new_n430_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n757_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[12][3] ZN=$abc$27686$new_n758_
.subckt AOI21_X1 A=$abc$27686$new_n758_ B1=$abc$27686$new_n429_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n759_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[1] A2=$abc$27686$new_n757_ A3=$abc$27686$new_n759_ ZN=$abc$27686$new_n760_
.subckt MUX2_X1 A=$abc$27686$registers[10][3] B=$abc$27686$registers[14][3] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n761_
.subckt NOR2_X1 A1=$abc$27686$decoded_rt_address[2] A2=$abc$27686$registers[11][3] ZN=$abc$27686$new_n762_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$new_n387_ B2=$abc$27686$registers[15][3] ZN=$abc$27686$new_n763_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[1] B1=$abc$27686$new_n762_ B2=$abc$27686$new_n763_ ZN=$abc$27686$new_n764_
.subckt AOI21_X1 A=$abc$27686$new_n764_ B1=$abc$27686$new_n761_ B2=$abc$27686$new_n379_ ZN=$abc$27686$new_n765_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[3] B1=$abc$27686$new_n760_ B2=$abc$27686$new_n765_ ZN=$abc$27686$new_n766_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[6][3] ZN=$abc$27686$new_n767_
.subckt AOI21_X1 A=$abc$27686$new_n767_ B1=$abc$27686$new_n423_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n768_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[3][3] ZN=$abc$27686$new_n769_
.subckt AOI21_X1 A=$abc$27686$new_n769_ B1=$abc$27686$new_n428_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n770_
.subckt NOR3_X1 A1=$abc$27686$new_n382_ A2=$abc$27686$new_n768_ A3=$abc$27686$new_n770_ ZN=$abc$27686$new_n771_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[4][3] ZN=$abc$27686$new_n772_
.subckt AOI21_X1 A=$abc$27686$new_n772_ B1=$abc$27686$new_n421_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n773_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[1][3] ZN=$abc$27686$new_n774_
.subckt AOI21_X1 A=$abc$27686$new_n774_ B1=$abc$27686$new_n426_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n775_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[1] A2=$abc$27686$new_n773_ A3=$abc$27686$new_n775_ ZN=$abc$27686$new_n776_
.subckt OAI21_X1 A=$abc$27686$new_n394_ B1=$abc$27686$new_n771_ B2=$abc$27686$new_n776_ ZN=$abc$27686$new_n777_
.subckt NAND2_X1 A1=$abc$27686$new_n766_ A2=$abc$27686$new_n777_ ZN=$abc$27686$new_n778_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rt[3] ZN=$abc$27686$new_n779_
.subckt AOI21_X1 A=$abc$27686$new_n779_ B1=$abc$27686$new_n778_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24428
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[2][4] ZN=$abc$27686$new_n781_
.subckt AOI21_X1 A=$abc$27686$new_n781_ B1=$abc$27686$new_n440_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n782_
.subckt MUX2_X1 A=$abc$27686$registers[3][4] B=$abc$27686$registers[7][4] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n783_
.subckt AOI211_X1 A=$abc$27686$decoded_rt_address[3] B=$abc$27686$new_n782_ C1=$abc$27686$new_n783_ C2=$abc$27686$decoded_rt_address[0] ZN=$abc$27686$new_n784_
.subckt MUX2_X1 A=$abc$27686$registers[10][4] B=$abc$27686$registers[14][4] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n785_
.subckt NOR2_X1 A1=$abc$27686$decoded_rt_address[2] A2=$abc$27686$registers[11][4] ZN=$abc$27686$new_n786_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$new_n387_ B2=$abc$27686$registers[15][4] ZN=$abc$27686$new_n787_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[3] B1=$abc$27686$new_n786_ B2=$abc$27686$new_n787_ ZN=$abc$27686$new_n788_
.subckt AOI21_X1 A=$abc$27686$new_n788_ B1=$abc$27686$new_n785_ B2=$abc$27686$new_n379_ ZN=$abc$27686$new_n789_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[1] B1=$abc$27686$new_n784_ B2=$abc$27686$new_n789_ ZN=$abc$27686$new_n790_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[12][4] ZN=$abc$27686$new_n791_
.subckt AOI21_X1 A=$abc$27686$new_n791_ B1=$abc$27686$new_n442_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n792_
.subckt MUX2_X1 A=$abc$27686$registers[9][4] B=$abc$27686$registers[13][4] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n793_
.subckt AOI211_X1 A=$abc$27686$new_n394_ B=$abc$27686$new_n792_ C1=$abc$27686$new_n793_ C2=$abc$27686$decoded_rt_address[0] ZN=$abc$27686$new_n794_
.subckt NOR2_X1 A1=$abc$27686$decoded_rt_address[2] A2=$abc$27686$registers[0][4] ZN=$abc$27686$new_n795_
.subckt AOI211_X1 A=$abc$27686$decoded_rt_address[0] B=$abc$27686$new_n795_ C1=$abc$27686$new_n438_ C2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n796_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[1][4] ZN=$abc$27686$new_n797_
.subckt AOI21_X1 A=$abc$27686$new_n797_ B1=$abc$27686$new_n439_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n798_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[3] A2=$abc$27686$new_n796_ A3=$abc$27686$new_n798_ ZN=$abc$27686$new_n799_
.subckt OAI21_X1 A=$abc$27686$new_n382_ B1=$abc$27686$new_n794_ B2=$abc$27686$new_n799_ ZN=$abc$27686$new_n800_
.subckt NAND2_X1 A1=$abc$27686$new_n790_ A2=$abc$27686$new_n800_ ZN=$abc$27686$new_n801_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rt[4] ZN=$abc$27686$new_n802_
.subckt AOI21_X1 A=$abc$27686$new_n802_ B1=$abc$27686$new_n801_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24432
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[2][5] ZN=$abc$27686$new_n804_
.subckt AOI21_X1 A=$abc$27686$new_n804_ B1=$abc$27686$new_n453_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n805_
.subckt MUX2_X1 A=$abc$27686$registers[3][5] B=$abc$27686$registers[7][5] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n806_
.subckt AOI211_X1 A=$abc$27686$decoded_rt_address[3] B=$abc$27686$new_n805_ C1=$abc$27686$new_n806_ C2=$abc$27686$decoded_rt_address[0] ZN=$abc$27686$new_n807_
.subckt MUX2_X1 A=$abc$27686$registers[10][5] B=$abc$27686$registers[14][5] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n808_
.subckt NOR2_X1 A1=$abc$27686$decoded_rt_address[2] A2=$abc$27686$registers[11][5] ZN=$abc$27686$new_n809_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$new_n387_ B2=$abc$27686$registers[15][5] ZN=$abc$27686$new_n810_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[3] B1=$abc$27686$new_n809_ B2=$abc$27686$new_n810_ ZN=$abc$27686$new_n811_
.subckt AOI21_X1 A=$abc$27686$new_n811_ B1=$abc$27686$new_n808_ B2=$abc$27686$new_n379_ ZN=$abc$27686$new_n812_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[1] B1=$abc$27686$new_n807_ B2=$abc$27686$new_n812_ ZN=$abc$27686$new_n813_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[12][5] ZN=$abc$27686$new_n814_
.subckt AOI21_X1 A=$abc$27686$new_n814_ B1=$abc$27686$new_n455_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n815_
.subckt MUX2_X1 A=$abc$27686$registers[9][5] B=$abc$27686$registers[13][5] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n816_
.subckt AOI211_X1 A=$abc$27686$new_n394_ B=$abc$27686$new_n815_ C1=$abc$27686$new_n816_ C2=$abc$27686$decoded_rt_address[0] ZN=$abc$27686$new_n817_
.subckt NOR2_X1 A1=$abc$27686$decoded_rt_address[2] A2=$abc$27686$registers[0][5] ZN=$abc$27686$new_n818_
.subckt AOI211_X1 A=$abc$27686$decoded_rt_address[0] B=$abc$27686$new_n818_ C1=$abc$27686$new_n451_ C2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n819_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[1][5] ZN=$abc$27686$new_n820_
.subckt AOI21_X1 A=$abc$27686$new_n820_ B1=$abc$27686$new_n452_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n821_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[3] A2=$abc$27686$new_n819_ A3=$abc$27686$new_n821_ ZN=$abc$27686$new_n822_
.subckt OAI21_X1 A=$abc$27686$new_n382_ B1=$abc$27686$new_n817_ B2=$abc$27686$new_n822_ ZN=$abc$27686$new_n823_
.subckt NAND2_X1 A1=$abc$27686$new_n813_ A2=$abc$27686$new_n823_ ZN=$abc$27686$new_n824_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rt[5] ZN=$abc$27686$new_n825_
.subckt AOI21_X1 A=$abc$27686$new_n825_ B1=$abc$27686$new_n824_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24436
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[9][6] ZN=$abc$27686$new_n827_
.subckt AOI21_X1 A=$abc$27686$new_n827_ B1=$abc$27686$new_n473_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n828_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[12][6] ZN=$abc$27686$new_n829_
.subckt AOI21_X1 A=$abc$27686$new_n829_ B1=$abc$27686$new_n468_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n830_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[1] A2=$abc$27686$new_n828_ A3=$abc$27686$new_n830_ ZN=$abc$27686$new_n831_
.subckt MUX2_X1 A=$abc$27686$registers[10][6] B=$abc$27686$registers[14][6] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n832_
.subckt NOR2_X1 A1=$abc$27686$decoded_rt_address[2] A2=$abc$27686$registers[11][6] ZN=$abc$27686$new_n833_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$new_n387_ B2=$abc$27686$registers[15][6] ZN=$abc$27686$new_n834_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[1] B1=$abc$27686$new_n833_ B2=$abc$27686$new_n834_ ZN=$abc$27686$new_n835_
.subckt AOI21_X1 A=$abc$27686$new_n835_ B1=$abc$27686$new_n832_ B2=$abc$27686$new_n379_ ZN=$abc$27686$new_n836_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[3] B1=$abc$27686$new_n831_ B2=$abc$27686$new_n836_ ZN=$abc$27686$new_n837_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[6][6] ZN=$abc$27686$new_n838_
.subckt AOI21_X1 A=$abc$27686$new_n838_ B1=$abc$27686$new_n462_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n839_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[3][6] ZN=$abc$27686$new_n840_
.subckt AOI21_X1 A=$abc$27686$new_n840_ B1=$abc$27686$new_n467_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n841_
.subckt NOR3_X1 A1=$abc$27686$new_n382_ A2=$abc$27686$new_n839_ A3=$abc$27686$new_n841_ ZN=$abc$27686$new_n842_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[4][6] ZN=$abc$27686$new_n843_
.subckt AOI21_X1 A=$abc$27686$new_n843_ B1=$abc$27686$new_n460_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n844_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[1][6] ZN=$abc$27686$new_n845_
.subckt AOI21_X1 A=$abc$27686$new_n845_ B1=$abc$27686$new_n465_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n846_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[1] A2=$abc$27686$new_n844_ A3=$abc$27686$new_n846_ ZN=$abc$27686$new_n847_
.subckt OAI21_X1 A=$abc$27686$new_n394_ B1=$abc$27686$new_n842_ B2=$abc$27686$new_n847_ ZN=$abc$27686$new_n848_
.subckt NAND2_X1 A1=$abc$27686$new_n837_ A2=$abc$27686$new_n848_ ZN=$abc$27686$new_n849_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rt[6] ZN=$abc$27686$new_n850_
.subckt AOI21_X1 A=$abc$27686$new_n850_ B1=$abc$27686$new_n849_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24440
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[9][7] ZN=$abc$27686$new_n852_
.subckt AOI21_X1 A=$abc$27686$new_n852_ B1=$abc$27686$new_n487_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n853_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[12][7] ZN=$abc$27686$new_n854_
.subckt AOI21_X1 A=$abc$27686$new_n854_ B1=$abc$27686$new_n482_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n855_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[1] A2=$abc$27686$new_n853_ A3=$abc$27686$new_n855_ ZN=$abc$27686$new_n856_
.subckt MUX2_X1 A=$abc$27686$registers[10][7] B=$abc$27686$registers[14][7] S=$abc$27686$decoded_rt_address[2] Z=$abc$27686$new_n857_
.subckt NOR2_X1 A1=$abc$27686$decoded_rt_address[2] A2=$abc$27686$registers[11][7] ZN=$abc$27686$new_n858_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$new_n387_ B2=$abc$27686$registers[15][7] ZN=$abc$27686$new_n859_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[1] B1=$abc$27686$new_n858_ B2=$abc$27686$new_n859_ ZN=$abc$27686$new_n860_
.subckt AOI21_X1 A=$abc$27686$new_n860_ B1=$abc$27686$new_n857_ B2=$abc$27686$new_n379_ ZN=$abc$27686$new_n861_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[3] B1=$abc$27686$new_n856_ B2=$abc$27686$new_n861_ ZN=$abc$27686$new_n862_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[6][7] ZN=$abc$27686$new_n863_
.subckt AOI21_X1 A=$abc$27686$new_n863_ B1=$abc$27686$new_n476_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n864_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[3][7] ZN=$abc$27686$new_n865_
.subckt AOI21_X1 A=$abc$27686$new_n865_ B1=$abc$27686$new_n481_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n866_
.subckt NOR3_X1 A1=$abc$27686$new_n382_ A2=$abc$27686$new_n864_ A3=$abc$27686$new_n866_ ZN=$abc$27686$new_n867_
.subckt OAI21_X1 A=$abc$27686$new_n379_ B1=$abc$27686$new_n387_ B2=$abc$27686$registers[4][7] ZN=$abc$27686$new_n868_
.subckt AOI21_X1 A=$abc$27686$new_n868_ B1=$abc$27686$new_n474_ B2=$abc$27686$new_n387_ ZN=$abc$27686$new_n869_
.subckt OAI21_X1 A=$abc$27686$decoded_rt_address[0] B1=$abc$27686$decoded_rt_address[2] B2=$abc$27686$registers[1][7] ZN=$abc$27686$new_n870_
.subckt AOI21_X1 A=$abc$27686$new_n870_ B1=$abc$27686$new_n479_ B2=$abc$27686$decoded_rt_address[2] ZN=$abc$27686$new_n871_
.subckt NOR3_X1 A1=$abc$27686$decoded_rt_address[1] A2=$abc$27686$new_n869_ A3=$abc$27686$new_n871_ ZN=$abc$27686$new_n872_
.subckt OAI21_X1 A=$abc$27686$new_n394_ B1=$abc$27686$new_n867_ B2=$abc$27686$new_n872_ ZN=$abc$27686$new_n873_
.subckt NAND2_X1 A1=$abc$27686$new_n862_ A2=$abc$27686$new_n873_ ZN=$abc$27686$new_n874_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rt[7] ZN=$abc$27686$new_n875_
.subckt AOI21_X1 A=$abc$27686$new_n875_ B1=$abc$27686$new_n874_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24444
.subckt OR2_X1 A1=$abc$27686$reset A2=$abc$27686$registers[15][0] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24448
.subckt OR2_X1 A1=$abc$27686$reset A2=$abc$27686$registers[15][1] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24452
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[15][2] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24456
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[15][3] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24460
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[15][4] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24464
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[15][5] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24468
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[15][6] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24472
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$registers[15][7] ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24476
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[9][0] ZN=$abc$27686$new_n885_
.subckt AOI21_X1 A=$abc$27686$new_n885_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n393_ ZN=$abc$27686$new_n886_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[12][0] ZN=$abc$27686$new_n887_
.subckt AOI21_X1 A=$abc$27686$new_n887_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n388_ ZN=$abc$27686$new_n888_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[1] A2=$abc$27686$new_n886_ A3=$abc$27686$new_n888_ ZN=$abc$27686$new_n889_
.subckt MUX2_X1 A=$abc$27686$registers[10][0] B=$abc$27686$registers[14][0] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n890_
.subckt NOR2_X1 A1=$abc$27686$registers[11][0] A2=$abc$27686$decoded_rs_address[2] ZN=$abc$27686$new_n891_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$new_n490_ B2=$abc$27686$registers[15][0] ZN=$abc$27686$new_n892_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[1] B1=$abc$27686$new_n891_ B2=$abc$27686$new_n892_ ZN=$abc$27686$new_n893_
.subckt AOI21_X1 A=$abc$27686$new_n893_ B1=$abc$27686$new_n890_ B2=$abc$27686$new_n488_ ZN=$abc$27686$new_n894_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[3] B1=$abc$27686$new_n889_ B2=$abc$27686$new_n894_ ZN=$abc$27686$new_n895_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[6][0] ZN=$abc$27686$new_n896_
.subckt AOI21_X1 A=$abc$27686$new_n896_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n380_ ZN=$abc$27686$new_n897_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[3][0] ZN=$abc$27686$new_n898_
.subckt AOI21_X1 A=$abc$27686$new_n898_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n386_ ZN=$abc$27686$new_n899_
.subckt NOR3_X1 A1=$abc$27686$new_n489_ A2=$abc$27686$new_n897_ A3=$abc$27686$new_n899_ ZN=$abc$27686$new_n900_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[4][0] ZN=$abc$27686$new_n901_
.subckt AOI21_X1 A=$abc$27686$new_n901_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n377_ ZN=$abc$27686$new_n902_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[1][0] ZN=$abc$27686$new_n903_
.subckt AOI21_X1 A=$abc$27686$new_n903_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n384_ ZN=$abc$27686$new_n904_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[1] A2=$abc$27686$new_n902_ A3=$abc$27686$new_n904_ ZN=$abc$27686$new_n905_
.subckt OAI21_X1 A=$abc$27686$new_n491_ B1=$abc$27686$new_n900_ B2=$abc$27686$new_n905_ ZN=$abc$27686$new_n906_
.subckt NAND2_X1 A1=$abc$27686$new_n895_ A2=$abc$27686$new_n906_ ZN=$abc$27686$new_n907_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rs[0] ZN=$abc$27686$new_n908_
.subckt AOI21_X1 A=$abc$27686$new_n908_ B1=$abc$27686$new_n907_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24480
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[2][1] ZN=$abc$27686$new_n910_
.subckt AOI21_X1 A=$abc$27686$new_n910_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n401_ ZN=$abc$27686$new_n911_
.subckt MUX2_X1 A=$abc$27686$registers[3][1] B=$abc$27686$registers[7][1] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n912_
.subckt AOI211_X1 A=$abc$27686$decoded_rs_address[3] B=$abc$27686$new_n911_ C1=$abc$27686$new_n912_ C2=$abc$27686$decoded_rs_address[0] ZN=$abc$27686$new_n913_
.subckt MUX2_X1 A=$abc$27686$registers[10][1] B=$abc$27686$registers[14][1] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n914_
.subckt NOR2_X1 A1=$abc$27686$registers[11][1] A2=$abc$27686$decoded_rs_address[2] ZN=$abc$27686$new_n915_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$new_n490_ B2=$abc$27686$registers[15][1] ZN=$abc$27686$new_n916_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[3] B1=$abc$27686$new_n915_ B2=$abc$27686$new_n916_ ZN=$abc$27686$new_n917_
.subckt AOI21_X1 A=$abc$27686$new_n917_ B1=$abc$27686$new_n914_ B2=$abc$27686$new_n488_ ZN=$abc$27686$new_n918_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[1] B1=$abc$27686$new_n913_ B2=$abc$27686$new_n918_ ZN=$abc$27686$new_n919_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[12][1] ZN=$abc$27686$new_n920_
.subckt AOI21_X1 A=$abc$27686$new_n920_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n403_ ZN=$abc$27686$new_n921_
.subckt MUX2_X1 A=$abc$27686$registers[9][1] B=$abc$27686$registers[13][1] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n922_
.subckt AOI211_X1 A=$abc$27686$new_n491_ B=$abc$27686$new_n921_ C1=$abc$27686$new_n922_ C2=$abc$27686$decoded_rs_address[0] ZN=$abc$27686$new_n923_
.subckt NOR2_X1 A1=$abc$27686$registers[0][1] A2=$abc$27686$decoded_rs_address[2] ZN=$abc$27686$new_n924_
.subckt AOI211_X1 A=$abc$27686$decoded_rs_address[0] B=$abc$27686$new_n924_ C1=$abc$27686$decoded_rs_address[2] C2=$abc$27686$new_n399_ ZN=$abc$27686$new_n925_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[1][1] ZN=$abc$27686$new_n926_
.subckt AOI21_X1 A=$abc$27686$new_n926_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n400_ ZN=$abc$27686$new_n927_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[3] A2=$abc$27686$new_n925_ A3=$abc$27686$new_n927_ ZN=$abc$27686$new_n928_
.subckt OAI21_X1 A=$abc$27686$new_n489_ B1=$abc$27686$new_n923_ B2=$abc$27686$new_n928_ ZN=$abc$27686$new_n929_
.subckt NAND2_X1 A1=$abc$27686$new_n919_ A2=$abc$27686$new_n929_ ZN=$abc$27686$new_n930_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rs[1] ZN=$abc$27686$new_n931_
.subckt AOI21_X1 A=$abc$27686$new_n931_ B1=$abc$27686$new_n930_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24484
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[2][2] ZN=$abc$27686$new_n933_
.subckt AOI21_X1 A=$abc$27686$new_n933_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n414_ ZN=$abc$27686$new_n934_
.subckt MUX2_X1 A=$abc$27686$registers[3][2] B=$abc$27686$registers[7][2] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n935_
.subckt AOI211_X1 A=$abc$27686$decoded_rs_address[3] B=$abc$27686$new_n934_ C1=$abc$27686$new_n935_ C2=$abc$27686$decoded_rs_address[0] ZN=$abc$27686$new_n936_
.subckt MUX2_X1 A=$abc$27686$registers[10][2] B=$abc$27686$registers[14][2] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n937_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$new_n490_ B2=$abc$27686$registers[15][2] ZN=$abc$27686$new_n938_
.subckt AOI21_X1 A=$abc$27686$new_n938_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n419_ ZN=$abc$27686$new_n939_
.subckt AOI211_X1 A=$abc$27686$new_n491_ B=$abc$27686$new_n939_ C1=$abc$27686$new_n937_ C2=$abc$27686$new_n488_ ZN=$abc$27686$new_n940_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[1] B1=$abc$27686$new_n936_ B2=$abc$27686$new_n940_ ZN=$abc$27686$new_n941_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[12][2] ZN=$abc$27686$new_n942_
.subckt AOI21_X1 A=$abc$27686$new_n942_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n416_ ZN=$abc$27686$new_n943_
.subckt MUX2_X1 A=$abc$27686$registers[9][2] B=$abc$27686$registers[13][2] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n944_
.subckt AOI211_X1 A=$abc$27686$new_n491_ B=$abc$27686$new_n943_ C1=$abc$27686$new_n944_ C2=$abc$27686$decoded_rs_address[0] ZN=$abc$27686$new_n945_
.subckt NOR2_X1 A1=$abc$27686$registers[0][2] A2=$abc$27686$decoded_rs_address[2] ZN=$abc$27686$new_n946_
.subckt AOI211_X1 A=$abc$27686$decoded_rs_address[0] B=$abc$27686$new_n946_ C1=$abc$27686$decoded_rs_address[2] C2=$abc$27686$new_n412_ ZN=$abc$27686$new_n947_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[1][2] ZN=$abc$27686$new_n948_
.subckt AOI21_X1 A=$abc$27686$new_n948_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n413_ ZN=$abc$27686$new_n949_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[3] A2=$abc$27686$new_n947_ A3=$abc$27686$new_n949_ ZN=$abc$27686$new_n950_
.subckt OAI21_X1 A=$abc$27686$new_n489_ B1=$abc$27686$new_n945_ B2=$abc$27686$new_n950_ ZN=$abc$27686$new_n951_
.subckt NAND2_X1 A1=$abc$27686$new_n941_ A2=$abc$27686$new_n951_ ZN=$abc$27686$new_n952_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rs[2] ZN=$abc$27686$new_n953_
.subckt AOI21_X1 A=$abc$27686$new_n953_ B1=$abc$27686$new_n952_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24488
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[2][3] ZN=$abc$27686$new_n955_
.subckt AOI21_X1 A=$abc$27686$new_n955_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n427_ ZN=$abc$27686$new_n956_
.subckt MUX2_X1 A=$abc$27686$registers[3][3] B=$abc$27686$registers[7][3] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n957_
.subckt AOI211_X1 A=$abc$27686$decoded_rs_address[3] B=$abc$27686$new_n956_ C1=$abc$27686$new_n957_ C2=$abc$27686$decoded_rs_address[0] ZN=$abc$27686$new_n958_
.subckt MUX2_X1 A=$abc$27686$registers[10][3] B=$abc$27686$registers[14][3] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n959_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$new_n490_ B2=$abc$27686$registers[15][3] ZN=$abc$27686$new_n960_
.subckt AOI21_X1 A=$abc$27686$new_n960_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n432_ ZN=$abc$27686$new_n961_
.subckt AOI211_X1 A=$abc$27686$new_n491_ B=$abc$27686$new_n961_ C1=$abc$27686$new_n959_ C2=$abc$27686$new_n488_ ZN=$abc$27686$new_n962_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[1] B1=$abc$27686$new_n958_ B2=$abc$27686$new_n962_ ZN=$abc$27686$new_n963_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[12][3] ZN=$abc$27686$new_n964_
.subckt AOI21_X1 A=$abc$27686$new_n964_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n429_ ZN=$abc$27686$new_n965_
.subckt MUX2_X1 A=$abc$27686$registers[9][3] B=$abc$27686$registers[13][3] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n966_
.subckt AOI211_X1 A=$abc$27686$new_n491_ B=$abc$27686$new_n965_ C1=$abc$27686$new_n966_ C2=$abc$27686$decoded_rs_address[0] ZN=$abc$27686$new_n967_
.subckt NOR2_X1 A1=$abc$27686$registers[0][3] A2=$abc$27686$decoded_rs_address[2] ZN=$abc$27686$new_n968_
.subckt AOI211_X1 A=$abc$27686$decoded_rs_address[0] B=$abc$27686$new_n968_ C1=$abc$27686$decoded_rs_address[2] C2=$abc$27686$new_n425_ ZN=$abc$27686$new_n969_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[1][3] ZN=$abc$27686$new_n970_
.subckt AOI21_X1 A=$abc$27686$new_n970_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n426_ ZN=$abc$27686$new_n971_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[3] A2=$abc$27686$new_n969_ A3=$abc$27686$new_n971_ ZN=$abc$27686$new_n972_
.subckt OAI21_X1 A=$abc$27686$new_n489_ B1=$abc$27686$new_n967_ B2=$abc$27686$new_n972_ ZN=$abc$27686$new_n973_
.subckt NAND2_X1 A1=$abc$27686$new_n963_ A2=$abc$27686$new_n973_ ZN=$abc$27686$new_n974_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rs[3] ZN=$abc$27686$new_n975_
.subckt AOI21_X1 A=$abc$27686$new_n975_ B1=$abc$27686$new_n974_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24492
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$new_n490_ B2=$abc$27686$registers[13][4] ZN=$abc$27686$new_n977_
.subckt AOI21_X1 A=$abc$27686$new_n977_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n443_ ZN=$abc$27686$new_n978_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[12][4] ZN=$abc$27686$new_n979_
.subckt AOI21_X1 A=$abc$27686$new_n979_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n442_ ZN=$abc$27686$new_n980_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[1] A2=$abc$27686$new_n978_ A3=$abc$27686$new_n980_ ZN=$abc$27686$new_n981_
.subckt MUX2_X1 A=$abc$27686$registers[10][4] B=$abc$27686$registers[14][4] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n982_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$new_n490_ B2=$abc$27686$registers[15][4] ZN=$abc$27686$new_n983_
.subckt AOI21_X1 A=$abc$27686$new_n983_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n445_ ZN=$abc$27686$new_n984_
.subckt AOI211_X1 A=$abc$27686$new_n489_ B=$abc$27686$new_n984_ C1=$abc$27686$new_n982_ C2=$abc$27686$new_n488_ ZN=$abc$27686$new_n985_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[3] B1=$abc$27686$new_n981_ B2=$abc$27686$new_n985_ ZN=$abc$27686$new_n986_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[6][4] ZN=$abc$27686$new_n987_
.subckt AOI21_X1 A=$abc$27686$new_n987_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n436_ ZN=$abc$27686$new_n988_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[3][4] ZN=$abc$27686$new_n989_
.subckt AOI21_X1 A=$abc$27686$new_n989_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n441_ ZN=$abc$27686$new_n990_
.subckt NOR3_X1 A1=$abc$27686$new_n489_ A2=$abc$27686$new_n988_ A3=$abc$27686$new_n990_ ZN=$abc$27686$new_n991_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[4][4] ZN=$abc$27686$new_n992_
.subckt AOI21_X1 A=$abc$27686$new_n992_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n434_ ZN=$abc$27686$new_n993_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[1][4] ZN=$abc$27686$new_n994_
.subckt AOI21_X1 A=$abc$27686$new_n994_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n439_ ZN=$abc$27686$new_n995_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[1] A2=$abc$27686$new_n993_ A3=$abc$27686$new_n995_ ZN=$abc$27686$new_n996_
.subckt OAI21_X1 A=$abc$27686$new_n491_ B1=$abc$27686$new_n991_ B2=$abc$27686$new_n996_ ZN=$abc$27686$new_n997_
.subckt NAND2_X1 A1=$abc$27686$new_n986_ A2=$abc$27686$new_n997_ ZN=$abc$27686$new_n998_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rs[4] ZN=$abc$27686$new_n999_
.subckt AOI21_X1 A=$abc$27686$new_n999_ B1=$abc$27686$new_n998_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24496
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$new_n490_ B2=$abc$27686$registers[13][5] ZN=$abc$27686$new_n1001_
.subckt AOI21_X1 A=$abc$27686$new_n1001_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n456_ ZN=$abc$27686$new_n1002_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[12][5] ZN=$abc$27686$new_n1003_
.subckt AOI21_X1 A=$abc$27686$new_n1003_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n455_ ZN=$abc$27686$new_n1004_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[1] A2=$abc$27686$new_n1002_ A3=$abc$27686$new_n1004_ ZN=$abc$27686$new_n1005_
.subckt MUX2_X1 A=$abc$27686$registers[10][5] B=$abc$27686$registers[14][5] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n1006_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$new_n490_ B2=$abc$27686$registers[15][5] ZN=$abc$27686$new_n1007_
.subckt AOI21_X1 A=$abc$27686$new_n1007_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n458_ ZN=$abc$27686$new_n1008_
.subckt AOI211_X1 A=$abc$27686$new_n489_ B=$abc$27686$new_n1008_ C1=$abc$27686$new_n1006_ C2=$abc$27686$new_n488_ ZN=$abc$27686$new_n1009_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[3] B1=$abc$27686$new_n1005_ B2=$abc$27686$new_n1009_ ZN=$abc$27686$new_n1010_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[6][5] ZN=$abc$27686$new_n1011_
.subckt AOI21_X1 A=$abc$27686$new_n1011_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n449_ ZN=$abc$27686$new_n1012_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[3][5] ZN=$abc$27686$new_n1013_
.subckt AOI21_X1 A=$abc$27686$new_n1013_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n454_ ZN=$abc$27686$new_n1014_
.subckt NOR3_X1 A1=$abc$27686$new_n489_ A2=$abc$27686$new_n1012_ A3=$abc$27686$new_n1014_ ZN=$abc$27686$new_n1015_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[4][5] ZN=$abc$27686$new_n1016_
.subckt AOI21_X1 A=$abc$27686$new_n1016_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n447_ ZN=$abc$27686$new_n1017_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[1][5] ZN=$abc$27686$new_n1018_
.subckt AOI21_X1 A=$abc$27686$new_n1018_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n452_ ZN=$abc$27686$new_n1019_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[1] A2=$abc$27686$new_n1017_ A3=$abc$27686$new_n1019_ ZN=$abc$27686$new_n1020_
.subckt OAI21_X1 A=$abc$27686$new_n491_ B1=$abc$27686$new_n1015_ B2=$abc$27686$new_n1020_ ZN=$abc$27686$new_n1021_
.subckt NAND2_X1 A1=$abc$27686$new_n1010_ A2=$abc$27686$new_n1021_ ZN=$abc$27686$new_n1022_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rs[5] ZN=$abc$27686$new_n1023_
.subckt AOI21_X1 A=$abc$27686$new_n1023_ B1=$abc$27686$new_n1022_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24500
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[9][6] ZN=$abc$27686$new_n1025_
.subckt AOI21_X1 A=$abc$27686$new_n1025_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n473_ ZN=$abc$27686$new_n1026_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[12][6] ZN=$abc$27686$new_n1027_
.subckt AOI21_X1 A=$abc$27686$new_n1027_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n468_ ZN=$abc$27686$new_n1028_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[1] A2=$abc$27686$new_n1026_ A3=$abc$27686$new_n1028_ ZN=$abc$27686$new_n1029_
.subckt MUX2_X1 A=$abc$27686$registers[10][6] B=$abc$27686$registers[14][6] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n1030_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$new_n490_ B2=$abc$27686$registers[15][6] ZN=$abc$27686$new_n1031_
.subckt AOI21_X1 A=$abc$27686$new_n1031_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n471_ ZN=$abc$27686$new_n1032_
.subckt AOI211_X1 A=$abc$27686$new_n489_ B=$abc$27686$new_n1032_ C1=$abc$27686$new_n1030_ C2=$abc$27686$new_n488_ ZN=$abc$27686$new_n1033_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[3] B1=$abc$27686$new_n1029_ B2=$abc$27686$new_n1033_ ZN=$abc$27686$new_n1034_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[6][6] ZN=$abc$27686$new_n1035_
.subckt AOI21_X1 A=$abc$27686$new_n1035_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n462_ ZN=$abc$27686$new_n1036_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[3][6] ZN=$abc$27686$new_n1037_
.subckt AOI21_X1 A=$abc$27686$new_n1037_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n467_ ZN=$abc$27686$new_n1038_
.subckt NOR3_X1 A1=$abc$27686$new_n489_ A2=$abc$27686$new_n1036_ A3=$abc$27686$new_n1038_ ZN=$abc$27686$new_n1039_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[4][6] ZN=$abc$27686$new_n1040_
.subckt AOI21_X1 A=$abc$27686$new_n1040_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n460_ ZN=$abc$27686$new_n1041_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[1][6] ZN=$abc$27686$new_n1042_
.subckt AOI21_X1 A=$abc$27686$new_n1042_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n465_ ZN=$abc$27686$new_n1043_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[1] A2=$abc$27686$new_n1041_ A3=$abc$27686$new_n1043_ ZN=$abc$27686$new_n1044_
.subckt OAI21_X1 A=$abc$27686$new_n491_ B1=$abc$27686$new_n1039_ B2=$abc$27686$new_n1044_ ZN=$abc$27686$new_n1045_
.subckt NAND2_X1 A1=$abc$27686$new_n1034_ A2=$abc$27686$new_n1045_ ZN=$abc$27686$new_n1046_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rs[6] ZN=$abc$27686$new_n1047_
.subckt AOI21_X1 A=$abc$27686$new_n1047_ B1=$abc$27686$new_n1046_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24504
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[9][7] ZN=$abc$27686$new_n1049_
.subckt AOI21_X1 A=$abc$27686$new_n1049_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n487_ ZN=$abc$27686$new_n1050_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[12][7] ZN=$abc$27686$new_n1051_
.subckt AOI21_X1 A=$abc$27686$new_n1051_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n482_ ZN=$abc$27686$new_n1052_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[1] A2=$abc$27686$new_n1050_ A3=$abc$27686$new_n1052_ ZN=$abc$27686$new_n1053_
.subckt MUX2_X1 A=$abc$27686$registers[10][7] B=$abc$27686$registers[14][7] S=$abc$27686$decoded_rs_address[2] Z=$abc$27686$new_n1054_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$new_n490_ B2=$abc$27686$registers[15][7] ZN=$abc$27686$new_n1055_
.subckt AOI21_X1 A=$abc$27686$new_n1055_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n485_ ZN=$abc$27686$new_n1056_
.subckt AOI211_X1 A=$abc$27686$new_n489_ B=$abc$27686$new_n1056_ C1=$abc$27686$new_n1054_ C2=$abc$27686$new_n488_ ZN=$abc$27686$new_n1057_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[3] B1=$abc$27686$new_n1053_ B2=$abc$27686$new_n1057_ ZN=$abc$27686$new_n1058_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[6][7] ZN=$abc$27686$new_n1059_
.subckt AOI21_X1 A=$abc$27686$new_n1059_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n476_ ZN=$abc$27686$new_n1060_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[3][7] ZN=$abc$27686$new_n1061_
.subckt AOI21_X1 A=$abc$27686$new_n1061_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n481_ ZN=$abc$27686$new_n1062_
.subckt NOR3_X1 A1=$abc$27686$new_n489_ A2=$abc$27686$new_n1060_ A3=$abc$27686$new_n1062_ ZN=$abc$27686$new_n1063_
.subckt OAI21_X1 A=$abc$27686$new_n488_ B1=$abc$27686$new_n490_ B2=$abc$27686$registers[4][7] ZN=$abc$27686$new_n1064_
.subckt AOI21_X1 A=$abc$27686$new_n1064_ B1=$abc$27686$new_n490_ B2=$abc$27686$new_n474_ ZN=$abc$27686$new_n1065_
.subckt OAI21_X1 A=$abc$27686$decoded_rs_address[0] B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$registers[1][7] ZN=$abc$27686$new_n1066_
.subckt AOI21_X1 A=$abc$27686$new_n1066_ B1=$abc$27686$decoded_rs_address[2] B2=$abc$27686$new_n479_ ZN=$abc$27686$new_n1067_
.subckt NOR3_X1 A1=$abc$27686$decoded_rs_address[1] A2=$abc$27686$new_n1065_ A3=$abc$27686$new_n1067_ ZN=$abc$27686$new_n1068_
.subckt OAI21_X1 A=$abc$27686$new_n491_ B1=$abc$27686$new_n1063_ B2=$abc$27686$new_n1068_ ZN=$abc$27686$new_n1069_
.subckt NAND2_X1 A1=$abc$27686$new_n1058_ A2=$abc$27686$new_n1069_ ZN=$abc$27686$new_n1070_
.subckt OAI21_X1 A=$abc$27686$new_n376_ B1=$abc$27686$new_n624_ B2=$abc$27686$rs[7] ZN=$abc$27686$new_n1071_
.subckt AOI21_X1 A=$abc$27686$new_n1071_ B1=$abc$27686$new_n1070_ B2=$abc$27686$new_n624_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24508
.subckt NOR4_X1 A1=$abc$27686$new_n373_ A2=$abc$27686$core_state[1] A3=$abc$27686$core_state[0] A4=$abc$27686$core_state[2] ZN=$abc$27686$new_n1073_
.subckt NOR2_X1 A1=$abc$27686$reset A2=$abc$27686$new_n1073_ ZN=$abc$27686$new_n1074_
.subckt AND2_X1 A1=$abc$27686$new_n376_ A2=$abc$27686$new_n1073_ ZN=$abc$27686$new_n1075_
.subckt AOI22_X1 A1=$abc$27686$registers[13][0] A2=$abc$27686$new_n1074_ B1=$abc$27686$new_n1075_ B2=$abc$27686$block_id[0] ZN=$abc$27686$new_n1076_
.subckt INV_X1 A=$abc$27686$new_n1076_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24510
.subckt AOI22_X1 A1=$abc$27686$registers[13][1] A2=$abc$27686$new_n1074_ B1=$abc$27686$new_n1075_ B2=$abc$27686$block_id[1] ZN=$abc$27686$new_n1078_
.subckt INV_X1 A=$abc$27686$new_n1078_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24512
.subckt AOI22_X1 A1=$abc$27686$registers[13][2] A2=$abc$27686$new_n1074_ B1=$abc$27686$new_n1075_ B2=$abc$27686$block_id[2] ZN=$abc$27686$new_n1080_
.subckt INV_X1 A=$abc$27686$new_n1080_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24514
.subckt AOI22_X1 A1=$abc$27686$registers[13][3] A2=$abc$27686$new_n1074_ B1=$abc$27686$new_n1075_ B2=$abc$27686$block_id[3] ZN=$abc$27686$new_n1082_
.subckt INV_X1 A=$abc$27686$new_n1082_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24516
.subckt AOI22_X1 A1=$abc$27686$registers[13][4] A2=$abc$27686$new_n1074_ B1=$abc$27686$new_n1075_ B2=$abc$27686$block_id[4] ZN=$abc$27686$new_n1084_
.subckt INV_X1 A=$abc$27686$new_n1084_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24518
.subckt AOI22_X1 A1=$abc$27686$registers[13][5] A2=$abc$27686$new_n1074_ B1=$abc$27686$new_n1075_ B2=$abc$27686$block_id[5] ZN=$abc$27686$new_n1086_
.subckt INV_X1 A=$abc$27686$new_n1086_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24520
.subckt AOI22_X1 A1=$abc$27686$registers[13][6] A2=$abc$27686$new_n1074_ B1=$abc$27686$new_n1075_ B2=$abc$27686$block_id[6] ZN=$abc$27686$new_n1088_
.subckt INV_X1 A=$abc$27686$new_n1088_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24522
.subckt AOI22_X1 A1=$abc$27686$registers[13][7] A2=$abc$27686$new_n1074_ B1=$abc$27686$new_n1075_ B2=$abc$27686$block_id[7] ZN=$abc$27686$new_n1090_
.subckt INV_X1 A=$abc$27686$new_n1090_ ZN=$abc$27686$auto$rtlil.cc:2714:MuxGate$24524
.subckt MUX2_X1 A=$abc$27686$rd_address[0] B=$abc$27686$decoded_rd_address[0] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24526
.subckt MUX2_X1 A=$abc$27686$rd_address[1] B=$abc$27686$decoded_rd_address[1] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24528
.subckt MUX2_X1 A=$abc$27686$rd_address[2] B=$abc$27686$decoded_rd_address[2] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24530
.subckt MUX2_X1 A=$abc$27686$rd_address[3] B=$abc$27686$decoded_rd_address[3] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24532
.subckt MUX2_X1 A=$abc$27686$reg_write_enable B=$abc$27686$decoded_reg_write_enable S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24534
.subckt MUX2_X1 A=$abc$27686$reg_input_mux[0] B=$abc$27686$decoded_reg_input_mux[0] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24536
.subckt MUX2_X1 A=$abc$27686$reg_input_mux[1] B=$abc$27686$decoded_reg_input_mux[1] S=$abc$27686$new_n625_ Z=$abc$27686$auto$rtlil.cc:2714:MuxGate$24538
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23952 Q=registers[5][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27010
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23956 Q=registers[5][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27009
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23960 Q=registers[5][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27008
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23964 Q=registers[5][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27007
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23968 Q=registers[5][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27006
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23972 Q=registers[5][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27005
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23976 Q=registers[5][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27004
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23980 Q=registers[5][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27003
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23984 Q=registers[11][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27002
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23988 Q=registers[11][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27001
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23992 Q=registers[11][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27000
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$23996 Q=registers[11][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26999
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24000 Q=registers[11][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26998
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24004 Q=registers[11][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26997
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24008 Q=registers[11][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26996
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24012 Q=registers[11][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26995
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24016 Q=registers[8][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26994
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24020 Q=registers[8][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26993
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24024 Q=registers[8][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26992
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24028 Q=registers[8][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26991
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24032 Q=registers[8][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26990
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24036 Q=registers[8][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26989
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24040 Q=registers[8][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26988
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24044 Q=registers[8][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26987
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24048 Q=registers[7][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26986
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24052 Q=registers[7][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26985
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24056 Q=registers[7][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26984
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24060 Q=registers[7][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26983
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24064 Q=registers[7][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26982
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24068 Q=registers[7][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26981
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24072 Q=registers[7][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26980
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24076 Q=registers[7][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26979
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24080 Q=registers[9][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26978
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24084 Q=registers[9][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26977
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24088 Q=registers[9][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26976
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24092 Q=registers[9][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26975
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24096 Q=registers[9][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26974
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24100 Q=registers[9][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26973
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24104 Q=registers[9][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26972
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24108 Q=registers[9][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26971
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24112 Q=registers[6][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26970
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24116 Q=registers[6][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26969
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24120 Q=registers[6][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26968
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24124 Q=registers[6][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26967
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24128 Q=registers[6][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26966
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24132 Q=registers[6][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26965
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24136 Q=registers[6][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26964
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24140 Q=registers[6][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26963
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24144 Q=registers[3][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26962
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24148 Q=registers[3][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26961
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24152 Q=registers[3][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26960
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24156 Q=registers[3][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26959
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24160 Q=registers[3][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26958
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24164 Q=registers[3][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26957
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24168 Q=registers[3][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26956
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24172 Q=registers[3][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26955
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24176 Q=registers[0][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26954
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24180 Q=registers[0][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26953
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24184 Q=registers[0][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26952
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24188 Q=registers[0][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26951
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24192 Q=registers[0][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26950
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24196 Q=registers[0][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26949
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24200 Q=registers[0][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26948
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24204 Q=registers[0][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26947
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24208 Q=registers[1][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26946
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24212 Q=registers[1][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26945
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24216 Q=registers[1][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26944
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24220 Q=registers[1][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26943
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24224 Q=registers[1][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26942
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24228 Q=registers[1][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26941
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24232 Q=registers[1][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26940
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24236 Q=registers[1][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26939
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24238 Q=immediate[0] QN=$auto$dfflibmap.cc:405:dfflibmap$26938
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24240 Q=immediate[1] QN=$auto$dfflibmap.cc:405:dfflibmap$26937
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24242 Q=immediate[2] QN=$auto$dfflibmap.cc:405:dfflibmap$26936
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24244 Q=immediate[3] QN=$auto$dfflibmap.cc:405:dfflibmap$26935
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24246 Q=immediate[4] QN=$auto$dfflibmap.cc:405:dfflibmap$26934
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24248 Q=immediate[5] QN=$auto$dfflibmap.cc:405:dfflibmap$26933
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24250 Q=immediate[6] QN=$auto$dfflibmap.cc:405:dfflibmap$26932
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24252 Q=immediate[7] QN=$auto$dfflibmap.cc:405:dfflibmap$26931
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24256 Q=registers[4][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26930
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24260 Q=registers[4][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26929
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24264 Q=registers[4][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26928
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24268 Q=registers[4][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26927
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24272 Q=registers[4][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26926
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24276 Q=registers[4][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26925
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24280 Q=registers[4][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26924
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24284 Q=registers[4][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26923
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24288 Q=registers[12][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26922
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24292 Q=registers[12][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26921
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24296 Q=registers[12][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26920
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24300 Q=registers[12][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26919
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24304 Q=registers[12][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26918
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24308 Q=registers[12][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26917
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24312 Q=registers[12][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26916
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24316 Q=registers[12][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26915
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24320 Q=registers[10][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26914
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24324 Q=registers[10][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26913
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24328 Q=registers[10][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26912
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24332 Q=registers[10][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26911
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24336 Q=registers[10][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26910
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24340 Q=registers[10][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26909
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24344 Q=registers[10][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26908
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24348 Q=registers[10][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26907
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24352 Q=registers[2][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26906
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24356 Q=registers[2][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26905
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24360 Q=registers[2][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26904
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24364 Q=registers[2][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26903
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24368 Q=registers[2][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26902
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24372 Q=registers[2][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26901
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24376 Q=registers[2][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26900
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24380 Q=registers[2][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26899
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24384 Q=registers[14][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26898
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24388 Q=registers[14][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26897
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24392 Q=registers[14][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26896
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24396 Q=registers[14][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26895
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24400 Q=registers[14][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26894
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24404 Q=registers[14][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26893
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24408 Q=registers[14][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26892
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24412 Q=registers[14][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26891
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24416 Q=rt[0] QN=$auto$dfflibmap.cc:405:dfflibmap$26890
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24420 Q=rt[1] QN=$auto$dfflibmap.cc:405:dfflibmap$26889
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24424 Q=rt[2] QN=$auto$dfflibmap.cc:405:dfflibmap$26888
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24428 Q=rt[3] QN=$auto$dfflibmap.cc:405:dfflibmap$26887
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24432 Q=rt[4] QN=$auto$dfflibmap.cc:405:dfflibmap$26886
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24436 Q=rt[5] QN=$auto$dfflibmap.cc:405:dfflibmap$26885
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24440 Q=rt[6] QN=$auto$dfflibmap.cc:405:dfflibmap$26884
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24444 Q=rt[7] QN=$auto$dfflibmap.cc:405:dfflibmap$26883
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24448 Q=registers[15][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26882
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24452 Q=registers[15][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26881
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24456 Q=registers[15][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26880
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24460 Q=registers[15][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26879
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24464 Q=registers[15][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26878
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24468 Q=registers[15][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26877
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24472 Q=registers[15][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26876
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24476 Q=registers[15][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26875
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24480 Q=rs[0] QN=$auto$dfflibmap.cc:405:dfflibmap$26874
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24484 Q=rs[1] QN=$auto$dfflibmap.cc:405:dfflibmap$26873
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24488 Q=rs[2] QN=$auto$dfflibmap.cc:405:dfflibmap$26872
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24492 Q=rs[3] QN=$auto$dfflibmap.cc:405:dfflibmap$26871
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24496 Q=rs[4] QN=$auto$dfflibmap.cc:405:dfflibmap$26870
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24500 Q=rs[5] QN=$auto$dfflibmap.cc:405:dfflibmap$26869
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24504 Q=rs[6] QN=$auto$dfflibmap.cc:405:dfflibmap$26868
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24508 Q=rs[7] QN=$auto$dfflibmap.cc:405:dfflibmap$26867
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24510 Q=registers[13][0] QN=$auto$dfflibmap.cc:405:dfflibmap$26866
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24512 Q=registers[13][1] QN=$auto$dfflibmap.cc:405:dfflibmap$26865
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24514 Q=registers[13][2] QN=$auto$dfflibmap.cc:405:dfflibmap$26864
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24516 Q=registers[13][3] QN=$auto$dfflibmap.cc:405:dfflibmap$26863
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24518 Q=registers[13][4] QN=$auto$dfflibmap.cc:405:dfflibmap$26862
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24520 Q=registers[13][5] QN=$auto$dfflibmap.cc:405:dfflibmap$26861
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24522 Q=registers[13][6] QN=$auto$dfflibmap.cc:405:dfflibmap$26860
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24524 Q=registers[13][7] QN=$auto$dfflibmap.cc:405:dfflibmap$26859
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24526 Q=rd_address[0] QN=$auto$dfflibmap.cc:405:dfflibmap$26858
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24528 Q=rd_address[1] QN=$auto$dfflibmap.cc:405:dfflibmap$26857
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24530 Q=rd_address[2] QN=$auto$dfflibmap.cc:405:dfflibmap$26856
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24532 Q=rd_address[3] QN=$auto$dfflibmap.cc:405:dfflibmap$26855
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24534 Q=reg_write_enable QN=$auto$dfflibmap.cc:405:dfflibmap$26854
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24536 Q=reg_input_mux[0] QN=$auto$dfflibmap.cc:405:dfflibmap$26853
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24538 Q=reg_input_mux[1] QN=$auto$dfflibmap.cc:405:dfflibmap$26852
.names rs[7] $abc$27686$rs[7]
1 1
.names rs[6] $abc$27686$rs[6]
1 1
.names rs[5] $abc$27686$rs[5]
1 1
.names rs[4] $abc$27686$rs[4]
1 1
.names rs[3] $abc$27686$rs[3]
1 1
.names rs[2] $abc$27686$rs[2]
1 1
.names rs[1] $abc$27686$rs[1]
1 1
.names rs[0] $abc$27686$rs[0]
1 1
.names rt[7] $abc$27686$rt[7]
1 1
.names rt[6] $abc$27686$rt[6]
1 1
.names rt[5] $abc$27686$rt[5]
1 1
.names rt[4] $abc$27686$rt[4]
1 1
.names rt[3] $abc$27686$rt[3]
1 1
.names rt[2] $abc$27686$rt[2]
1 1
.names rt[1] $abc$27686$rt[1]
1 1
.names rt[0] $abc$27686$rt[0]
1 1
.names rd_address[1] $abc$27686$rd_address[1]
1 1
.names rd_address[0] $abc$27686$rd_address[0]
1 1
.names rd_address[3] $abc$27686$rd_address[3]
1 1
.names rd_address[2] $abc$27686$rd_address[2]
1 1
.names enable $abc$27686$enable
1 1
.names core_state[1] $abc$27686$core_state[1]
1 1
.names core_state[0] $abc$27686$core_state[0]
1 1
.names core_state[2] $abc$27686$core_state[2]
1 1
.names reg_write_enable $abc$27686$reg_write_enable
1 1
.names reg_input_mux[1] $abc$27686$reg_input_mux[1]
1 1
.names reg_input_mux[0] $abc$27686$reg_input_mux[0]
1 1
.names reset $abc$27686$reset
1 1
.names lsu_out[0] $abc$27686$lsu_out[0]
1 1
.names alu_out[0] $abc$27686$alu_out[0]
1 1
.names immediate[0] $abc$27686$immediate[0]
1 1
.names lsu_out[1] $abc$27686$lsu_out[1]
1 1
.names alu_out[1] $abc$27686$alu_out[1]
1 1
.names immediate[1] $abc$27686$immediate[1]
1 1
.names lsu_out[2] $abc$27686$lsu_out[2]
1 1
.names alu_out[2] $abc$27686$alu_out[2]
1 1
.names immediate[2] $abc$27686$immediate[2]
1 1
.names lsu_out[3] $abc$27686$lsu_out[3]
1 1
.names alu_out[3] $abc$27686$alu_out[3]
1 1
.names immediate[3] $abc$27686$immediate[3]
1 1
.names lsu_out[4] $abc$27686$lsu_out[4]
1 1
.names alu_out[4] $abc$27686$alu_out[4]
1 1
.names immediate[4] $abc$27686$immediate[4]
1 1
.names lsu_out[5] $abc$27686$lsu_out[5]
1 1
.names alu_out[5] $abc$27686$alu_out[5]
1 1
.names immediate[5] $abc$27686$immediate[5]
1 1
.names lsu_out[6] $abc$27686$lsu_out[6]
1 1
.names alu_out[6] $abc$27686$alu_out[6]
1 1
.names immediate[6] $abc$27686$immediate[6]
1 1
.names lsu_out[7] $abc$27686$lsu_out[7]
1 1
.names alu_out[7] $abc$27686$alu_out[7]
1 1
.names immediate[7] $abc$27686$immediate[7]
1 1
.names block_id[0] $abc$27686$block_id[0]
1 1
.names block_id[1] $abc$27686$block_id[1]
1 1
.names block_id[2] $abc$27686$block_id[2]
1 1
.names block_id[3] $abc$27686$block_id[3]
1 1
.names block_id[4] $abc$27686$block_id[4]
1 1
.names block_id[5] $abc$27686$block_id[5]
1 1
.names block_id[6] $abc$27686$block_id[6]
1 1
.names block_id[7] $abc$27686$block_id[7]
1 1
.names registers[0][0] $abc$27686$registers[0][0]
1 1
.names registers[1][0] $abc$27686$registers[1][0]
1 1
.names decoded_rt_address[0] $abc$27686$decoded_rt_address[0]
1 1
.names registers[2][0] $abc$27686$registers[2][0]
1 1
.names registers[3][0] $abc$27686$registers[3][0]
1 1
.names decoded_rt_address[1] $abc$27686$decoded_rt_address[1]
1 1
.names registers[4][0] $abc$27686$registers[4][0]
1 1
.names registers[5][0] $abc$27686$registers[5][0]
1 1
.names registers[6][0] $abc$27686$registers[6][0]
1 1
.names registers[7][0] $abc$27686$registers[7][0]
1 1
.names decoded_rt_address[2] $abc$27686$decoded_rt_address[2]
1 1
.names registers[8][0] $abc$27686$registers[8][0]
1 1
.names registers[9][0] $abc$27686$registers[9][0]
1 1
.names registers[10][0] $abc$27686$registers[10][0]
1 1
.names registers[11][0] $abc$27686$registers[11][0]
1 1
.names registers[12][0] $abc$27686$registers[12][0]
1 1
.names registers[13][0] $abc$27686$registers[13][0]
1 1
.names registers[14][0] $abc$27686$registers[14][0]
1 1
.names registers[15][0] $abc$27686$registers[15][0]
1 1
.names decoded_rt_address[3] $abc$27686$decoded_rt_address[3]
1 1
.names registers[0][1] $abc$27686$registers[0][1]
1 1
.names registers[1][1] $abc$27686$registers[1][1]
1 1
.names registers[2][1] $abc$27686$registers[2][1]
1 1
.names registers[3][1] $abc$27686$registers[3][1]
1 1
.names registers[4][1] $abc$27686$registers[4][1]
1 1
.names registers[5][1] $abc$27686$registers[5][1]
1 1
.names registers[6][1] $abc$27686$registers[6][1]
1 1
.names registers[7][1] $abc$27686$registers[7][1]
1 1
.names registers[8][1] $abc$27686$registers[8][1]
1 1
.names registers[9][1] $abc$27686$registers[9][1]
1 1
.names registers[10][1] $abc$27686$registers[10][1]
1 1
.names registers[11][1] $abc$27686$registers[11][1]
1 1
.names registers[12][1] $abc$27686$registers[12][1]
1 1
.names registers[13][1] $abc$27686$registers[13][1]
1 1
.names registers[14][1] $abc$27686$registers[14][1]
1 1
.names registers[15][1] $abc$27686$registers[15][1]
1 1
.names registers[0][2] $abc$27686$registers[0][2]
1 1
.names registers[1][2] $abc$27686$registers[1][2]
1 1
.names registers[2][2] $abc$27686$registers[2][2]
1 1
.names registers[3][2] $abc$27686$registers[3][2]
1 1
.names registers[4][2] $abc$27686$registers[4][2]
1 1
.names registers[5][2] $abc$27686$registers[5][2]
1 1
.names registers[6][2] $abc$27686$registers[6][2]
1 1
.names registers[7][2] $abc$27686$registers[7][2]
1 1
.names registers[8][2] $abc$27686$registers[8][2]
1 1
.names registers[9][2] $abc$27686$registers[9][2]
1 1
.names registers[10][2] $abc$27686$registers[10][2]
1 1
.names registers[11][2] $abc$27686$registers[11][2]
1 1
.names registers[12][2] $abc$27686$registers[12][2]
1 1
.names registers[13][2] $abc$27686$registers[13][2]
1 1
.names registers[14][2] $abc$27686$registers[14][2]
1 1
.names registers[15][2] $abc$27686$registers[15][2]
1 1
.names registers[0][3] $abc$27686$registers[0][3]
1 1
.names registers[1][3] $abc$27686$registers[1][3]
1 1
.names registers[2][3] $abc$27686$registers[2][3]
1 1
.names registers[3][3] $abc$27686$registers[3][3]
1 1
.names registers[4][3] $abc$27686$registers[4][3]
1 1
.names registers[5][3] $abc$27686$registers[5][3]
1 1
.names registers[6][3] $abc$27686$registers[6][3]
1 1
.names registers[7][3] $abc$27686$registers[7][3]
1 1
.names registers[8][3] $abc$27686$registers[8][3]
1 1
.names registers[9][3] $abc$27686$registers[9][3]
1 1
.names registers[10][3] $abc$27686$registers[10][3]
1 1
.names registers[11][3] $abc$27686$registers[11][3]
1 1
.names registers[12][3] $abc$27686$registers[12][3]
1 1
.names registers[13][3] $abc$27686$registers[13][3]
1 1
.names registers[14][3] $abc$27686$registers[14][3]
1 1
.names registers[15][3] $abc$27686$registers[15][3]
1 1
.names registers[0][4] $abc$27686$registers[0][4]
1 1
.names registers[1][4] $abc$27686$registers[1][4]
1 1
.names registers[2][4] $abc$27686$registers[2][4]
1 1
.names registers[3][4] $abc$27686$registers[3][4]
1 1
.names registers[4][4] $abc$27686$registers[4][4]
1 1
.names registers[5][4] $abc$27686$registers[5][4]
1 1
.names registers[6][4] $abc$27686$registers[6][4]
1 1
.names registers[7][4] $abc$27686$registers[7][4]
1 1
.names registers[8][4] $abc$27686$registers[8][4]
1 1
.names registers[9][4] $abc$27686$registers[9][4]
1 1
.names registers[10][4] $abc$27686$registers[10][4]
1 1
.names registers[11][4] $abc$27686$registers[11][4]
1 1
.names registers[12][4] $abc$27686$registers[12][4]
1 1
.names registers[13][4] $abc$27686$registers[13][4]
1 1
.names registers[14][4] $abc$27686$registers[14][4]
1 1
.names registers[15][4] $abc$27686$registers[15][4]
1 1
.names registers[0][5] $abc$27686$registers[0][5]
1 1
.names registers[1][5] $abc$27686$registers[1][5]
1 1
.names registers[2][5] $abc$27686$registers[2][5]
1 1
.names registers[3][5] $abc$27686$registers[3][5]
1 1
.names registers[4][5] $abc$27686$registers[4][5]
1 1
.names registers[5][5] $abc$27686$registers[5][5]
1 1
.names registers[6][5] $abc$27686$registers[6][5]
1 1
.names registers[7][5] $abc$27686$registers[7][5]
1 1
.names registers[8][5] $abc$27686$registers[8][5]
1 1
.names registers[9][5] $abc$27686$registers[9][5]
1 1
.names registers[10][5] $abc$27686$registers[10][5]
1 1
.names registers[11][5] $abc$27686$registers[11][5]
1 1
.names registers[12][5] $abc$27686$registers[12][5]
1 1
.names registers[13][5] $abc$27686$registers[13][5]
1 1
.names registers[14][5] $abc$27686$registers[14][5]
1 1
.names registers[15][5] $abc$27686$registers[15][5]
1 1
.names registers[0][6] $abc$27686$registers[0][6]
1 1
.names registers[1][6] $abc$27686$registers[1][6]
1 1
.names registers[2][6] $abc$27686$registers[2][6]
1 1
.names registers[3][6] $abc$27686$registers[3][6]
1 1
.names registers[4][6] $abc$27686$registers[4][6]
1 1
.names registers[5][6] $abc$27686$registers[5][6]
1 1
.names registers[6][6] $abc$27686$registers[6][6]
1 1
.names registers[7][6] $abc$27686$registers[7][6]
1 1
.names registers[8][6] $abc$27686$registers[8][6]
1 1
.names registers[9][6] $abc$27686$registers[9][6]
1 1
.names registers[10][6] $abc$27686$registers[10][6]
1 1
.names registers[11][6] $abc$27686$registers[11][6]
1 1
.names registers[12][6] $abc$27686$registers[12][6]
1 1
.names registers[13][6] $abc$27686$registers[13][6]
1 1
.names registers[14][6] $abc$27686$registers[14][6]
1 1
.names registers[15][6] $abc$27686$registers[15][6]
1 1
.names registers[0][7] $abc$27686$registers[0][7]
1 1
.names registers[1][7] $abc$27686$registers[1][7]
1 1
.names registers[2][7] $abc$27686$registers[2][7]
1 1
.names registers[3][7] $abc$27686$registers[3][7]
1 1
.names registers[4][7] $abc$27686$registers[4][7]
1 1
.names registers[5][7] $abc$27686$registers[5][7]
1 1
.names registers[6][7] $abc$27686$registers[6][7]
1 1
.names registers[7][7] $abc$27686$registers[7][7]
1 1
.names registers[8][7] $abc$27686$registers[8][7]
1 1
.names registers[9][7] $abc$27686$registers[9][7]
1 1
.names registers[10][7] $abc$27686$registers[10][7]
1 1
.names registers[11][7] $abc$27686$registers[11][7]
1 1
.names registers[12][7] $abc$27686$registers[12][7]
1 1
.names registers[13][7] $abc$27686$registers[13][7]
1 1
.names registers[14][7] $abc$27686$registers[14][7]
1 1
.names registers[15][7] $abc$27686$registers[15][7]
1 1
.names decoded_rs_address[0] $abc$27686$decoded_rs_address[0]
1 1
.names decoded_rs_address[1] $abc$27686$decoded_rs_address[1]
1 1
.names decoded_rs_address[2] $abc$27686$decoded_rs_address[2]
1 1
.names decoded_rs_address[3] $abc$27686$decoded_rs_address[3]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$23952 $auto$rtlil.cc:2714:MuxGate$23952
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$23956 $auto$rtlil.cc:2714:MuxGate$23956
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$23960 $auto$rtlil.cc:2714:MuxGate$23960
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$23964 $auto$rtlil.cc:2714:MuxGate$23964
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$23968 $auto$rtlil.cc:2714:MuxGate$23968
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$23972 $auto$rtlil.cc:2714:MuxGate$23972
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$23976 $auto$rtlil.cc:2714:MuxGate$23976
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$23980 $auto$rtlil.cc:2714:MuxGate$23980
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$23984 $auto$rtlil.cc:2714:MuxGate$23984
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$23988 $auto$rtlil.cc:2714:MuxGate$23988
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$23992 $auto$rtlil.cc:2714:MuxGate$23992
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$23996 $auto$rtlil.cc:2714:MuxGate$23996
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24000 $auto$rtlil.cc:2714:MuxGate$24000
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24004 $auto$rtlil.cc:2714:MuxGate$24004
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24008 $auto$rtlil.cc:2714:MuxGate$24008
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24012 $auto$rtlil.cc:2714:MuxGate$24012
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24016 $auto$rtlil.cc:2714:MuxGate$24016
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24020 $auto$rtlil.cc:2714:MuxGate$24020
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24024 $auto$rtlil.cc:2714:MuxGate$24024
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24028 $auto$rtlil.cc:2714:MuxGate$24028
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24032 $auto$rtlil.cc:2714:MuxGate$24032
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24036 $auto$rtlil.cc:2714:MuxGate$24036
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24040 $auto$rtlil.cc:2714:MuxGate$24040
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24044 $auto$rtlil.cc:2714:MuxGate$24044
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24048 $auto$rtlil.cc:2714:MuxGate$24048
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24052 $auto$rtlil.cc:2714:MuxGate$24052
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24056 $auto$rtlil.cc:2714:MuxGate$24056
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24060 $auto$rtlil.cc:2714:MuxGate$24060
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24064 $auto$rtlil.cc:2714:MuxGate$24064
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24068 $auto$rtlil.cc:2714:MuxGate$24068
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24072 $auto$rtlil.cc:2714:MuxGate$24072
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24076 $auto$rtlil.cc:2714:MuxGate$24076
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24080 $auto$rtlil.cc:2714:MuxGate$24080
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24084 $auto$rtlil.cc:2714:MuxGate$24084
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24088 $auto$rtlil.cc:2714:MuxGate$24088
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24092 $auto$rtlil.cc:2714:MuxGate$24092
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24096 $auto$rtlil.cc:2714:MuxGate$24096
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24100 $auto$rtlil.cc:2714:MuxGate$24100
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24104 $auto$rtlil.cc:2714:MuxGate$24104
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24108 $auto$rtlil.cc:2714:MuxGate$24108
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24112 $auto$rtlil.cc:2714:MuxGate$24112
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24116 $auto$rtlil.cc:2714:MuxGate$24116
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24120 $auto$rtlil.cc:2714:MuxGate$24120
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24124 $auto$rtlil.cc:2714:MuxGate$24124
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24128 $auto$rtlil.cc:2714:MuxGate$24128
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24132 $auto$rtlil.cc:2714:MuxGate$24132
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24136 $auto$rtlil.cc:2714:MuxGate$24136
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24140 $auto$rtlil.cc:2714:MuxGate$24140
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24144 $auto$rtlil.cc:2714:MuxGate$24144
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24148 $auto$rtlil.cc:2714:MuxGate$24148
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24152 $auto$rtlil.cc:2714:MuxGate$24152
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24156 $auto$rtlil.cc:2714:MuxGate$24156
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24160 $auto$rtlil.cc:2714:MuxGate$24160
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24164 $auto$rtlil.cc:2714:MuxGate$24164
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24168 $auto$rtlil.cc:2714:MuxGate$24168
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24172 $auto$rtlil.cc:2714:MuxGate$24172
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24176 $auto$rtlil.cc:2714:MuxGate$24176
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24180 $auto$rtlil.cc:2714:MuxGate$24180
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24184 $auto$rtlil.cc:2714:MuxGate$24184
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24188 $auto$rtlil.cc:2714:MuxGate$24188
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24192 $auto$rtlil.cc:2714:MuxGate$24192
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24196 $auto$rtlil.cc:2714:MuxGate$24196
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24200 $auto$rtlil.cc:2714:MuxGate$24200
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24204 $auto$rtlil.cc:2714:MuxGate$24204
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24208 $auto$rtlil.cc:2714:MuxGate$24208
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24212 $auto$rtlil.cc:2714:MuxGate$24212
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24216 $auto$rtlil.cc:2714:MuxGate$24216
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24220 $auto$rtlil.cc:2714:MuxGate$24220
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24224 $auto$rtlil.cc:2714:MuxGate$24224
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24228 $auto$rtlil.cc:2714:MuxGate$24228
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24232 $auto$rtlil.cc:2714:MuxGate$24232
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24236 $auto$rtlil.cc:2714:MuxGate$24236
1 1
.names decoded_immediate[0] $abc$27686$decoded_immediate[0]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24238 $auto$rtlil.cc:2714:MuxGate$24238
1 1
.names decoded_immediate[1] $abc$27686$decoded_immediate[1]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24240 $auto$rtlil.cc:2714:MuxGate$24240
1 1
.names decoded_immediate[2] $abc$27686$decoded_immediate[2]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24242 $auto$rtlil.cc:2714:MuxGate$24242
1 1
.names decoded_immediate[3] $abc$27686$decoded_immediate[3]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24244 $auto$rtlil.cc:2714:MuxGate$24244
1 1
.names decoded_immediate[4] $abc$27686$decoded_immediate[4]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24246 $auto$rtlil.cc:2714:MuxGate$24246
1 1
.names decoded_immediate[5] $abc$27686$decoded_immediate[5]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24248 $auto$rtlil.cc:2714:MuxGate$24248
1 1
.names decoded_immediate[6] $abc$27686$decoded_immediate[6]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24250 $auto$rtlil.cc:2714:MuxGate$24250
1 1
.names decoded_immediate[7] $abc$27686$decoded_immediate[7]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24252 $auto$rtlil.cc:2714:MuxGate$24252
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24256 $auto$rtlil.cc:2714:MuxGate$24256
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24260 $auto$rtlil.cc:2714:MuxGate$24260
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24264 $auto$rtlil.cc:2714:MuxGate$24264
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24268 $auto$rtlil.cc:2714:MuxGate$24268
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24272 $auto$rtlil.cc:2714:MuxGate$24272
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24276 $auto$rtlil.cc:2714:MuxGate$24276
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24280 $auto$rtlil.cc:2714:MuxGate$24280
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24284 $auto$rtlil.cc:2714:MuxGate$24284
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24288 $auto$rtlil.cc:2714:MuxGate$24288
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24292 $auto$rtlil.cc:2714:MuxGate$24292
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24296 $auto$rtlil.cc:2714:MuxGate$24296
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24300 $auto$rtlil.cc:2714:MuxGate$24300
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24304 $auto$rtlil.cc:2714:MuxGate$24304
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24308 $auto$rtlil.cc:2714:MuxGate$24308
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24312 $auto$rtlil.cc:2714:MuxGate$24312
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24316 $auto$rtlil.cc:2714:MuxGate$24316
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24320 $auto$rtlil.cc:2714:MuxGate$24320
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24324 $auto$rtlil.cc:2714:MuxGate$24324
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24328 $auto$rtlil.cc:2714:MuxGate$24328
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24332 $auto$rtlil.cc:2714:MuxGate$24332
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24336 $auto$rtlil.cc:2714:MuxGate$24336
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24340 $auto$rtlil.cc:2714:MuxGate$24340
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24344 $auto$rtlil.cc:2714:MuxGate$24344
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24348 $auto$rtlil.cc:2714:MuxGate$24348
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24352 $auto$rtlil.cc:2714:MuxGate$24352
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24356 $auto$rtlil.cc:2714:MuxGate$24356
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24360 $auto$rtlil.cc:2714:MuxGate$24360
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24364 $auto$rtlil.cc:2714:MuxGate$24364
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24368 $auto$rtlil.cc:2714:MuxGate$24368
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24372 $auto$rtlil.cc:2714:MuxGate$24372
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24376 $auto$rtlil.cc:2714:MuxGate$24376
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24380 $auto$rtlil.cc:2714:MuxGate$24380
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24384 $auto$rtlil.cc:2714:MuxGate$24384
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24388 $auto$rtlil.cc:2714:MuxGate$24388
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24392 $auto$rtlil.cc:2714:MuxGate$24392
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24396 $auto$rtlil.cc:2714:MuxGate$24396
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24400 $auto$rtlil.cc:2714:MuxGate$24400
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24404 $auto$rtlil.cc:2714:MuxGate$24404
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24408 $auto$rtlil.cc:2714:MuxGate$24408
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24412 $auto$rtlil.cc:2714:MuxGate$24412
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24416 $auto$rtlil.cc:2714:MuxGate$24416
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24420 $auto$rtlil.cc:2714:MuxGate$24420
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24424 $auto$rtlil.cc:2714:MuxGate$24424
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24428 $auto$rtlil.cc:2714:MuxGate$24428
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24432 $auto$rtlil.cc:2714:MuxGate$24432
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24436 $auto$rtlil.cc:2714:MuxGate$24436
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24440 $auto$rtlil.cc:2714:MuxGate$24440
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24444 $auto$rtlil.cc:2714:MuxGate$24444
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24448 $auto$rtlil.cc:2714:MuxGate$24448
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24452 $auto$rtlil.cc:2714:MuxGate$24452
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24456 $auto$rtlil.cc:2714:MuxGate$24456
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24460 $auto$rtlil.cc:2714:MuxGate$24460
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24464 $auto$rtlil.cc:2714:MuxGate$24464
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24468 $auto$rtlil.cc:2714:MuxGate$24468
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24472 $auto$rtlil.cc:2714:MuxGate$24472
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24476 $auto$rtlil.cc:2714:MuxGate$24476
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24480 $auto$rtlil.cc:2714:MuxGate$24480
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24484 $auto$rtlil.cc:2714:MuxGate$24484
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24488 $auto$rtlil.cc:2714:MuxGate$24488
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24492 $auto$rtlil.cc:2714:MuxGate$24492
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24496 $auto$rtlil.cc:2714:MuxGate$24496
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24500 $auto$rtlil.cc:2714:MuxGate$24500
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24504 $auto$rtlil.cc:2714:MuxGate$24504
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24508 $auto$rtlil.cc:2714:MuxGate$24508
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24510 $auto$rtlil.cc:2714:MuxGate$24510
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24512 $auto$rtlil.cc:2714:MuxGate$24512
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24514 $auto$rtlil.cc:2714:MuxGate$24514
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24516 $auto$rtlil.cc:2714:MuxGate$24516
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24518 $auto$rtlil.cc:2714:MuxGate$24518
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24520 $auto$rtlil.cc:2714:MuxGate$24520
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24522 $auto$rtlil.cc:2714:MuxGate$24522
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24524 $auto$rtlil.cc:2714:MuxGate$24524
1 1
.names decoded_rd_address[0] $abc$27686$decoded_rd_address[0]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24526 $auto$rtlil.cc:2714:MuxGate$24526
1 1
.names decoded_rd_address[1] $abc$27686$decoded_rd_address[1]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24528 $auto$rtlil.cc:2714:MuxGate$24528
1 1
.names decoded_rd_address[2] $abc$27686$decoded_rd_address[2]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24530 $auto$rtlil.cc:2714:MuxGate$24530
1 1
.names decoded_rd_address[3] $abc$27686$decoded_rd_address[3]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24532 $auto$rtlil.cc:2714:MuxGate$24532
1 1
.names decoded_reg_write_enable $abc$27686$decoded_reg_write_enable
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24534 $auto$rtlil.cc:2714:MuxGate$24534
1 1
.names decoded_reg_input_mux[0] $abc$27686$decoded_reg_input_mux[0]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24536 $auto$rtlil.cc:2714:MuxGate$24536
1 1
.names decoded_reg_input_mux[1] $abc$27686$decoded_reg_input_mux[1]
1 1
.names $abc$27686$auto$rtlil.cc:2714:MuxGate$24538 $auto$rtlil.cc:2714:MuxGate$24538
1 1
.end

.model $paramod$a747760de5c733b6f88bb63119f261e23521a1b9\registers
.inputs clk reset enable block_id[0] block_id[1] block_id[2] block_id[3] block_id[4] block_id[5] block_id[6] block_id[7] core_state[0] core_state[1] core_state[2] decoded_rd_address[0] decoded_rd_address[1] decoded_rd_address[2] decoded_rd_address[3] decoded_rs_address[0] decoded_rs_address[1] decoded_rs_address[2] decoded_rs_address[3] decoded_rt_address[0] decoded_rt_address[1] decoded_rt_address[2] decoded_rt_address[3] decoded_reg_write_enable decoded_reg_input_mux[0] decoded_reg_input_mux[1] decoded_immediate[0] decoded_immediate[1] decoded_immediate[2] decoded_immediate[3] decoded_immediate[4] decoded_immediate[5] decoded_immediate[6] decoded_immediate[7] alu_out[0] alu_out[1] alu_out[2] alu_out[3] alu_out[4] alu_out[5] alu_out[6] alu_out[7] lsu_out[0] lsu_out[1] lsu_out[2] lsu_out[3] lsu_out[4] lsu_out[5] lsu_out[6] lsu_out[7]
.outputs rs[0] rs[1] rs[2] rs[3] rs[4] rs[5] rs[6] rs[7] rt[0] rt[1] rt[2] rt[3] rt[4] rt[5] rt[6] rt[7]
.names $false
.names $true
1
.names $undef
.subckt INV_X1 A=$abc$28415$rs[7] ZN=$abc$28415$new_n371_
.subckt INV_X1 A=$abc$28415$rs[6] ZN=$abc$28415$new_n372_
.subckt INV_X1 A=$abc$28415$rs[5] ZN=$abc$28415$new_n373_
.subckt INV_X1 A=$abc$28415$rs[4] ZN=$abc$28415$new_n374_
.subckt INV_X1 A=$abc$28415$rs[3] ZN=$abc$28415$new_n375_
.subckt INV_X1 A=$abc$28415$rs[2] ZN=$abc$28415$new_n376_
.subckt INV_X1 A=$abc$28415$rs[1] ZN=$abc$28415$new_n377_
.subckt INV_X1 A=$abc$28415$rs[0] ZN=$abc$28415$new_n378_
.subckt INV_X1 A=$abc$28415$rt[7] ZN=$abc$28415$new_n379_
.subckt INV_X1 A=$abc$28415$rt[6] ZN=$abc$28415$new_n380_
.subckt INV_X1 A=$abc$28415$rt[5] ZN=$abc$28415$new_n381_
.subckt INV_X1 A=$abc$28415$rt[4] ZN=$abc$28415$new_n382_
.subckt INV_X1 A=$abc$28415$rt[3] ZN=$abc$28415$new_n383_
.subckt INV_X1 A=$abc$28415$rt[2] ZN=$abc$28415$new_n384_
.subckt INV_X1 A=$abc$28415$rt[1] ZN=$abc$28415$new_n385_
.subckt INV_X1 A=$abc$28415$rt[0] ZN=$abc$28415$new_n386_
.subckt INV_X1 A=$abc$28415$rd_address[0] ZN=$abc$28415$new_n387_
.subckt INV_X1 A=$abc$28415$rd_address[3] ZN=$abc$28415$new_n388_
.subckt INV_X1 A=$abc$28415$enable ZN=$abc$28415$new_n389_
.subckt INV_X1 A=$abc$28415$core_state[0] ZN=$abc$28415$new_n390_
.subckt INV_X1 A=$abc$28415$core_state[2] ZN=$abc$28415$new_n391_
.subckt INV_X1 A=$abc$28415$reg_input_mux[1] ZN=$abc$28415$new_n392_
.subckt INV_X1 A=$abc$28415$reset ZN=$abc$28415$new_n393_
.subckt INV_X1 A=$abc$28415$registers[0][0] ZN=$abc$28415$new_n394_
.subckt INV_X1 A=$abc$28415$registers[1][0] ZN=$abc$28415$new_n395_
.subckt INV_X1 A=$abc$28415$registers[2][0] ZN=$abc$28415$new_n396_
.subckt INV_X1 A=$abc$28415$registers[3][0] ZN=$abc$28415$new_n397_
.subckt INV_X1 A=$abc$28415$decoded_rs_address[1] ZN=$abc$28415$new_n398_
.subckt INV_X1 A=$abc$28415$registers[4][0] ZN=$abc$28415$new_n399_
.subckt INV_X1 A=$abc$28415$registers[5][0] ZN=$abc$28415$new_n400_
.subckt INV_X1 A=$abc$28415$registers[6][0] ZN=$abc$28415$new_n401_
.subckt INV_X1 A=$abc$28415$registers[7][0] ZN=$abc$28415$new_n402_
.subckt INV_X1 A=$abc$28415$registers[9][0] ZN=$abc$28415$new_n403_
.subckt INV_X1 A=$abc$28415$registers[10][0] ZN=$abc$28415$new_n404_
.subckt INV_X1 A=$abc$28415$registers[11][0] ZN=$abc$28415$new_n405_
.subckt INV_X1 A=$abc$28415$registers[12][0] ZN=$abc$28415$new_n406_
.subckt INV_X1 A=$abc$28415$registers[14][0] ZN=$abc$28415$new_n407_
.subckt INV_X1 A=$abc$28415$decoded_rs_address[3] ZN=$abc$28415$new_n408_
.subckt INV_X1 A=$abc$28415$registers[0][1] ZN=$abc$28415$new_n409_
.subckt INV_X1 A=$abc$28415$registers[1][1] ZN=$abc$28415$new_n410_
.subckt INV_X1 A=$abc$28415$registers[2][1] ZN=$abc$28415$new_n411_
.subckt INV_X1 A=$abc$28415$registers[3][1] ZN=$abc$28415$new_n412_
.subckt INV_X1 A=$abc$28415$registers[4][1] ZN=$abc$28415$new_n413_
.subckt INV_X1 A=$abc$28415$registers[5][1] ZN=$abc$28415$new_n414_
.subckt INV_X1 A=$abc$28415$registers[6][1] ZN=$abc$28415$new_n415_
.subckt INV_X1 A=$abc$28415$registers[7][1] ZN=$abc$28415$new_n416_
.subckt INV_X1 A=$abc$28415$registers[9][1] ZN=$abc$28415$new_n417_
.subckt INV_X1 A=$abc$28415$registers[10][1] ZN=$abc$28415$new_n418_
.subckt INV_X1 A=$abc$28415$registers[11][1] ZN=$abc$28415$new_n419_
.subckt INV_X1 A=$abc$28415$registers[12][1] ZN=$abc$28415$new_n420_
.subckt INV_X1 A=$abc$28415$registers[14][1] ZN=$abc$28415$new_n421_
.subckt INV_X1 A=$abc$28415$registers[0][2] ZN=$abc$28415$new_n422_
.subckt INV_X1 A=$abc$28415$registers[1][2] ZN=$abc$28415$new_n423_
.subckt INV_X1 A=$abc$28415$registers[2][2] ZN=$abc$28415$new_n424_
.subckt INV_X1 A=$abc$28415$registers[3][2] ZN=$abc$28415$new_n425_
.subckt INV_X1 A=$abc$28415$registers[4][2] ZN=$abc$28415$new_n426_
.subckt INV_X1 A=$abc$28415$registers[5][2] ZN=$abc$28415$new_n427_
.subckt INV_X1 A=$abc$28415$registers[6][2] ZN=$abc$28415$new_n428_
.subckt INV_X1 A=$abc$28415$registers[7][2] ZN=$abc$28415$new_n429_
.subckt INV_X1 A=$abc$28415$registers[9][2] ZN=$abc$28415$new_n430_
.subckt INV_X1 A=$abc$28415$registers[10][2] ZN=$abc$28415$new_n431_
.subckt INV_X1 A=$abc$28415$registers[11][2] ZN=$abc$28415$new_n432_
.subckt INV_X1 A=$abc$28415$registers[12][2] ZN=$abc$28415$new_n433_
.subckt INV_X1 A=$abc$28415$registers[14][2] ZN=$abc$28415$new_n434_
.subckt INV_X1 A=$abc$28415$registers[0][3] ZN=$abc$28415$new_n435_
.subckt INV_X1 A=$abc$28415$registers[1][3] ZN=$abc$28415$new_n436_
.subckt INV_X1 A=$abc$28415$registers[2][3] ZN=$abc$28415$new_n437_
.subckt INV_X1 A=$abc$28415$registers[3][3] ZN=$abc$28415$new_n438_
.subckt INV_X1 A=$abc$28415$registers[4][3] ZN=$abc$28415$new_n439_
.subckt INV_X1 A=$abc$28415$registers[5][3] ZN=$abc$28415$new_n440_
.subckt INV_X1 A=$abc$28415$registers[6][3] ZN=$abc$28415$new_n441_
.subckt INV_X1 A=$abc$28415$registers[7][3] ZN=$abc$28415$new_n442_
.subckt INV_X1 A=$abc$28415$registers[9][3] ZN=$abc$28415$new_n443_
.subckt INV_X1 A=$abc$28415$registers[10][3] ZN=$abc$28415$new_n444_
.subckt INV_X1 A=$abc$28415$registers[11][3] ZN=$abc$28415$new_n445_
.subckt INV_X1 A=$abc$28415$registers[12][3] ZN=$abc$28415$new_n446_
.subckt INV_X1 A=$abc$28415$registers[14][3] ZN=$abc$28415$new_n447_
.subckt INV_X1 A=$abc$28415$registers[0][4] ZN=$abc$28415$new_n448_
.subckt INV_X1 A=$abc$28415$registers[1][4] ZN=$abc$28415$new_n449_
.subckt INV_X1 A=$abc$28415$registers[2][4] ZN=$abc$28415$new_n450_
.subckt INV_X1 A=$abc$28415$registers[3][4] ZN=$abc$28415$new_n451_
.subckt INV_X1 A=$abc$28415$registers[4][4] ZN=$abc$28415$new_n452_
.subckt INV_X1 A=$abc$28415$registers[5][4] ZN=$abc$28415$new_n453_
.subckt INV_X1 A=$abc$28415$registers[6][4] ZN=$abc$28415$new_n454_
.subckt INV_X1 A=$abc$28415$registers[7][4] ZN=$abc$28415$new_n455_
.subckt INV_X1 A=$abc$28415$registers[9][4] ZN=$abc$28415$new_n456_
.subckt INV_X1 A=$abc$28415$registers[10][4] ZN=$abc$28415$new_n457_
.subckt INV_X1 A=$abc$28415$registers[11][4] ZN=$abc$28415$new_n458_
.subckt INV_X1 A=$abc$28415$registers[12][4] ZN=$abc$28415$new_n459_
.subckt INV_X1 A=$abc$28415$registers[14][4] ZN=$abc$28415$new_n460_
.subckt INV_X1 A=$abc$28415$registers[15][4] ZN=$abc$28415$new_n461_
.subckt INV_X1 A=$abc$28415$registers[0][5] ZN=$abc$28415$new_n462_
.subckt INV_X1 A=$abc$28415$registers[1][5] ZN=$abc$28415$new_n463_
.subckt INV_X1 A=$abc$28415$registers[2][5] ZN=$abc$28415$new_n464_
.subckt INV_X1 A=$abc$28415$registers[3][5] ZN=$abc$28415$new_n465_
.subckt INV_X1 A=$abc$28415$registers[4][5] ZN=$abc$28415$new_n466_
.subckt INV_X1 A=$abc$28415$registers[5][5] ZN=$abc$28415$new_n467_
.subckt INV_X1 A=$abc$28415$registers[6][5] ZN=$abc$28415$new_n468_
.subckt INV_X1 A=$abc$28415$registers[7][5] ZN=$abc$28415$new_n469_
.subckt INV_X1 A=$abc$28415$registers[9][5] ZN=$abc$28415$new_n470_
.subckt INV_X1 A=$abc$28415$registers[10][5] ZN=$abc$28415$new_n471_
.subckt INV_X1 A=$abc$28415$registers[11][5] ZN=$abc$28415$new_n472_
.subckt INV_X1 A=$abc$28415$registers[12][5] ZN=$abc$28415$new_n473_
.subckt INV_X1 A=$abc$28415$registers[14][5] ZN=$abc$28415$new_n474_
.subckt INV_X1 A=$abc$28415$registers[0][6] ZN=$abc$28415$new_n475_
.subckt INV_X1 A=$abc$28415$registers[1][6] ZN=$abc$28415$new_n476_
.subckt INV_X1 A=$abc$28415$registers[2][6] ZN=$abc$28415$new_n477_
.subckt INV_X1 A=$abc$28415$registers[3][6] ZN=$abc$28415$new_n478_
.subckt INV_X1 A=$abc$28415$registers[4][6] ZN=$abc$28415$new_n479_
.subckt INV_X1 A=$abc$28415$registers[5][6] ZN=$abc$28415$new_n480_
.subckt INV_X1 A=$abc$28415$registers[6][6] ZN=$abc$28415$new_n481_
.subckt INV_X1 A=$abc$28415$registers[7][6] ZN=$abc$28415$new_n482_
.subckt INV_X1 A=$abc$28415$registers[8][6] ZN=$abc$28415$new_n483_
.subckt INV_X1 A=$abc$28415$registers[9][6] ZN=$abc$28415$new_n484_
.subckt INV_X1 A=$abc$28415$registers[10][6] ZN=$abc$28415$new_n485_
.subckt INV_X1 A=$abc$28415$registers[11][6] ZN=$abc$28415$new_n486_
.subckt INV_X1 A=$abc$28415$registers[14][6] ZN=$abc$28415$new_n487_
.subckt INV_X1 A=$abc$28415$registers[15][6] ZN=$abc$28415$new_n488_
.subckt INV_X1 A=$abc$28415$registers[0][7] ZN=$abc$28415$new_n489_
.subckt INV_X1 A=$abc$28415$registers[1][7] ZN=$abc$28415$new_n490_
.subckt INV_X1 A=$abc$28415$registers[2][7] ZN=$abc$28415$new_n491_
.subckt INV_X1 A=$abc$28415$registers[3][7] ZN=$abc$28415$new_n492_
.subckt INV_X1 A=$abc$28415$registers[4][7] ZN=$abc$28415$new_n493_
.subckt INV_X1 A=$abc$28415$registers[5][7] ZN=$abc$28415$new_n494_
.subckt INV_X1 A=$abc$28415$registers[6][7] ZN=$abc$28415$new_n495_
.subckt INV_X1 A=$abc$28415$registers[7][7] ZN=$abc$28415$new_n496_
.subckt INV_X1 A=$abc$28415$registers[9][7] ZN=$abc$28415$new_n497_
.subckt INV_X1 A=$abc$28415$registers[10][7] ZN=$abc$28415$new_n498_
.subckt INV_X1 A=$abc$28415$registers[11][7] ZN=$abc$28415$new_n499_
.subckt INV_X1 A=$abc$28415$registers[12][7] ZN=$abc$28415$new_n500_
.subckt INV_X1 A=$abc$28415$registers[14][7] ZN=$abc$28415$new_n501_
.subckt INV_X1 A=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n502_
.subckt INV_X1 A=$abc$28415$decoded_rt_address[1] ZN=$abc$28415$new_n503_
.subckt INV_X1 A=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n504_
.subckt INV_X1 A=$abc$28415$decoded_rt_address[3] ZN=$abc$28415$new_n505_
.subckt INV_X1 A=$abc$28415$immediate[0] ZN=$abc$28415$new_n506_
.subckt INV_X1 A=$abc$28415$immediate[1] ZN=$abc$28415$new_n507_
.subckt INV_X1 A=$abc$28415$immediate[2] ZN=$abc$28415$new_n508_
.subckt INV_X1 A=$abc$28415$immediate[3] ZN=$abc$28415$new_n509_
.subckt INV_X1 A=$abc$28415$immediate[4] ZN=$abc$28415$new_n510_
.subckt INV_X1 A=$abc$28415$immediate[5] ZN=$abc$28415$new_n511_
.subckt INV_X1 A=$abc$28415$immediate[6] ZN=$abc$28415$new_n512_
.subckt INV_X1 A=$abc$28415$immediate[7] ZN=$abc$28415$new_n513_
.subckt AND2_X1 A1=$abc$28415$rd_address[2] A2=$abc$28415$rd_address[3] ZN=$abc$28415$new_n514_
.subckt NAND2_X1 A1=$abc$28415$rd_address[2] A2=$abc$28415$rd_address[3] ZN=$abc$28415$new_n515_
.subckt NOR2_X1 A1=$abc$28415$rd_address[0] A2=$abc$28415$rd_address[1] ZN=$abc$28415$new_n516_
.subckt OAI21_X1 A=$abc$28415$reg_write_enable B1=$abc$28415$new_n515_ B2=$abc$28415$new_n516_ ZN=$abc$28415$new_n517_
.subckt NAND4_X1 A1=$abc$28415$enable A2=$abc$28415$core_state[1] A3=$abc$28415$new_n390_ A4=$abc$28415$core_state[2] ZN=$abc$28415$new_n518_
.subckt NAND3_X1 A1=$abc$28415$reg_input_mux[0] A2=$abc$28415$new_n392_ A3=$abc$28415$new_n393_ ZN=$abc$28415$new_n519_
.subckt NOR3_X1 A1=$abc$28415$new_n517_ A2=$abc$28415$new_n518_ A3=$abc$28415$new_n519_ ZN=$abc$28415$new_n520_
.subckt OR2_X1 A1=$abc$28415$reg_input_mux[0] A2=$abc$28415$reset ZN=$abc$28415$new_n521_
.subckt AOI211_X1 A=$abc$28415$new_n517_ B=$abc$28415$new_n518_ C1=$abc$28415$new_n519_ C2=$abc$28415$new_n521_ ZN=$abc$28415$new_n522_
.subckt NAND2_X1 A1=$abc$28415$new_n514_ A2=$abc$28415$new_n522_ ZN=$abc$28415$new_n523_
.subckt AOI21_X1 A=$abc$28415$reset B1=$abc$28415$new_n514_ B2=$abc$28415$new_n522_ ZN=$abc$28415$new_n524_
.subckt NAND2_X1 A1=$abc$28415$registers[12][0] A2=$abc$28415$new_n524_ ZN=$abc$28415$new_n525_
.subckt MUX2_X1 A=$abc$28415$alu_out[0] B=$abc$28415$lsu_out[0] S=$abc$28415$new_n520_ Z=$abc$28415$new_n526_
.subckt OR4_X1 A1=$abc$28415$new_n392_ A2=$abc$28415$new_n517_ A3=$abc$28415$new_n518_ A4=$abc$28415$new_n521_ ZN=$abc$28415$new_n527_
.subckt NOR2_X1 A1=$abc$28415$new_n506_ A2=$abc$28415$new_n527_ ZN=$abc$28415$new_n528_
.subckt AOI21_X1 A=$abc$28415$new_n528_ B1=$abc$28415$new_n527_ B2=$abc$28415$new_n526_ ZN=$abc$28415$new_n529_
.subckt OAI21_X1 A=$abc$28415$new_n525_ B1=$abc$28415$new_n529_ B2=$abc$28415$new_n523_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24542
.subckt NAND2_X1 A1=$abc$28415$registers[12][1] A2=$abc$28415$new_n524_ ZN=$abc$28415$new_n531_
.subckt MUX2_X1 A=$abc$28415$alu_out[1] B=$abc$28415$lsu_out[1] S=$abc$28415$new_n520_ Z=$abc$28415$new_n532_
.subckt NOR2_X1 A1=$abc$28415$new_n507_ A2=$abc$28415$new_n527_ ZN=$abc$28415$new_n533_
.subckt AOI21_X1 A=$abc$28415$new_n533_ B1=$abc$28415$new_n532_ B2=$abc$28415$new_n527_ ZN=$abc$28415$new_n534_
.subckt OAI21_X1 A=$abc$28415$new_n531_ B1=$abc$28415$new_n534_ B2=$abc$28415$new_n523_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24546
.subckt NAND2_X1 A1=$abc$28415$registers[12][2] A2=$abc$28415$new_n524_ ZN=$abc$28415$new_n536_
.subckt MUX2_X1 A=$abc$28415$alu_out[2] B=$abc$28415$lsu_out[2] S=$abc$28415$new_n520_ Z=$abc$28415$new_n537_
.subckt NOR2_X1 A1=$abc$28415$new_n508_ A2=$abc$28415$new_n527_ ZN=$abc$28415$new_n538_
.subckt AOI21_X1 A=$abc$28415$new_n538_ B1=$abc$28415$new_n537_ B2=$abc$28415$new_n527_ ZN=$abc$28415$new_n539_
.subckt OAI21_X1 A=$abc$28415$new_n536_ B1=$abc$28415$new_n539_ B2=$abc$28415$new_n523_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24550
.subckt NAND2_X1 A1=$abc$28415$registers[12][3] A2=$abc$28415$new_n524_ ZN=$abc$28415$new_n541_
.subckt MUX2_X1 A=$abc$28415$alu_out[3] B=$abc$28415$lsu_out[3] S=$abc$28415$new_n520_ Z=$abc$28415$new_n542_
.subckt NOR2_X1 A1=$abc$28415$new_n509_ A2=$abc$28415$new_n527_ ZN=$abc$28415$new_n543_
.subckt AOI21_X1 A=$abc$28415$new_n543_ B1=$abc$28415$new_n542_ B2=$abc$28415$new_n527_ ZN=$abc$28415$new_n544_
.subckt OAI21_X1 A=$abc$28415$new_n541_ B1=$abc$28415$new_n544_ B2=$abc$28415$new_n523_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24554
.subckt NAND2_X1 A1=$abc$28415$registers[12][4] A2=$abc$28415$new_n524_ ZN=$abc$28415$new_n546_
.subckt MUX2_X1 A=$abc$28415$alu_out[4] B=$abc$28415$lsu_out[4] S=$abc$28415$new_n520_ Z=$abc$28415$new_n547_
.subckt NOR2_X1 A1=$abc$28415$new_n510_ A2=$abc$28415$new_n527_ ZN=$abc$28415$new_n548_
.subckt AOI21_X1 A=$abc$28415$new_n548_ B1=$abc$28415$new_n547_ B2=$abc$28415$new_n527_ ZN=$abc$28415$new_n549_
.subckt OAI21_X1 A=$abc$28415$new_n546_ B1=$abc$28415$new_n549_ B2=$abc$28415$new_n523_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24558
.subckt NAND2_X1 A1=$abc$28415$registers[12][5] A2=$abc$28415$new_n524_ ZN=$abc$28415$new_n551_
.subckt MUX2_X1 A=$abc$28415$alu_out[5] B=$abc$28415$lsu_out[5] S=$abc$28415$new_n520_ Z=$abc$28415$new_n552_
.subckt NOR2_X1 A1=$abc$28415$new_n511_ A2=$abc$28415$new_n527_ ZN=$abc$28415$new_n553_
.subckt AOI21_X1 A=$abc$28415$new_n553_ B1=$abc$28415$new_n552_ B2=$abc$28415$new_n527_ ZN=$abc$28415$new_n554_
.subckt OAI21_X1 A=$abc$28415$new_n551_ B1=$abc$28415$new_n554_ B2=$abc$28415$new_n523_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24562
.subckt NAND2_X1 A1=$abc$28415$registers[12][6] A2=$abc$28415$new_n524_ ZN=$abc$28415$new_n556_
.subckt MUX2_X1 A=$abc$28415$alu_out[6] B=$abc$28415$lsu_out[6] S=$abc$28415$new_n520_ Z=$abc$28415$new_n557_
.subckt NOR2_X1 A1=$abc$28415$new_n512_ A2=$abc$28415$new_n527_ ZN=$abc$28415$new_n558_
.subckt AOI21_X1 A=$abc$28415$new_n558_ B1=$abc$28415$new_n557_ B2=$abc$28415$new_n527_ ZN=$abc$28415$new_n559_
.subckt OAI21_X1 A=$abc$28415$new_n556_ B1=$abc$28415$new_n559_ B2=$abc$28415$new_n523_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24566
.subckt NAND2_X1 A1=$abc$28415$registers[12][7] A2=$abc$28415$new_n524_ ZN=$abc$28415$new_n561_
.subckt MUX2_X1 A=$abc$28415$alu_out[7] B=$abc$28415$lsu_out[7] S=$abc$28415$new_n520_ Z=$abc$28415$new_n562_
.subckt NOR2_X1 A1=$abc$28415$new_n513_ A2=$abc$28415$new_n527_ ZN=$abc$28415$new_n563_
.subckt AOI21_X1 A=$abc$28415$new_n563_ B1=$abc$28415$new_n562_ B2=$abc$28415$new_n527_ ZN=$abc$28415$new_n564_
.subckt OAI21_X1 A=$abc$28415$new_n561_ B1=$abc$28415$new_n564_ B2=$abc$28415$new_n523_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24570
.subckt NOR2_X1 A1=$abc$28415$new_n387_ A2=$abc$28415$rd_address[1] ZN=$abc$28415$new_n566_
.subckt NOR2_X1 A1=$abc$28415$rd_address[2] A2=$abc$28415$rd_address[3] ZN=$abc$28415$new_n567_
.subckt NAND3_X1 A1=$abc$28415$new_n522_ A2=$abc$28415$new_n566_ A3=$abc$28415$new_n567_ ZN=$abc$28415$new_n568_
.subckt NAND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n568_ ZN=$abc$28415$new_n569_
.subckt OAI22_X1 A1=$abc$28415$new_n529_ A2=$abc$28415$new_n568_ B1=$abc$28415$new_n569_ B2=$abc$28415$new_n395_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24574
.subckt OAI22_X1 A1=$abc$28415$new_n534_ A2=$abc$28415$new_n568_ B1=$abc$28415$new_n569_ B2=$abc$28415$new_n410_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24578
.subckt OAI22_X1 A1=$abc$28415$new_n539_ A2=$abc$28415$new_n568_ B1=$abc$28415$new_n569_ B2=$abc$28415$new_n423_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24582
.subckt OAI22_X1 A1=$abc$28415$new_n544_ A2=$abc$28415$new_n568_ B1=$abc$28415$new_n569_ B2=$abc$28415$new_n436_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24586
.subckt OAI22_X1 A1=$abc$28415$new_n549_ A2=$abc$28415$new_n568_ B1=$abc$28415$new_n569_ B2=$abc$28415$new_n449_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24590
.subckt OAI22_X1 A1=$abc$28415$new_n554_ A2=$abc$28415$new_n568_ B1=$abc$28415$new_n569_ B2=$abc$28415$new_n463_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24594
.subckt OAI22_X1 A1=$abc$28415$new_n559_ A2=$abc$28415$new_n568_ B1=$abc$28415$new_n569_ B2=$abc$28415$new_n476_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24598
.subckt OAI22_X1 A1=$abc$28415$new_n564_ A2=$abc$28415$new_n568_ B1=$abc$28415$new_n569_ B2=$abc$28415$new_n490_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24602
.subckt NOR2_X1 A1=$abc$28415$rd_address[2] A2=$abc$28415$new_n388_ ZN=$abc$28415$new_n578_
.subckt NAND4_X1 A1=$abc$28415$rd_address[0] A2=$abc$28415$rd_address[1] A3=$abc$28415$new_n522_ A4=$abc$28415$new_n578_ ZN=$abc$28415$new_n579_
.subckt NAND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n579_ ZN=$abc$28415$new_n580_
.subckt OAI22_X1 A1=$abc$28415$new_n529_ A2=$abc$28415$new_n579_ B1=$abc$28415$new_n580_ B2=$abc$28415$new_n405_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24606
.subckt OAI22_X1 A1=$abc$28415$new_n534_ A2=$abc$28415$new_n579_ B1=$abc$28415$new_n580_ B2=$abc$28415$new_n419_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24610
.subckt OAI22_X1 A1=$abc$28415$new_n539_ A2=$abc$28415$new_n579_ B1=$abc$28415$new_n580_ B2=$abc$28415$new_n432_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24614
.subckt OAI22_X1 A1=$abc$28415$new_n544_ A2=$abc$28415$new_n579_ B1=$abc$28415$new_n580_ B2=$abc$28415$new_n445_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24618
.subckt OAI22_X1 A1=$abc$28415$new_n549_ A2=$abc$28415$new_n579_ B1=$abc$28415$new_n580_ B2=$abc$28415$new_n458_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24622
.subckt OAI22_X1 A1=$abc$28415$new_n554_ A2=$abc$28415$new_n579_ B1=$abc$28415$new_n580_ B2=$abc$28415$new_n472_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24626
.subckt OAI22_X1 A1=$abc$28415$new_n559_ A2=$abc$28415$new_n579_ B1=$abc$28415$new_n580_ B2=$abc$28415$new_n486_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24630
.subckt OAI22_X1 A1=$abc$28415$new_n564_ A2=$abc$28415$new_n579_ B1=$abc$28415$new_n580_ B2=$abc$28415$new_n499_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24634
.subckt AND2_X1 A1=$abc$28415$new_n387_ A2=$abc$28415$rd_address[1] ZN=$abc$28415$new_n589_
.subckt NAND3_X1 A1=$abc$28415$new_n522_ A2=$abc$28415$new_n578_ A3=$abc$28415$new_n589_ ZN=$abc$28415$new_n590_
.subckt NAND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n590_ ZN=$abc$28415$new_n591_
.subckt OAI22_X1 A1=$abc$28415$new_n529_ A2=$abc$28415$new_n590_ B1=$abc$28415$new_n591_ B2=$abc$28415$new_n404_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24638
.subckt OAI22_X1 A1=$abc$28415$new_n534_ A2=$abc$28415$new_n590_ B1=$abc$28415$new_n591_ B2=$abc$28415$new_n418_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24642
.subckt OAI22_X1 A1=$abc$28415$new_n539_ A2=$abc$28415$new_n590_ B1=$abc$28415$new_n591_ B2=$abc$28415$new_n431_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24646
.subckt OAI22_X1 A1=$abc$28415$new_n544_ A2=$abc$28415$new_n590_ B1=$abc$28415$new_n591_ B2=$abc$28415$new_n444_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24650
.subckt OAI22_X1 A1=$abc$28415$new_n549_ A2=$abc$28415$new_n590_ B1=$abc$28415$new_n591_ B2=$abc$28415$new_n457_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24654
.subckt OAI22_X1 A1=$abc$28415$new_n554_ A2=$abc$28415$new_n590_ B1=$abc$28415$new_n591_ B2=$abc$28415$new_n471_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24658
.subckt OAI22_X1 A1=$abc$28415$new_n559_ A2=$abc$28415$new_n590_ B1=$abc$28415$new_n591_ B2=$abc$28415$new_n485_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24662
.subckt OAI22_X1 A1=$abc$28415$new_n564_ A2=$abc$28415$new_n590_ B1=$abc$28415$new_n591_ B2=$abc$28415$new_n498_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24666
.subckt NAND3_X1 A1=$abc$28415$new_n522_ A2=$abc$28415$new_n566_ A3=$abc$28415$new_n578_ ZN=$abc$28415$new_n600_
.subckt NAND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n600_ ZN=$abc$28415$new_n601_
.subckt OAI22_X1 A1=$abc$28415$new_n529_ A2=$abc$28415$new_n600_ B1=$abc$28415$new_n601_ B2=$abc$28415$new_n403_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24670
.subckt OAI22_X1 A1=$abc$28415$new_n534_ A2=$abc$28415$new_n600_ B1=$abc$28415$new_n601_ B2=$abc$28415$new_n417_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24674
.subckt OAI22_X1 A1=$abc$28415$new_n539_ A2=$abc$28415$new_n600_ B1=$abc$28415$new_n601_ B2=$abc$28415$new_n430_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24678
.subckt OAI22_X1 A1=$abc$28415$new_n544_ A2=$abc$28415$new_n600_ B1=$abc$28415$new_n601_ B2=$abc$28415$new_n443_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24682
.subckt OAI22_X1 A1=$abc$28415$new_n549_ A2=$abc$28415$new_n600_ B1=$abc$28415$new_n601_ B2=$abc$28415$new_n456_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24686
.subckt OAI22_X1 A1=$abc$28415$new_n554_ A2=$abc$28415$new_n600_ B1=$abc$28415$new_n601_ B2=$abc$28415$new_n470_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24690
.subckt OAI22_X1 A1=$abc$28415$new_n559_ A2=$abc$28415$new_n600_ B1=$abc$28415$new_n601_ B2=$abc$28415$new_n484_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24694
.subckt OAI22_X1 A1=$abc$28415$new_n564_ A2=$abc$28415$new_n600_ B1=$abc$28415$new_n601_ B2=$abc$28415$new_n497_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24698
.subckt NAND3_X1 A1=$abc$28415$new_n516_ A2=$abc$28415$new_n522_ A3=$abc$28415$new_n567_ ZN=$abc$28415$new_n610_
.subckt NAND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n610_ ZN=$abc$28415$new_n611_
.subckt OAI22_X1 A1=$abc$28415$new_n529_ A2=$abc$28415$new_n610_ B1=$abc$28415$new_n611_ B2=$abc$28415$new_n394_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24702
.subckt OAI22_X1 A1=$abc$28415$new_n534_ A2=$abc$28415$new_n610_ B1=$abc$28415$new_n611_ B2=$abc$28415$new_n409_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24706
.subckt OAI22_X1 A1=$abc$28415$new_n539_ A2=$abc$28415$new_n610_ B1=$abc$28415$new_n611_ B2=$abc$28415$new_n422_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24710
.subckt OAI22_X1 A1=$abc$28415$new_n544_ A2=$abc$28415$new_n610_ B1=$abc$28415$new_n611_ B2=$abc$28415$new_n435_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24714
.subckt OAI22_X1 A1=$abc$28415$new_n549_ A2=$abc$28415$new_n610_ B1=$abc$28415$new_n611_ B2=$abc$28415$new_n448_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24718
.subckt OAI22_X1 A1=$abc$28415$new_n554_ A2=$abc$28415$new_n610_ B1=$abc$28415$new_n611_ B2=$abc$28415$new_n462_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24722
.subckt OAI22_X1 A1=$abc$28415$new_n559_ A2=$abc$28415$new_n610_ B1=$abc$28415$new_n611_ B2=$abc$28415$new_n475_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24726
.subckt OAI22_X1 A1=$abc$28415$new_n564_ A2=$abc$28415$new_n610_ B1=$abc$28415$new_n611_ B2=$abc$28415$new_n489_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24730
.subckt NAND3_X1 A1=$abc$28415$new_n516_ A2=$abc$28415$new_n522_ A3=$abc$28415$new_n578_ ZN=$abc$28415$new_n620_
.subckt NAND3_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[8][0] A3=$abc$28415$new_n620_ ZN=$abc$28415$new_n621_
.subckt OAI21_X1 A=$abc$28415$new_n621_ B1=$abc$28415$new_n620_ B2=$abc$28415$new_n529_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24734
.subckt NAND3_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[8][1] A3=$abc$28415$new_n620_ ZN=$abc$28415$new_n623_
.subckt OAI21_X1 A=$abc$28415$new_n623_ B1=$abc$28415$new_n620_ B2=$abc$28415$new_n534_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24738
.subckt NAND3_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[8][2] A3=$abc$28415$new_n620_ ZN=$abc$28415$new_n625_
.subckt OAI21_X1 A=$abc$28415$new_n625_ B1=$abc$28415$new_n620_ B2=$abc$28415$new_n539_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24742
.subckt NAND3_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[8][3] A3=$abc$28415$new_n620_ ZN=$abc$28415$new_n627_
.subckt OAI21_X1 A=$abc$28415$new_n627_ B1=$abc$28415$new_n620_ B2=$abc$28415$new_n544_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24746
.subckt NAND3_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[8][4] A3=$abc$28415$new_n620_ ZN=$abc$28415$new_n629_
.subckt OAI21_X1 A=$abc$28415$new_n629_ B1=$abc$28415$new_n620_ B2=$abc$28415$new_n549_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24750
.subckt NAND3_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[8][5] A3=$abc$28415$new_n620_ ZN=$abc$28415$new_n631_
.subckt OAI21_X1 A=$abc$28415$new_n631_ B1=$abc$28415$new_n620_ B2=$abc$28415$new_n554_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24754
.subckt NAND3_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[8][6] A3=$abc$28415$new_n620_ ZN=$abc$28415$new_n633_
.subckt OAI21_X1 A=$abc$28415$new_n633_ B1=$abc$28415$new_n620_ B2=$abc$28415$new_n559_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24758
.subckt NAND3_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[8][7] A3=$abc$28415$new_n620_ ZN=$abc$28415$new_n635_
.subckt OAI21_X1 A=$abc$28415$new_n635_ B1=$abc$28415$new_n620_ B2=$abc$28415$new_n564_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24762
.subckt NAND3_X1 A1=$abc$28415$new_n522_ A2=$abc$28415$new_n567_ A3=$abc$28415$new_n589_ ZN=$abc$28415$new_n637_
.subckt NAND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n637_ ZN=$abc$28415$new_n638_
.subckt OAI22_X1 A1=$abc$28415$new_n529_ A2=$abc$28415$new_n637_ B1=$abc$28415$new_n638_ B2=$abc$28415$new_n396_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24766
.subckt OAI22_X1 A1=$abc$28415$new_n534_ A2=$abc$28415$new_n637_ B1=$abc$28415$new_n638_ B2=$abc$28415$new_n411_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24770
.subckt OAI22_X1 A1=$abc$28415$new_n539_ A2=$abc$28415$new_n637_ B1=$abc$28415$new_n638_ B2=$abc$28415$new_n424_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24774
.subckt OAI22_X1 A1=$abc$28415$new_n544_ A2=$abc$28415$new_n637_ B1=$abc$28415$new_n638_ B2=$abc$28415$new_n437_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24778
.subckt OAI22_X1 A1=$abc$28415$new_n549_ A2=$abc$28415$new_n637_ B1=$abc$28415$new_n638_ B2=$abc$28415$new_n450_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24782
.subckt OAI22_X1 A1=$abc$28415$new_n554_ A2=$abc$28415$new_n637_ B1=$abc$28415$new_n638_ B2=$abc$28415$new_n464_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24786
.subckt OAI22_X1 A1=$abc$28415$new_n559_ A2=$abc$28415$new_n637_ B1=$abc$28415$new_n638_ B2=$abc$28415$new_n477_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24790
.subckt OAI22_X1 A1=$abc$28415$new_n564_ A2=$abc$28415$new_n637_ B1=$abc$28415$new_n638_ B2=$abc$28415$new_n491_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24794
.subckt AND2_X1 A1=$abc$28415$rd_address[2] A2=$abc$28415$new_n388_ ZN=$abc$28415$new_n647_
.subckt NAND4_X1 A1=$abc$28415$rd_address[0] A2=$abc$28415$rd_address[1] A3=$abc$28415$new_n522_ A4=$abc$28415$new_n647_ ZN=$abc$28415$new_n648_
.subckt NAND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n648_ ZN=$abc$28415$new_n649_
.subckt OAI22_X1 A1=$abc$28415$new_n529_ A2=$abc$28415$new_n648_ B1=$abc$28415$new_n649_ B2=$abc$28415$new_n402_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24798
.subckt OAI22_X1 A1=$abc$28415$new_n534_ A2=$abc$28415$new_n648_ B1=$abc$28415$new_n649_ B2=$abc$28415$new_n416_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24802
.subckt OAI22_X1 A1=$abc$28415$new_n539_ A2=$abc$28415$new_n648_ B1=$abc$28415$new_n649_ B2=$abc$28415$new_n429_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24806
.subckt OAI22_X1 A1=$abc$28415$new_n544_ A2=$abc$28415$new_n648_ B1=$abc$28415$new_n649_ B2=$abc$28415$new_n442_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24810
.subckt OAI22_X1 A1=$abc$28415$new_n549_ A2=$abc$28415$new_n648_ B1=$abc$28415$new_n649_ B2=$abc$28415$new_n455_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24814
.subckt OAI22_X1 A1=$abc$28415$new_n554_ A2=$abc$28415$new_n648_ B1=$abc$28415$new_n649_ B2=$abc$28415$new_n469_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24818
.subckt OAI22_X1 A1=$abc$28415$new_n559_ A2=$abc$28415$new_n648_ B1=$abc$28415$new_n649_ B2=$abc$28415$new_n482_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24822
.subckt OAI22_X1 A1=$abc$28415$new_n564_ A2=$abc$28415$new_n648_ B1=$abc$28415$new_n649_ B2=$abc$28415$new_n496_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24826
.subckt NAND3_X1 A1=$abc$28415$new_n522_ A2=$abc$28415$new_n589_ A3=$abc$28415$new_n647_ ZN=$abc$28415$new_n658_
.subckt NAND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n658_ ZN=$abc$28415$new_n659_
.subckt OAI22_X1 A1=$abc$28415$new_n529_ A2=$abc$28415$new_n658_ B1=$abc$28415$new_n659_ B2=$abc$28415$new_n401_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24830
.subckt OAI22_X1 A1=$abc$28415$new_n534_ A2=$abc$28415$new_n658_ B1=$abc$28415$new_n659_ B2=$abc$28415$new_n415_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24834
.subckt OAI22_X1 A1=$abc$28415$new_n539_ A2=$abc$28415$new_n658_ B1=$abc$28415$new_n659_ B2=$abc$28415$new_n428_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24838
.subckt OAI22_X1 A1=$abc$28415$new_n544_ A2=$abc$28415$new_n658_ B1=$abc$28415$new_n659_ B2=$abc$28415$new_n441_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24842
.subckt OAI22_X1 A1=$abc$28415$new_n549_ A2=$abc$28415$new_n658_ B1=$abc$28415$new_n659_ B2=$abc$28415$new_n454_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24846
.subckt OAI22_X1 A1=$abc$28415$new_n554_ A2=$abc$28415$new_n658_ B1=$abc$28415$new_n659_ B2=$abc$28415$new_n468_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24850
.subckt OAI22_X1 A1=$abc$28415$new_n559_ A2=$abc$28415$new_n658_ B1=$abc$28415$new_n659_ B2=$abc$28415$new_n481_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24854
.subckt OAI22_X1 A1=$abc$28415$new_n564_ A2=$abc$28415$new_n658_ B1=$abc$28415$new_n659_ B2=$abc$28415$new_n495_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24858
.subckt NAND4_X1 A1=$abc$28415$rd_address[0] A2=$abc$28415$rd_address[1] A3=$abc$28415$new_n522_ A4=$abc$28415$new_n567_ ZN=$abc$28415$new_n668_
.subckt NAND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n668_ ZN=$abc$28415$new_n669_
.subckt OAI22_X1 A1=$abc$28415$new_n529_ A2=$abc$28415$new_n668_ B1=$abc$28415$new_n669_ B2=$abc$28415$new_n397_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24862
.subckt OAI22_X1 A1=$abc$28415$new_n534_ A2=$abc$28415$new_n668_ B1=$abc$28415$new_n669_ B2=$abc$28415$new_n412_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24866
.subckt OAI22_X1 A1=$abc$28415$new_n539_ A2=$abc$28415$new_n668_ B1=$abc$28415$new_n669_ B2=$abc$28415$new_n425_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24870
.subckt OAI22_X1 A1=$abc$28415$new_n544_ A2=$abc$28415$new_n668_ B1=$abc$28415$new_n669_ B2=$abc$28415$new_n438_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24874
.subckt OAI22_X1 A1=$abc$28415$new_n549_ A2=$abc$28415$new_n668_ B1=$abc$28415$new_n669_ B2=$abc$28415$new_n451_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24878
.subckt OAI22_X1 A1=$abc$28415$new_n554_ A2=$abc$28415$new_n668_ B1=$abc$28415$new_n669_ B2=$abc$28415$new_n465_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24882
.subckt OAI22_X1 A1=$abc$28415$new_n559_ A2=$abc$28415$new_n668_ B1=$abc$28415$new_n669_ B2=$abc$28415$new_n478_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24886
.subckt OAI22_X1 A1=$abc$28415$new_n564_ A2=$abc$28415$new_n668_ B1=$abc$28415$new_n669_ B2=$abc$28415$new_n492_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24890
.subckt NAND3_X1 A1=$abc$28415$new_n522_ A2=$abc$28415$new_n566_ A3=$abc$28415$new_n647_ ZN=$abc$28415$new_n678_
.subckt NAND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n678_ ZN=$abc$28415$new_n679_
.subckt OAI22_X1 A1=$abc$28415$new_n529_ A2=$abc$28415$new_n678_ B1=$abc$28415$new_n679_ B2=$abc$28415$new_n400_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24894
.subckt OAI22_X1 A1=$abc$28415$new_n534_ A2=$abc$28415$new_n678_ B1=$abc$28415$new_n679_ B2=$abc$28415$new_n414_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24898
.subckt OAI22_X1 A1=$abc$28415$new_n539_ A2=$abc$28415$new_n678_ B1=$abc$28415$new_n679_ B2=$abc$28415$new_n427_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24902
.subckt OAI22_X1 A1=$abc$28415$new_n544_ A2=$abc$28415$new_n678_ B1=$abc$28415$new_n679_ B2=$abc$28415$new_n440_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24906
.subckt OAI22_X1 A1=$abc$28415$new_n549_ A2=$abc$28415$new_n678_ B1=$abc$28415$new_n679_ B2=$abc$28415$new_n453_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24910
.subckt OAI22_X1 A1=$abc$28415$new_n554_ A2=$abc$28415$new_n678_ B1=$abc$28415$new_n679_ B2=$abc$28415$new_n467_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24914
.subckt OAI22_X1 A1=$abc$28415$new_n559_ A2=$abc$28415$new_n678_ B1=$abc$28415$new_n679_ B2=$abc$28415$new_n480_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24918
.subckt OAI22_X1 A1=$abc$28415$new_n564_ A2=$abc$28415$new_n678_ B1=$abc$28415$new_n679_ B2=$abc$28415$new_n494_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24922
.subckt NAND3_X1 A1=$abc$28415$new_n516_ A2=$abc$28415$new_n522_ A3=$abc$28415$new_n647_ ZN=$abc$28415$new_n688_
.subckt NAND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n688_ ZN=$abc$28415$new_n689_
.subckt OAI22_X1 A1=$abc$28415$new_n529_ A2=$abc$28415$new_n688_ B1=$abc$28415$new_n689_ B2=$abc$28415$new_n399_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24926
.subckt OAI22_X1 A1=$abc$28415$new_n534_ A2=$abc$28415$new_n688_ B1=$abc$28415$new_n689_ B2=$abc$28415$new_n413_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24930
.subckt OAI22_X1 A1=$abc$28415$new_n539_ A2=$abc$28415$new_n688_ B1=$abc$28415$new_n689_ B2=$abc$28415$new_n426_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24934
.subckt OAI22_X1 A1=$abc$28415$new_n544_ A2=$abc$28415$new_n688_ B1=$abc$28415$new_n689_ B2=$abc$28415$new_n439_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24938
.subckt OAI22_X1 A1=$abc$28415$new_n549_ A2=$abc$28415$new_n688_ B1=$abc$28415$new_n689_ B2=$abc$28415$new_n452_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24942
.subckt OAI22_X1 A1=$abc$28415$new_n554_ A2=$abc$28415$new_n688_ B1=$abc$28415$new_n689_ B2=$abc$28415$new_n466_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24946
.subckt OAI22_X1 A1=$abc$28415$new_n559_ A2=$abc$28415$new_n688_ B1=$abc$28415$new_n689_ B2=$abc$28415$new_n479_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24950
.subckt OAI22_X1 A1=$abc$28415$new_n564_ A2=$abc$28415$new_n688_ B1=$abc$28415$new_n689_ B2=$abc$28415$new_n493_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24954
.subckt AND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[15][0] ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24958
.subckt OR2_X1 A1=$abc$28415$reset A2=$abc$28415$registers[15][1] ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24962
.subckt AND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[15][2] ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24966
.subckt AND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[15][3] ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24970
.subckt NOR2_X1 A1=$abc$28415$reset A2=$abc$28415$new_n461_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24974
.subckt AND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[15][5] ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24978
.subckt NOR2_X1 A1=$abc$28415$reset A2=$abc$28415$new_n488_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24982
.subckt AND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$registers[15][7] ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24986
.subckt NOR2_X1 A1=$abc$28415$reset A2=$abc$28415$new_n407_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24990
.subckt NOR2_X1 A1=$abc$28415$reset A2=$abc$28415$new_n421_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24994
.subckt NAND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n434_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$24998
.subckt NOR2_X1 A1=$abc$28415$reset A2=$abc$28415$new_n447_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25002
.subckt NOR2_X1 A1=$abc$28415$reset A2=$abc$28415$new_n460_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25006
.subckt NOR2_X1 A1=$abc$28415$reset A2=$abc$28415$new_n474_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25010
.subckt NOR2_X1 A1=$abc$28415$reset A2=$abc$28415$new_n487_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25014
.subckt NOR2_X1 A1=$abc$28415$reset A2=$abc$28415$new_n501_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25018
.subckt NOR4_X1 A1=$abc$28415$new_n389_ A2=$abc$28415$core_state[1] A3=$abc$28415$core_state[0] A4=$abc$28415$core_state[2] ZN=$abc$28415$new_n714_
.subckt NOR2_X1 A1=$abc$28415$reset A2=$abc$28415$new_n714_ ZN=$abc$28415$new_n715_
.subckt AND2_X1 A1=$abc$28415$new_n393_ A2=$abc$28415$new_n714_ ZN=$abc$28415$new_n716_
.subckt AOI22_X1 A1=$abc$28415$registers[13][0] A2=$abc$28415$new_n715_ B1=$abc$28415$new_n716_ B2=$abc$28415$block_id[0] ZN=$abc$28415$new_n717_
.subckt INV_X1 A=$abc$28415$new_n717_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25020
.subckt AOI22_X1 A1=$abc$28415$registers[13][1] A2=$abc$28415$new_n715_ B1=$abc$28415$new_n716_ B2=$abc$28415$block_id[1] ZN=$abc$28415$new_n719_
.subckt INV_X1 A=$abc$28415$new_n719_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25022
.subckt AOI22_X1 A1=$abc$28415$registers[13][2] A2=$abc$28415$new_n715_ B1=$abc$28415$new_n716_ B2=$abc$28415$block_id[2] ZN=$abc$28415$new_n721_
.subckt INV_X1 A=$abc$28415$new_n721_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25024
.subckt AOI22_X1 A1=$abc$28415$registers[13][3] A2=$abc$28415$new_n715_ B1=$abc$28415$new_n716_ B2=$abc$28415$block_id[3] ZN=$abc$28415$new_n723_
.subckt INV_X1 A=$abc$28415$new_n723_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25026
.subckt AOI22_X1 A1=$abc$28415$registers[13][4] A2=$abc$28415$new_n715_ B1=$abc$28415$new_n716_ B2=$abc$28415$block_id[4] ZN=$abc$28415$new_n725_
.subckt INV_X1 A=$abc$28415$new_n725_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25028
.subckt AOI22_X1 A1=$abc$28415$registers[13][5] A2=$abc$28415$new_n715_ B1=$abc$28415$new_n716_ B2=$abc$28415$block_id[5] ZN=$abc$28415$new_n727_
.subckt INV_X1 A=$abc$28415$new_n727_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25030
.subckt AOI22_X1 A1=$abc$28415$registers[13][6] A2=$abc$28415$new_n715_ B1=$abc$28415$new_n716_ B2=$abc$28415$block_id[6] ZN=$abc$28415$new_n729_
.subckt INV_X1 A=$abc$28415$new_n729_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25032
.subckt AOI22_X1 A1=$abc$28415$registers[13][7] A2=$abc$28415$new_n715_ B1=$abc$28415$new_n716_ B2=$abc$28415$block_id[7] ZN=$abc$28415$new_n731_
.subckt INV_X1 A=$abc$28415$new_n731_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25034
.subckt NAND4_X1 A1=$abc$28415$enable A2=$abc$28415$core_state[1] A3=$abc$28415$core_state[0] A4=$abc$28415$new_n391_ ZN=$abc$28415$new_n733_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[6][0] ZN=$abc$28415$new_n734_
.subckt OAI21_X1 A=$abc$28415$new_n734_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n396_ ZN=$abc$28415$new_n735_
.subckt NAND2_X1 A1=$abc$28415$registers[7][0] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n736_
.subckt OAI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n736_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n397_ ZN=$abc$28415$new_n737_
.subckt NOR2_X1 A1=$abc$28415$registers[8][0] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n738_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n738_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n406_ ZN=$abc$28415$new_n739_
.subckt MUX2_X1 A=$abc$28415$registers[9][0] B=$abc$28415$registers[13][0] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n740_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[4][0] ZN=$abc$28415$new_n741_
.subckt OAI21_X1 A=$abc$28415$new_n741_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n394_ ZN=$abc$28415$new_n742_
.subckt NAND2_X1 A1=$abc$28415$registers[5][0] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n743_
.subckt OAI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n743_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n395_ ZN=$abc$28415$new_n744_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[1] B=$abc$28415$new_n739_ C1=$abc$28415$new_n740_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n745_
.subckt MUX2_X1 A=$abc$28415$registers[11][0] B=$abc$28415$registers[15][0] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n746_
.subckt NOR2_X1 A1=$abc$28415$registers[10][0] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n747_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n747_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n407_ ZN=$abc$28415$new_n748_
.subckt AOI211_X1 A=$abc$28415$new_n503_ B=$abc$28415$new_n748_ C1=$abc$28415$new_n746_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n749_
.subckt NOR3_X1 A1=$abc$28415$new_n505_ A2=$abc$28415$new_n745_ A3=$abc$28415$new_n749_ ZN=$abc$28415$new_n750_
.subckt NAND3_X1 A1=$abc$28415$decoded_rt_address[1] A2=$abc$28415$new_n735_ A3=$abc$28415$new_n737_ ZN=$abc$28415$new_n751_
.subckt NAND3_X1 A1=$abc$28415$new_n503_ A2=$abc$28415$new_n742_ A3=$abc$28415$new_n744_ ZN=$abc$28415$new_n752_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[3] B1=$abc$28415$new_n751_ B2=$abc$28415$new_n752_ ZN=$abc$28415$new_n753_
.subckt NOR3_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n750_ A3=$abc$28415$new_n753_ ZN=$abc$28415$new_n754_
.subckt AOI211_X1 A=$abc$28415$reset B=$abc$28415$new_n754_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n386_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25038
.subckt MUX2_X1 A=$abc$28415$registers[9][1] B=$abc$28415$registers[13][1] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n756_
.subckt NOR2_X1 A1=$abc$28415$registers[8][1] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n757_
.subckt OAI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[3][1] ZN=$abc$28415$new_n758_
.subckt AOI21_X1 A=$abc$28415$new_n758_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n416_ ZN=$abc$28415$new_n759_
.subckt MUX2_X1 A=$abc$28415$registers[2][1] B=$abc$28415$registers[6][1] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n760_
.subckt MUX2_X1 A=$abc$28415$registers[1][1] B=$abc$28415$registers[5][1] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n761_
.subckt NOR2_X1 A1=$abc$28415$registers[0][1] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n762_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n762_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n413_ ZN=$abc$28415$new_n763_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n757_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n420_ ZN=$abc$28415$new_n764_
.subckt AOI211_X1 A=$abc$28415$new_n505_ B=$abc$28415$new_n764_ C1=$abc$28415$new_n756_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n765_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[3] B=$abc$28415$new_n763_ C1=$abc$28415$new_n761_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n766_
.subckt NOR3_X1 A1=$abc$28415$decoded_rt_address[1] A2=$abc$28415$new_n765_ A3=$abc$28415$new_n766_ ZN=$abc$28415$new_n767_
.subckt MUX2_X1 A=$abc$28415$registers[11][1] B=$abc$28415$registers[15][1] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n768_
.subckt NOR2_X1 A1=$abc$28415$registers[10][1] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n769_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n769_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n421_ ZN=$abc$28415$new_n770_
.subckt AOI211_X1 A=$abc$28415$new_n505_ B=$abc$28415$new_n770_ C1=$abc$28415$new_n768_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n771_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[3] B=$abc$28415$new_n759_ C1=$abc$28415$new_n760_ C2=$abc$28415$new_n502_ ZN=$abc$28415$new_n772_
.subckt NOR3_X1 A1=$abc$28415$new_n503_ A2=$abc$28415$new_n771_ A3=$abc$28415$new_n772_ ZN=$abc$28415$new_n773_
.subckt NOR3_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n767_ A3=$abc$28415$new_n773_ ZN=$abc$28415$new_n774_
.subckt AOI211_X1 A=$abc$28415$reset B=$abc$28415$new_n774_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n385_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25042
.subckt NOR2_X1 A1=$abc$28415$registers[13][2] A2=$abc$28415$new_n504_ ZN=$abc$28415$new_n776_
.subckt NOR2_X1 A1=$abc$28415$registers[1][2] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n777_
.subckt MUX2_X1 A=$abc$28415$new_n422_ B=$abc$28415$new_n426_ S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n778_
.subckt OAI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$new_n504_ B2=$abc$28415$registers[5][2] ZN=$abc$28415$new_n779_
.subckt OAI22_X1 A1=$abc$28415$decoded_rt_address[0] A2=$abc$28415$new_n778_ B1=$abc$28415$new_n779_ B2=$abc$28415$new_n777_ ZN=$abc$28415$new_n780_
.subckt OAI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[9][2] ZN=$abc$28415$new_n781_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n433_ ZN=$abc$28415$new_n782_
.subckt OAI21_X1 A=$abc$28415$new_n782_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[8][2] ZN=$abc$28415$new_n783_
.subckt OAI211_X1 A=$abc$28415$decoded_rt_address[3] B=$abc$28415$new_n783_ C1=$abc$28415$new_n781_ C2=$abc$28415$new_n776_ ZN=$abc$28415$new_n784_
.subckt OAI211_X1 A=$abc$28415$new_n503_ B=$abc$28415$new_n784_ C1=$abc$28415$new_n780_ C2=$abc$28415$decoded_rt_address[3] ZN=$abc$28415$new_n785_
.subckt MUX2_X1 A=$abc$28415$registers[11][2] B=$abc$28415$registers[15][2] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n786_
.subckt NOR2_X1 A1=$abc$28415$registers[10][2] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n787_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n787_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n434_ ZN=$abc$28415$new_n788_
.subckt AOI211_X1 A=$abc$28415$new_n505_ B=$abc$28415$new_n788_ C1=$abc$28415$new_n786_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n789_
.subckt OAI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[3][2] ZN=$abc$28415$new_n790_
.subckt AOI21_X1 A=$abc$28415$new_n790_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n429_ ZN=$abc$28415$new_n791_
.subckt NOR2_X1 A1=$abc$28415$registers[2][2] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n792_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n792_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n428_ ZN=$abc$28415$new_n793_
.subckt NOR3_X1 A1=$abc$28415$decoded_rt_address[3] A2=$abc$28415$new_n791_ A3=$abc$28415$new_n793_ ZN=$abc$28415$new_n794_
.subckt NOR3_X1 A1=$abc$28415$new_n503_ A2=$abc$28415$new_n789_ A3=$abc$28415$new_n794_ ZN=$abc$28415$new_n795_
.subckt NOR2_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n795_ ZN=$abc$28415$new_n796_
.subckt AOI221_X1 A=$abc$28415$reset B1=$abc$28415$new_n785_ B2=$abc$28415$new_n796_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n384_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25046
.subckt NOR2_X1 A1=$abc$28415$registers[9][3] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n798_
.subckt NOR2_X1 A1=$abc$28415$registers[8][3] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n799_
.subckt NOR2_X1 A1=$abc$28415$registers[1][3] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n800_
.subckt MUX2_X1 A=$abc$28415$new_n435_ B=$abc$28415$new_n439_ S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n801_
.subckt OAI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$new_n504_ B2=$abc$28415$registers[5][3] ZN=$abc$28415$new_n802_
.subckt OAI221_X1 A=$abc$28415$new_n505_ B1=$abc$28415$new_n800_ B2=$abc$28415$new_n802_ C1=$abc$28415$new_n801_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n803_
.subckt OAI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$new_n504_ B2=$abc$28415$registers[13][3] ZN=$abc$28415$new_n804_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n799_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n446_ ZN=$abc$28415$new_n805_
.subckt OAI21_X1 A=$abc$28415$decoded_rt_address[3] B1=$abc$28415$new_n798_ B2=$abc$28415$new_n804_ ZN=$abc$28415$new_n806_
.subckt OAI211_X1 A=$abc$28415$new_n503_ B=$abc$28415$new_n803_ C1=$abc$28415$new_n805_ C2=$abc$28415$new_n806_ ZN=$abc$28415$new_n807_
.subckt MUX2_X1 A=$abc$28415$registers[11][3] B=$abc$28415$registers[15][3] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n808_
.subckt NOR2_X1 A1=$abc$28415$registers[10][3] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n809_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n809_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n447_ ZN=$abc$28415$new_n810_
.subckt AOI211_X1 A=$abc$28415$new_n505_ B=$abc$28415$new_n810_ C1=$abc$28415$new_n808_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n811_
.subckt OAI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[3][3] ZN=$abc$28415$new_n812_
.subckt AOI21_X1 A=$abc$28415$new_n812_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n442_ ZN=$abc$28415$new_n813_
.subckt NOR2_X1 A1=$abc$28415$registers[2][3] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n814_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n814_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n441_ ZN=$abc$28415$new_n815_
.subckt NOR3_X1 A1=$abc$28415$decoded_rt_address[3] A2=$abc$28415$new_n813_ A3=$abc$28415$new_n815_ ZN=$abc$28415$new_n816_
.subckt NOR3_X1 A1=$abc$28415$new_n503_ A2=$abc$28415$new_n811_ A3=$abc$28415$new_n816_ ZN=$abc$28415$new_n817_
.subckt NOR2_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n817_ ZN=$abc$28415$new_n818_
.subckt AOI221_X1 A=$abc$28415$reset B1=$abc$28415$new_n807_ B2=$abc$28415$new_n818_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n383_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25050
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[6][4] ZN=$abc$28415$new_n820_
.subckt OAI21_X1 A=$abc$28415$new_n820_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n450_ ZN=$abc$28415$new_n821_
.subckt NAND2_X1 A1=$abc$28415$registers[7][4] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n822_
.subckt OAI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n822_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n451_ ZN=$abc$28415$new_n823_
.subckt NOR2_X1 A1=$abc$28415$registers[8][4] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n824_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n824_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n459_ ZN=$abc$28415$new_n825_
.subckt MUX2_X1 A=$abc$28415$registers[9][4] B=$abc$28415$registers[13][4] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n826_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[4][4] ZN=$abc$28415$new_n827_
.subckt OAI21_X1 A=$abc$28415$new_n827_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n448_ ZN=$abc$28415$new_n828_
.subckt NAND2_X1 A1=$abc$28415$registers[5][4] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n829_
.subckt OAI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n829_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n449_ ZN=$abc$28415$new_n830_
.subckt OAI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[11][4] ZN=$abc$28415$new_n831_
.subckt AOI21_X1 A=$abc$28415$new_n831_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n461_ ZN=$abc$28415$new_n832_
.subckt NOR2_X1 A1=$abc$28415$registers[10][4] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n833_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n833_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n460_ ZN=$abc$28415$new_n834_
.subckt NOR3_X1 A1=$abc$28415$new_n503_ A2=$abc$28415$new_n832_ A3=$abc$28415$new_n834_ ZN=$abc$28415$new_n835_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[1] B=$abc$28415$new_n825_ C1=$abc$28415$new_n826_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n836_
.subckt NOR3_X1 A1=$abc$28415$new_n505_ A2=$abc$28415$new_n835_ A3=$abc$28415$new_n836_ ZN=$abc$28415$new_n837_
.subckt NAND3_X1 A1=$abc$28415$decoded_rt_address[1] A2=$abc$28415$new_n821_ A3=$abc$28415$new_n823_ ZN=$abc$28415$new_n838_
.subckt NAND3_X1 A1=$abc$28415$new_n503_ A2=$abc$28415$new_n828_ A3=$abc$28415$new_n830_ ZN=$abc$28415$new_n839_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[3] B1=$abc$28415$new_n838_ B2=$abc$28415$new_n839_ ZN=$abc$28415$new_n840_
.subckt NOR3_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n837_ A3=$abc$28415$new_n840_ ZN=$abc$28415$new_n841_
.subckt AOI211_X1 A=$abc$28415$reset B=$abc$28415$new_n841_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n382_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25054
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[6][5] ZN=$abc$28415$new_n843_
.subckt OAI21_X1 A=$abc$28415$new_n843_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n464_ ZN=$abc$28415$new_n844_
.subckt NAND2_X1 A1=$abc$28415$registers[7][5] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n845_
.subckt OAI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n845_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n465_ ZN=$abc$28415$new_n846_
.subckt MUX2_X1 A=$abc$28415$registers[9][5] B=$abc$28415$registers[13][5] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n847_
.subckt NOR2_X1 A1=$abc$28415$registers[8][5] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n848_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n848_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n473_ ZN=$abc$28415$new_n849_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[4][5] ZN=$abc$28415$new_n850_
.subckt OAI21_X1 A=$abc$28415$new_n850_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n462_ ZN=$abc$28415$new_n851_
.subckt NAND2_X1 A1=$abc$28415$registers[5][5] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n852_
.subckt OAI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n852_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n463_ ZN=$abc$28415$new_n853_
.subckt NOR2_X1 A1=$abc$28415$registers[10][5] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n854_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n854_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n474_ ZN=$abc$28415$new_n855_
.subckt MUX2_X1 A=$abc$28415$registers[11][5] B=$abc$28415$registers[15][5] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n856_
.subckt AOI211_X1 A=$abc$28415$new_n503_ B=$abc$28415$new_n855_ C1=$abc$28415$new_n856_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n857_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[1] B=$abc$28415$new_n849_ C1=$abc$28415$new_n847_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n858_
.subckt NOR3_X1 A1=$abc$28415$new_n505_ A2=$abc$28415$new_n857_ A3=$abc$28415$new_n858_ ZN=$abc$28415$new_n859_
.subckt NAND3_X1 A1=$abc$28415$decoded_rt_address[1] A2=$abc$28415$new_n844_ A3=$abc$28415$new_n846_ ZN=$abc$28415$new_n860_
.subckt NAND3_X1 A1=$abc$28415$new_n503_ A2=$abc$28415$new_n851_ A3=$abc$28415$new_n853_ ZN=$abc$28415$new_n861_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[3] B1=$abc$28415$new_n860_ B2=$abc$28415$new_n861_ ZN=$abc$28415$new_n862_
.subckt NOR3_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n859_ A3=$abc$28415$new_n862_ ZN=$abc$28415$new_n863_
.subckt AOI211_X1 A=$abc$28415$reset B=$abc$28415$new_n863_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n381_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25058
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[6][6] ZN=$abc$28415$new_n865_
.subckt OAI21_X1 A=$abc$28415$new_n865_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n477_ ZN=$abc$28415$new_n866_
.subckt NAND2_X1 A1=$abc$28415$registers[7][6] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n867_
.subckt OAI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n867_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n478_ ZN=$abc$28415$new_n868_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[12][6] ZN=$abc$28415$new_n869_
.subckt OAI21_X1 A=$abc$28415$new_n869_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n483_ ZN=$abc$28415$new_n870_
.subckt NAND2_X1 A1=$abc$28415$registers[13][6] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n871_
.subckt OAI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n871_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n484_ ZN=$abc$28415$new_n872_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[4][6] ZN=$abc$28415$new_n873_
.subckt OAI21_X1 A=$abc$28415$new_n873_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n475_ ZN=$abc$28415$new_n874_
.subckt NAND2_X1 A1=$abc$28415$registers[5][6] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n875_
.subckt OAI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n875_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n476_ ZN=$abc$28415$new_n876_
.subckt NOR2_X1 A1=$abc$28415$registers[10][6] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n877_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n877_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n487_ ZN=$abc$28415$new_n878_
.subckt MUX2_X1 A=$abc$28415$registers[11][6] B=$abc$28415$registers[15][6] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n879_
.subckt AOI211_X1 A=$abc$28415$new_n503_ B=$abc$28415$new_n878_ C1=$abc$28415$new_n879_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n880_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[1] B1=$abc$28415$new_n870_ B2=$abc$28415$new_n872_ ZN=$abc$28415$new_n881_
.subckt NOR3_X1 A1=$abc$28415$new_n505_ A2=$abc$28415$new_n880_ A3=$abc$28415$new_n881_ ZN=$abc$28415$new_n882_
.subckt NAND3_X1 A1=$abc$28415$decoded_rt_address[1] A2=$abc$28415$new_n866_ A3=$abc$28415$new_n868_ ZN=$abc$28415$new_n883_
.subckt NAND3_X1 A1=$abc$28415$new_n503_ A2=$abc$28415$new_n874_ A3=$abc$28415$new_n876_ ZN=$abc$28415$new_n884_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[3] B1=$abc$28415$new_n883_ B2=$abc$28415$new_n884_ ZN=$abc$28415$new_n885_
.subckt NOR3_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n882_ A3=$abc$28415$new_n885_ ZN=$abc$28415$new_n886_
.subckt AOI211_X1 A=$abc$28415$reset B=$abc$28415$new_n886_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n380_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25062
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[6][7] ZN=$abc$28415$new_n888_
.subckt OAI21_X1 A=$abc$28415$new_n888_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n491_ ZN=$abc$28415$new_n889_
.subckt NAND2_X1 A1=$abc$28415$registers[7][7] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n890_
.subckt OAI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n890_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n492_ ZN=$abc$28415$new_n891_
.subckt NOR2_X1 A1=$abc$28415$registers[8][7] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n892_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n892_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n500_ ZN=$abc$28415$new_n893_
.subckt MUX2_X1 A=$abc$28415$registers[9][7] B=$abc$28415$registers[13][7] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n894_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[0] B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$registers[4][7] ZN=$abc$28415$new_n895_
.subckt OAI21_X1 A=$abc$28415$new_n895_ B1=$abc$28415$decoded_rt_address[2] B2=$abc$28415$new_n489_ ZN=$abc$28415$new_n896_
.subckt NAND2_X1 A1=$abc$28415$registers[5][7] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n897_
.subckt OAI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n897_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n490_ ZN=$abc$28415$new_n898_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[1] B=$abc$28415$new_n893_ C1=$abc$28415$new_n894_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n899_
.subckt MUX2_X1 A=$abc$28415$registers[11][7] B=$abc$28415$registers[15][7] S=$abc$28415$decoded_rt_address[2] Z=$abc$28415$new_n900_
.subckt NOR2_X1 A1=$abc$28415$registers[10][7] A2=$abc$28415$decoded_rt_address[2] ZN=$abc$28415$new_n901_
.subckt AOI211_X1 A=$abc$28415$decoded_rt_address[0] B=$abc$28415$new_n901_ C1=$abc$28415$decoded_rt_address[2] C2=$abc$28415$new_n501_ ZN=$abc$28415$new_n902_
.subckt AOI211_X1 A=$abc$28415$new_n503_ B=$abc$28415$new_n902_ C1=$abc$28415$new_n900_ C2=$abc$28415$decoded_rt_address[0] ZN=$abc$28415$new_n903_
.subckt NOR3_X1 A1=$abc$28415$new_n505_ A2=$abc$28415$new_n899_ A3=$abc$28415$new_n903_ ZN=$abc$28415$new_n904_
.subckt NAND3_X1 A1=$abc$28415$decoded_rt_address[1] A2=$abc$28415$new_n889_ A3=$abc$28415$new_n891_ ZN=$abc$28415$new_n905_
.subckt NAND3_X1 A1=$abc$28415$new_n503_ A2=$abc$28415$new_n896_ A3=$abc$28415$new_n898_ ZN=$abc$28415$new_n906_
.subckt AOI21_X1 A=$abc$28415$decoded_rt_address[3] B1=$abc$28415$new_n905_ B2=$abc$28415$new_n906_ ZN=$abc$28415$new_n907_
.subckt NOR3_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n904_ A3=$abc$28415$new_n907_ ZN=$abc$28415$new_n908_
.subckt AOI211_X1 A=$abc$28415$reset B=$abc$28415$new_n908_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n379_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25066
.subckt MUX2_X1 A=$abc$28415$registers[9][0] B=$abc$28415$registers[13][0] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n910_
.subckt NAND2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$new_n406_ ZN=$abc$28415$new_n911_
.subckt OAI21_X1 A=$abc$28415$new_n911_ B1=$abc$28415$registers[8][0] B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n912_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[0] B1=$abc$28415$registers[6][0] B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n913_
.subckt OAI21_X1 A=$abc$28415$new_n913_ B1=$abc$28415$decoded_rs_address[2] B2=$abc$28415$new_n396_ ZN=$abc$28415$new_n914_
.subckt NAND2_X1 A1=$abc$28415$registers[7][0] A2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n915_
.subckt OAI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n915_ C1=$abc$28415$decoded_rs_address[2] C2=$abc$28415$new_n397_ ZN=$abc$28415$new_n916_
.subckt MUX2_X1 A=$abc$28415$registers[1][0] B=$abc$28415$registers[5][0] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n917_
.subckt MUX2_X1 A=$abc$28415$new_n394_ B=$abc$28415$new_n399_ S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n918_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[3] B1=$abc$28415$new_n917_ B2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n919_
.subckt OAI21_X1 A=$abc$28415$new_n919_ B1=$abc$28415$new_n918_ B2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n920_
.subckt AOI21_X1 A=$abc$28415$new_n408_ B1=$abc$28415$new_n910_ B2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n921_
.subckt OAI21_X1 A=$abc$28415$new_n921_ B1=$abc$28415$new_n912_ B2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n922_
.subckt NAND3_X1 A1=$abc$28415$new_n398_ A2=$abc$28415$new_n920_ A3=$abc$28415$new_n922_ ZN=$abc$28415$new_n923_
.subckt MUX2_X1 A=$abc$28415$registers[11][0] B=$abc$28415$registers[15][0] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n924_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[10][0] ZN=$abc$28415$new_n925_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n925_ C1=$abc$28415$new_n407_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n926_
.subckt AOI211_X1 A=$abc$28415$new_n408_ B=$abc$28415$new_n926_ C1=$abc$28415$new_n924_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n927_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[3] B1=$abc$28415$new_n914_ B2=$abc$28415$new_n916_ ZN=$abc$28415$new_n928_
.subckt NOR3_X1 A1=$abc$28415$new_n398_ A2=$abc$28415$new_n927_ A3=$abc$28415$new_n928_ ZN=$abc$28415$new_n929_
.subckt NOR2_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n929_ ZN=$abc$28415$new_n930_
.subckt AOI221_X1 A=$abc$28415$reset B1=$abc$28415$new_n923_ B2=$abc$28415$new_n930_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n378_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25070
.subckt MUX2_X1 A=$abc$28415$registers[9][1] B=$abc$28415$registers[13][1] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n932_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[8][1] ZN=$abc$28415$new_n933_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[0] B1=$abc$28415$decoded_rs_address[2] B2=$abc$28415$registers[6][1] ZN=$abc$28415$new_n934_
.subckt OAI21_X1 A=$abc$28415$new_n934_ B1=$abc$28415$new_n411_ B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n935_
.subckt NAND2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[7][1] ZN=$abc$28415$new_n936_
.subckt OAI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n936_ C1=$abc$28415$new_n412_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n937_
.subckt MUX2_X1 A=$abc$28415$registers[1][1] B=$abc$28415$registers[5][1] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n938_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[0][1] ZN=$abc$28415$new_n939_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n939_ C1=$abc$28415$new_n413_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n940_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[3] B=$abc$28415$new_n940_ C1=$abc$28415$new_n938_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n941_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n933_ C1=$abc$28415$new_n420_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n942_
.subckt AOI211_X1 A=$abc$28415$new_n408_ B=$abc$28415$new_n942_ C1=$abc$28415$new_n932_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n943_
.subckt NOR3_X1 A1=$abc$28415$decoded_rs_address[1] A2=$abc$28415$new_n941_ A3=$abc$28415$new_n943_ ZN=$abc$28415$new_n944_
.subckt MUX2_X1 A=$abc$28415$registers[11][1] B=$abc$28415$registers[15][1] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n945_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[10][1] ZN=$abc$28415$new_n946_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n946_ C1=$abc$28415$new_n421_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n947_
.subckt AOI211_X1 A=$abc$28415$new_n408_ B=$abc$28415$new_n947_ C1=$abc$28415$new_n945_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n948_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[3] B1=$abc$28415$new_n935_ B2=$abc$28415$new_n937_ ZN=$abc$28415$new_n949_
.subckt NOR3_X1 A1=$abc$28415$new_n398_ A2=$abc$28415$new_n948_ A3=$abc$28415$new_n949_ ZN=$abc$28415$new_n950_
.subckt NOR3_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n944_ A3=$abc$28415$new_n950_ ZN=$abc$28415$new_n951_
.subckt AOI211_X1 A=$abc$28415$reset B=$abc$28415$new_n951_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n377_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25074
.subckt MUX2_X1 A=$abc$28415$registers[9][2] B=$abc$28415$registers[13][2] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n953_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[8][2] ZN=$abc$28415$new_n954_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[0] B1=$abc$28415$decoded_rs_address[2] B2=$abc$28415$registers[6][2] ZN=$abc$28415$new_n955_
.subckt OAI21_X1 A=$abc$28415$new_n955_ B1=$abc$28415$new_n424_ B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n956_
.subckt NAND2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[7][2] ZN=$abc$28415$new_n957_
.subckt OAI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n957_ C1=$abc$28415$new_n425_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n958_
.subckt MUX2_X1 A=$abc$28415$registers[1][2] B=$abc$28415$registers[5][2] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n959_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[0][2] ZN=$abc$28415$new_n960_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n960_ C1=$abc$28415$new_n426_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n961_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[3] B=$abc$28415$new_n961_ C1=$abc$28415$new_n959_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n962_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n954_ C1=$abc$28415$new_n433_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n963_
.subckt AOI211_X1 A=$abc$28415$new_n408_ B=$abc$28415$new_n963_ C1=$abc$28415$new_n953_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n964_
.subckt OR3_X1 A1=$abc$28415$decoded_rs_address[1] A2=$abc$28415$new_n962_ A3=$abc$28415$new_n964_ ZN=$abc$28415$new_n965_
.subckt MUX2_X1 A=$abc$28415$registers[11][2] B=$abc$28415$registers[15][2] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n966_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[10][2] ZN=$abc$28415$new_n967_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n967_ C1=$abc$28415$new_n434_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n968_
.subckt AOI211_X1 A=$abc$28415$new_n408_ B=$abc$28415$new_n968_ C1=$abc$28415$new_n966_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n969_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[3] B1=$abc$28415$new_n956_ B2=$abc$28415$new_n958_ ZN=$abc$28415$new_n970_
.subckt NOR3_X1 A1=$abc$28415$new_n398_ A2=$abc$28415$new_n969_ A3=$abc$28415$new_n970_ ZN=$abc$28415$new_n971_
.subckt NOR2_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n971_ ZN=$abc$28415$new_n972_
.subckt AOI221_X1 A=$abc$28415$reset B1=$abc$28415$new_n965_ B2=$abc$28415$new_n972_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n376_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25078
.subckt MUX2_X1 A=$abc$28415$registers[9][3] B=$abc$28415$registers[13][3] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n974_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[8][3] ZN=$abc$28415$new_n975_
.subckt MUX2_X1 A=$abc$28415$registers[1][3] B=$abc$28415$registers[5][3] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n976_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[0][3] ZN=$abc$28415$new_n977_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n977_ C1=$abc$28415$new_n439_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n978_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[3] B=$abc$28415$new_n978_ C1=$abc$28415$new_n976_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n979_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n975_ C1=$abc$28415$new_n446_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n980_
.subckt AOI211_X1 A=$abc$28415$new_n408_ B=$abc$28415$new_n980_ C1=$abc$28415$new_n974_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n981_
.subckt NOR3_X1 A1=$abc$28415$decoded_rs_address[1] A2=$abc$28415$new_n979_ A3=$abc$28415$new_n981_ ZN=$abc$28415$new_n982_
.subckt MUX2_X1 A=$abc$28415$registers[11][3] B=$abc$28415$registers[15][3] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n983_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[10][3] ZN=$abc$28415$new_n984_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n984_ C1=$abc$28415$new_n447_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n985_
.subckt AOI211_X1 A=$abc$28415$new_n408_ B=$abc$28415$new_n985_ C1=$abc$28415$new_n983_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n986_
.subckt OAI21_X1 A=$abc$28415$decoded_rs_address[0] B1=$abc$28415$decoded_rs_address[2] B2=$abc$28415$registers[3][3] ZN=$abc$28415$new_n987_
.subckt AOI21_X1 A=$abc$28415$new_n987_ B1=$abc$28415$new_n442_ B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n988_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[2][3] ZN=$abc$28415$new_n989_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n989_ C1=$abc$28415$new_n441_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n990_
.subckt NOR3_X1 A1=$abc$28415$decoded_rs_address[3] A2=$abc$28415$new_n988_ A3=$abc$28415$new_n990_ ZN=$abc$28415$new_n991_
.subckt NOR3_X1 A1=$abc$28415$new_n398_ A2=$abc$28415$new_n986_ A3=$abc$28415$new_n991_ ZN=$abc$28415$new_n992_
.subckt NOR3_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n982_ A3=$abc$28415$new_n992_ ZN=$abc$28415$new_n993_
.subckt AOI211_X1 A=$abc$28415$reset B=$abc$28415$new_n993_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n375_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25082
.subckt MUX2_X1 A=$abc$28415$registers[9][4] B=$abc$28415$registers[13][4] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n995_
.subckt NAND2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$new_n459_ ZN=$abc$28415$new_n996_
.subckt OAI21_X1 A=$abc$28415$new_n996_ B1=$abc$28415$registers[8][4] B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n997_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[0] B1=$abc$28415$decoded_rs_address[2] B2=$abc$28415$registers[6][4] ZN=$abc$28415$new_n998_
.subckt OAI21_X1 A=$abc$28415$new_n998_ B1=$abc$28415$new_n450_ B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n999_
.subckt NAND2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[7][4] ZN=$abc$28415$new_n1000_
.subckt OAI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n1000_ C1=$abc$28415$new_n451_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1001_
.subckt MUX2_X1 A=$abc$28415$registers[1][4] B=$abc$28415$registers[5][4] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n1002_
.subckt MUX2_X1 A=$abc$28415$new_n448_ B=$abc$28415$new_n452_ S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n1003_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[3] B1=$abc$28415$new_n1002_ B2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1004_
.subckt OAI21_X1 A=$abc$28415$new_n1004_ B1=$abc$28415$new_n1003_ B2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1005_
.subckt AOI21_X1 A=$abc$28415$new_n408_ B1=$abc$28415$new_n995_ B2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1006_
.subckt OAI21_X1 A=$abc$28415$new_n1006_ B1=$abc$28415$new_n997_ B2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1007_
.subckt NAND3_X1 A1=$abc$28415$new_n398_ A2=$abc$28415$new_n1005_ A3=$abc$28415$new_n1007_ ZN=$abc$28415$new_n1008_
.subckt MUX2_X1 A=$abc$28415$registers[11][4] B=$abc$28415$registers[15][4] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n1009_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[10][4] ZN=$abc$28415$new_n1010_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n1010_ C1=$abc$28415$new_n460_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1011_
.subckt AOI211_X1 A=$abc$28415$new_n408_ B=$abc$28415$new_n1011_ C1=$abc$28415$new_n1009_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1012_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[3] B1=$abc$28415$new_n999_ B2=$abc$28415$new_n1001_ ZN=$abc$28415$new_n1013_
.subckt NOR3_X1 A1=$abc$28415$new_n398_ A2=$abc$28415$new_n1012_ A3=$abc$28415$new_n1013_ ZN=$abc$28415$new_n1014_
.subckt NOR2_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n1014_ ZN=$abc$28415$new_n1015_
.subckt AOI221_X1 A=$abc$28415$reset B1=$abc$28415$new_n1008_ B2=$abc$28415$new_n1015_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n374_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25086
.subckt MUX2_X1 A=$abc$28415$registers[9][5] B=$abc$28415$registers[13][5] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n1017_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[8][5] ZN=$abc$28415$new_n1018_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[0] B1=$abc$28415$decoded_rs_address[2] B2=$abc$28415$registers[6][5] ZN=$abc$28415$new_n1019_
.subckt OAI21_X1 A=$abc$28415$new_n1019_ B1=$abc$28415$new_n464_ B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1020_
.subckt NAND2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[7][5] ZN=$abc$28415$new_n1021_
.subckt OAI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n1021_ C1=$abc$28415$new_n465_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1022_
.subckt MUX2_X1 A=$abc$28415$registers[1][5] B=$abc$28415$registers[5][5] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n1023_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[0][5] ZN=$abc$28415$new_n1024_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n1024_ C1=$abc$28415$new_n466_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1025_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[3] B=$abc$28415$new_n1025_ C1=$abc$28415$new_n1023_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1026_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n1018_ C1=$abc$28415$new_n473_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1027_
.subckt AOI211_X1 A=$abc$28415$new_n408_ B=$abc$28415$new_n1027_ C1=$abc$28415$new_n1017_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1028_
.subckt NOR3_X1 A1=$abc$28415$decoded_rs_address[1] A2=$abc$28415$new_n1026_ A3=$abc$28415$new_n1028_ ZN=$abc$28415$new_n1029_
.subckt MUX2_X1 A=$abc$28415$registers[11][5] B=$abc$28415$registers[15][5] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n1030_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[10][5] ZN=$abc$28415$new_n1031_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n1031_ C1=$abc$28415$new_n474_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1032_
.subckt AOI211_X1 A=$abc$28415$new_n408_ B=$abc$28415$new_n1032_ C1=$abc$28415$new_n1030_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1033_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[3] B1=$abc$28415$new_n1020_ B2=$abc$28415$new_n1022_ ZN=$abc$28415$new_n1034_
.subckt NOR3_X1 A1=$abc$28415$new_n398_ A2=$abc$28415$new_n1033_ A3=$abc$28415$new_n1034_ ZN=$abc$28415$new_n1035_
.subckt NOR3_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n1029_ A3=$abc$28415$new_n1035_ ZN=$abc$28415$new_n1036_
.subckt AOI211_X1 A=$abc$28415$reset B=$abc$28415$new_n1036_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n373_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25090
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[0] B1=$abc$28415$decoded_rs_address[2] B2=$abc$28415$registers[6][6] ZN=$abc$28415$new_n1038_
.subckt OAI21_X1 A=$abc$28415$new_n1038_ B1=$abc$28415$new_n477_ B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1039_
.subckt NAND2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[7][6] ZN=$abc$28415$new_n1040_
.subckt OAI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n1040_ C1=$abc$28415$new_n478_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1041_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[0] B1=$abc$28415$decoded_rs_address[2] B2=$abc$28415$registers[12][6] ZN=$abc$28415$new_n1042_
.subckt OAI21_X1 A=$abc$28415$new_n1042_ B1=$abc$28415$new_n483_ B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1043_
.subckt NAND2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[13][6] ZN=$abc$28415$new_n1044_
.subckt OAI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n1044_ C1=$abc$28415$new_n484_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1045_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[0] B1=$abc$28415$decoded_rs_address[2] B2=$abc$28415$registers[4][6] ZN=$abc$28415$new_n1046_
.subckt OAI21_X1 A=$abc$28415$new_n1046_ B1=$abc$28415$new_n475_ B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1047_
.subckt NAND2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[5][6] ZN=$abc$28415$new_n1048_
.subckt OAI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n1048_ C1=$abc$28415$new_n476_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1049_
.subckt OAI21_X1 A=$abc$28415$decoded_rs_address[0] B1=$abc$28415$decoded_rs_address[2] B2=$abc$28415$registers[11][6] ZN=$abc$28415$new_n1050_
.subckt AOI21_X1 A=$abc$28415$new_n1050_ B1=$abc$28415$new_n488_ B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1051_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[10][6] ZN=$abc$28415$new_n1052_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n1052_ C1=$abc$28415$new_n487_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1053_
.subckt NOR3_X1 A1=$abc$28415$new_n398_ A2=$abc$28415$new_n1051_ A3=$abc$28415$new_n1053_ ZN=$abc$28415$new_n1054_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[1] B1=$abc$28415$new_n1043_ B2=$abc$28415$new_n1045_ ZN=$abc$28415$new_n1055_
.subckt NOR3_X1 A1=$abc$28415$new_n408_ A2=$abc$28415$new_n1054_ A3=$abc$28415$new_n1055_ ZN=$abc$28415$new_n1056_
.subckt NAND3_X1 A1=$abc$28415$decoded_rs_address[1] A2=$abc$28415$new_n1039_ A3=$abc$28415$new_n1041_ ZN=$abc$28415$new_n1057_
.subckt NAND3_X1 A1=$abc$28415$new_n398_ A2=$abc$28415$new_n1047_ A3=$abc$28415$new_n1049_ ZN=$abc$28415$new_n1058_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[3] B1=$abc$28415$new_n1057_ B2=$abc$28415$new_n1058_ ZN=$abc$28415$new_n1059_
.subckt NOR3_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n1056_ A3=$abc$28415$new_n1059_ ZN=$abc$28415$new_n1060_
.subckt AOI211_X1 A=$abc$28415$reset B=$abc$28415$new_n1060_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n372_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25094
.subckt MUX2_X1 A=$abc$28415$registers[9][7] B=$abc$28415$registers[13][7] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n1062_
.subckt NAND2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$new_n500_ ZN=$abc$28415$new_n1063_
.subckt OAI21_X1 A=$abc$28415$new_n1063_ B1=$abc$28415$registers[8][7] B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1064_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[0] B1=$abc$28415$decoded_rs_address[2] B2=$abc$28415$registers[6][7] ZN=$abc$28415$new_n1065_
.subckt OAI21_X1 A=$abc$28415$new_n1065_ B1=$abc$28415$new_n491_ B2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1066_
.subckt NAND2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[7][7] ZN=$abc$28415$new_n1067_
.subckt OAI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n1067_ C1=$abc$28415$new_n492_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1068_
.subckt MUX2_X1 A=$abc$28415$registers[1][7] B=$abc$28415$registers[5][7] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n1069_
.subckt MUX2_X1 A=$abc$28415$new_n489_ B=$abc$28415$new_n493_ S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n1070_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[3] B1=$abc$28415$new_n1069_ B2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1071_
.subckt OAI21_X1 A=$abc$28415$new_n1071_ B1=$abc$28415$new_n1070_ B2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1072_
.subckt AOI21_X1 A=$abc$28415$new_n408_ B1=$abc$28415$new_n1062_ B2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1073_
.subckt OAI21_X1 A=$abc$28415$new_n1073_ B1=$abc$28415$new_n1064_ B2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1074_
.subckt NAND3_X1 A1=$abc$28415$new_n398_ A2=$abc$28415$new_n1072_ A3=$abc$28415$new_n1074_ ZN=$abc$28415$new_n1075_
.subckt MUX2_X1 A=$abc$28415$registers[11][7] B=$abc$28415$registers[15][7] S=$abc$28415$decoded_rs_address[2] Z=$abc$28415$new_n1076_
.subckt NOR2_X1 A1=$abc$28415$decoded_rs_address[2] A2=$abc$28415$registers[10][7] ZN=$abc$28415$new_n1077_
.subckt AOI211_X1 A=$abc$28415$decoded_rs_address[0] B=$abc$28415$new_n1077_ C1=$abc$28415$new_n501_ C2=$abc$28415$decoded_rs_address[2] ZN=$abc$28415$new_n1078_
.subckt AOI211_X1 A=$abc$28415$new_n408_ B=$abc$28415$new_n1078_ C1=$abc$28415$new_n1076_ C2=$abc$28415$decoded_rs_address[0] ZN=$abc$28415$new_n1079_
.subckt AOI21_X1 A=$abc$28415$decoded_rs_address[3] B1=$abc$28415$new_n1066_ B2=$abc$28415$new_n1068_ ZN=$abc$28415$new_n1080_
.subckt NOR3_X1 A1=$abc$28415$new_n398_ A2=$abc$28415$new_n1079_ A3=$abc$28415$new_n1080_ ZN=$abc$28415$new_n1081_
.subckt NOR2_X1 A1=$abc$28415$new_n733_ A2=$abc$28415$new_n1081_ ZN=$abc$28415$new_n1082_
.subckt AOI221_X1 A=$abc$28415$reset B1=$abc$28415$new_n1075_ B2=$abc$28415$new_n1082_ C1=$abc$28415$new_n733_ C2=$abc$28415$new_n371_ ZN=$abc$28415$auto$rtlil.cc:2714:MuxGate$25098
.subckt NOR2_X1 A1=$abc$28415$reset A2=$abc$28415$new_n733_ ZN=$abc$28415$new_n1084_
.subckt MUX2_X1 A=$abc$28415$rd_address[0] B=$abc$28415$decoded_rd_address[0] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25100
.subckt MUX2_X1 A=$abc$28415$rd_address[1] B=$abc$28415$decoded_rd_address[1] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25102
.subckt MUX2_X1 A=$abc$28415$rd_address[2] B=$abc$28415$decoded_rd_address[2] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25104
.subckt MUX2_X1 A=$abc$28415$rd_address[3] B=$abc$28415$decoded_rd_address[3] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25106
.subckt MUX2_X1 A=$abc$28415$reg_write_enable B=$abc$28415$decoded_reg_write_enable S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25108
.subckt MUX2_X1 A=$abc$28415$reg_input_mux[0] B=$abc$28415$decoded_reg_input_mux[0] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25110
.subckt MUX2_X1 A=$abc$28415$reg_input_mux[1] B=$abc$28415$decoded_reg_input_mux[1] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25112
.subckt MUX2_X1 A=$abc$28415$immediate[0] B=$abc$28415$decoded_immediate[0] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25114
.subckt MUX2_X1 A=$abc$28415$immediate[1] B=$abc$28415$decoded_immediate[1] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25116
.subckt MUX2_X1 A=$abc$28415$immediate[2] B=$abc$28415$decoded_immediate[2] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25118
.subckt MUX2_X1 A=$abc$28415$immediate[3] B=$abc$28415$decoded_immediate[3] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25120
.subckt MUX2_X1 A=$abc$28415$immediate[4] B=$abc$28415$decoded_immediate[4] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25122
.subckt MUX2_X1 A=$abc$28415$immediate[5] B=$abc$28415$decoded_immediate[5] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25124
.subckt MUX2_X1 A=$abc$28415$immediate[6] B=$abc$28415$decoded_immediate[6] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25126
.subckt MUX2_X1 A=$abc$28415$immediate[7] B=$abc$28415$decoded_immediate[7] S=$abc$28415$new_n1084_ Z=$abc$28415$auto$rtlil.cc:2714:MuxGate$25128
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24542 Q=registers[12][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27169
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24546 Q=registers[12][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27168
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24550 Q=registers[12][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27167
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24554 Q=registers[12][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27166
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24558 Q=registers[12][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27165
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24562 Q=registers[12][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27164
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24566 Q=registers[12][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27163
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24570 Q=registers[12][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27162
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24574 Q=registers[1][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27161
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24578 Q=registers[1][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27160
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24582 Q=registers[1][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27159
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24586 Q=registers[1][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27158
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24590 Q=registers[1][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27157
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24594 Q=registers[1][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27156
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24598 Q=registers[1][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27155
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24602 Q=registers[1][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27154
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24606 Q=registers[11][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27153
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24610 Q=registers[11][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27152
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24614 Q=registers[11][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27151
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24618 Q=registers[11][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27150
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24622 Q=registers[11][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27149
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24626 Q=registers[11][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27148
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24630 Q=registers[11][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27147
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24634 Q=registers[11][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27146
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24638 Q=registers[10][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27145
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24642 Q=registers[10][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27144
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24646 Q=registers[10][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27143
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24650 Q=registers[10][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27142
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24654 Q=registers[10][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27141
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24658 Q=registers[10][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27140
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24662 Q=registers[10][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27139
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24666 Q=registers[10][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27138
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24670 Q=registers[9][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27137
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24674 Q=registers[9][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27136
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24678 Q=registers[9][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27135
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24682 Q=registers[9][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27134
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24686 Q=registers[9][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27133
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24690 Q=registers[9][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27132
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24694 Q=registers[9][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27131
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24698 Q=registers[9][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27130
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24702 Q=registers[0][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27129
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24706 Q=registers[0][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27128
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24710 Q=registers[0][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27127
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24714 Q=registers[0][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27126
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24718 Q=registers[0][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27125
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24722 Q=registers[0][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27124
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24726 Q=registers[0][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27123
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24730 Q=registers[0][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27122
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24734 Q=registers[8][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27121
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24738 Q=registers[8][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27120
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24742 Q=registers[8][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27119
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24746 Q=registers[8][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27118
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24750 Q=registers[8][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27117
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24754 Q=registers[8][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27116
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24758 Q=registers[8][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27115
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24762 Q=registers[8][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27114
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24766 Q=registers[2][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27113
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24770 Q=registers[2][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27112
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24774 Q=registers[2][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27111
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24778 Q=registers[2][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27110
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24782 Q=registers[2][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27109
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24786 Q=registers[2][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27108
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24790 Q=registers[2][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27107
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24794 Q=registers[2][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27106
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24798 Q=registers[7][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27105
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24802 Q=registers[7][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27104
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24806 Q=registers[7][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27103
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24810 Q=registers[7][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27102
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24814 Q=registers[7][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27101
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24818 Q=registers[7][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27100
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24822 Q=registers[7][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27099
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24826 Q=registers[7][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27098
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24830 Q=registers[6][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27097
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24834 Q=registers[6][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27096
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24838 Q=registers[6][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27095
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24842 Q=registers[6][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27094
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24846 Q=registers[6][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27093
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24850 Q=registers[6][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27092
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24854 Q=registers[6][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27091
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24858 Q=registers[6][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27090
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24862 Q=registers[3][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27089
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24866 Q=registers[3][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27088
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24870 Q=registers[3][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27087
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24874 Q=registers[3][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27086
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24878 Q=registers[3][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27085
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24882 Q=registers[3][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27084
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24886 Q=registers[3][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27083
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24890 Q=registers[3][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27082
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24894 Q=registers[5][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27081
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24898 Q=registers[5][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27080
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24902 Q=registers[5][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27079
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24906 Q=registers[5][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27078
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24910 Q=registers[5][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27077
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24914 Q=registers[5][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27076
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24918 Q=registers[5][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27075
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24922 Q=registers[5][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27074
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24926 Q=registers[4][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27073
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24930 Q=registers[4][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27072
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24934 Q=registers[4][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27071
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24938 Q=registers[4][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27070
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24942 Q=registers[4][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27069
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24946 Q=registers[4][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27068
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24950 Q=registers[4][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27067
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24954 Q=registers[4][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27066
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24958 Q=registers[15][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27065
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24962 Q=registers[15][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27064
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24966 Q=registers[15][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27063
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24970 Q=registers[15][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27062
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24974 Q=registers[15][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27061
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24978 Q=registers[15][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27060
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24982 Q=registers[15][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27059
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24986 Q=registers[15][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27058
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24990 Q=registers[14][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27057
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24994 Q=registers[14][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27056
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$24998 Q=registers[14][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27055
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25002 Q=registers[14][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27054
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25006 Q=registers[14][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27053
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25010 Q=registers[14][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27052
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25014 Q=registers[14][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27051
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25018 Q=registers[14][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27050
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25020 Q=registers[13][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27049
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25022 Q=registers[13][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27048
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25024 Q=registers[13][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27047
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25026 Q=registers[13][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27046
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25028 Q=registers[13][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27045
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25030 Q=registers[13][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27044
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25032 Q=registers[13][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27043
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25034 Q=registers[13][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27042
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25038 Q=rt[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27041
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25042 Q=rt[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27040
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25046 Q=rt[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27039
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25050 Q=rt[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27038
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25054 Q=rt[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27037
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25058 Q=rt[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27036
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25062 Q=rt[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27035
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25066 Q=rt[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27034
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25070 Q=rs[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27033
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25074 Q=rs[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27032
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25078 Q=rs[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27031
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25082 Q=rs[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27030
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25086 Q=rs[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27029
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25090 Q=rs[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27028
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25094 Q=rs[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27027
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25098 Q=rs[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27026
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25100 Q=rd_address[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27025
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25102 Q=rd_address[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27024
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25104 Q=rd_address[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27023
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25106 Q=rd_address[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27022
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25108 Q=reg_write_enable QN=$auto$dfflibmap.cc:405:dfflibmap$27021
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25110 Q=reg_input_mux[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27020
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25112 Q=reg_input_mux[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27019
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25114 Q=immediate[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27018
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25116 Q=immediate[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27017
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25118 Q=immediate[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27016
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25120 Q=immediate[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27015
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25122 Q=immediate[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27014
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25124 Q=immediate[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27013
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25126 Q=immediate[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27012
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25128 Q=immediate[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27011
.names rs[7] $abc$28415$rs[7]
1 1
.names rs[6] $abc$28415$rs[6]
1 1
.names rs[5] $abc$28415$rs[5]
1 1
.names rs[4] $abc$28415$rs[4]
1 1
.names rs[3] $abc$28415$rs[3]
1 1
.names rs[2] $abc$28415$rs[2]
1 1
.names rs[1] $abc$28415$rs[1]
1 1
.names rs[0] $abc$28415$rs[0]
1 1
.names rt[7] $abc$28415$rt[7]
1 1
.names rt[6] $abc$28415$rt[6]
1 1
.names rt[5] $abc$28415$rt[5]
1 1
.names rt[4] $abc$28415$rt[4]
1 1
.names rt[3] $abc$28415$rt[3]
1 1
.names rt[2] $abc$28415$rt[2]
1 1
.names rt[1] $abc$28415$rt[1]
1 1
.names rt[0] $abc$28415$rt[0]
1 1
.names rd_address[0] $abc$28415$rd_address[0]
1 1
.names rd_address[1] $abc$28415$rd_address[1]
1 1
.names rd_address[2] $abc$28415$rd_address[2]
1 1
.names rd_address[3] $abc$28415$rd_address[3]
1 1
.names enable $abc$28415$enable
1 1
.names core_state[1] $abc$28415$core_state[1]
1 1
.names core_state[0] $abc$28415$core_state[0]
1 1
.names core_state[2] $abc$28415$core_state[2]
1 1
.names reg_write_enable $abc$28415$reg_write_enable
1 1
.names reg_input_mux[0] $abc$28415$reg_input_mux[0]
1 1
.names reg_input_mux[1] $abc$28415$reg_input_mux[1]
1 1
.names reset $abc$28415$reset
1 1
.names registers[0][0] $abc$28415$registers[0][0]
1 1
.names registers[1][0] $abc$28415$registers[1][0]
1 1
.names decoded_rs_address[0] $abc$28415$decoded_rs_address[0]
1 1
.names registers[2][0] $abc$28415$registers[2][0]
1 1
.names registers[3][0] $abc$28415$registers[3][0]
1 1
.names decoded_rs_address[1] $abc$28415$decoded_rs_address[1]
1 1
.names registers[4][0] $abc$28415$registers[4][0]
1 1
.names registers[5][0] $abc$28415$registers[5][0]
1 1
.names registers[6][0] $abc$28415$registers[6][0]
1 1
.names registers[7][0] $abc$28415$registers[7][0]
1 1
.names decoded_rs_address[2] $abc$28415$decoded_rs_address[2]
1 1
.names registers[8][0] $abc$28415$registers[8][0]
1 1
.names registers[9][0] $abc$28415$registers[9][0]
1 1
.names registers[10][0] $abc$28415$registers[10][0]
1 1
.names registers[11][0] $abc$28415$registers[11][0]
1 1
.names registers[12][0] $abc$28415$registers[12][0]
1 1
.names registers[13][0] $abc$28415$registers[13][0]
1 1
.names registers[14][0] $abc$28415$registers[14][0]
1 1
.names registers[15][0] $abc$28415$registers[15][0]
1 1
.names decoded_rs_address[3] $abc$28415$decoded_rs_address[3]
1 1
.names registers[0][1] $abc$28415$registers[0][1]
1 1
.names registers[1][1] $abc$28415$registers[1][1]
1 1
.names registers[2][1] $abc$28415$registers[2][1]
1 1
.names registers[3][1] $abc$28415$registers[3][1]
1 1
.names registers[4][1] $abc$28415$registers[4][1]
1 1
.names registers[5][1] $abc$28415$registers[5][1]
1 1
.names registers[6][1] $abc$28415$registers[6][1]
1 1
.names registers[7][1] $abc$28415$registers[7][1]
1 1
.names registers[8][1] $abc$28415$registers[8][1]
1 1
.names registers[9][1] $abc$28415$registers[9][1]
1 1
.names registers[10][1] $abc$28415$registers[10][1]
1 1
.names registers[11][1] $abc$28415$registers[11][1]
1 1
.names registers[12][1] $abc$28415$registers[12][1]
1 1
.names registers[13][1] $abc$28415$registers[13][1]
1 1
.names registers[14][1] $abc$28415$registers[14][1]
1 1
.names registers[15][1] $abc$28415$registers[15][1]
1 1
.names registers[0][2] $abc$28415$registers[0][2]
1 1
.names registers[1][2] $abc$28415$registers[1][2]
1 1
.names registers[2][2] $abc$28415$registers[2][2]
1 1
.names registers[3][2] $abc$28415$registers[3][2]
1 1
.names registers[4][2] $abc$28415$registers[4][2]
1 1
.names registers[5][2] $abc$28415$registers[5][2]
1 1
.names registers[6][2] $abc$28415$registers[6][2]
1 1
.names registers[7][2] $abc$28415$registers[7][2]
1 1
.names registers[8][2] $abc$28415$registers[8][2]
1 1
.names registers[9][2] $abc$28415$registers[9][2]
1 1
.names registers[10][2] $abc$28415$registers[10][2]
1 1
.names registers[11][2] $abc$28415$registers[11][2]
1 1
.names registers[12][2] $abc$28415$registers[12][2]
1 1
.names registers[13][2] $abc$28415$registers[13][2]
1 1
.names registers[14][2] $abc$28415$registers[14][2]
1 1
.names registers[15][2] $abc$28415$registers[15][2]
1 1
.names registers[0][3] $abc$28415$registers[0][3]
1 1
.names registers[1][3] $abc$28415$registers[1][3]
1 1
.names registers[2][3] $abc$28415$registers[2][3]
1 1
.names registers[3][3] $abc$28415$registers[3][3]
1 1
.names registers[4][3] $abc$28415$registers[4][3]
1 1
.names registers[5][3] $abc$28415$registers[5][3]
1 1
.names registers[6][3] $abc$28415$registers[6][3]
1 1
.names registers[7][3] $abc$28415$registers[7][3]
1 1
.names registers[8][3] $abc$28415$registers[8][3]
1 1
.names registers[9][3] $abc$28415$registers[9][3]
1 1
.names registers[10][3] $abc$28415$registers[10][3]
1 1
.names registers[11][3] $abc$28415$registers[11][3]
1 1
.names registers[12][3] $abc$28415$registers[12][3]
1 1
.names registers[13][3] $abc$28415$registers[13][3]
1 1
.names registers[14][3] $abc$28415$registers[14][3]
1 1
.names registers[15][3] $abc$28415$registers[15][3]
1 1
.names registers[0][4] $abc$28415$registers[0][4]
1 1
.names registers[1][4] $abc$28415$registers[1][4]
1 1
.names registers[2][4] $abc$28415$registers[2][4]
1 1
.names registers[3][4] $abc$28415$registers[3][4]
1 1
.names registers[4][4] $abc$28415$registers[4][4]
1 1
.names registers[5][4] $abc$28415$registers[5][4]
1 1
.names registers[6][4] $abc$28415$registers[6][4]
1 1
.names registers[7][4] $abc$28415$registers[7][4]
1 1
.names registers[8][4] $abc$28415$registers[8][4]
1 1
.names registers[9][4] $abc$28415$registers[9][4]
1 1
.names registers[10][4] $abc$28415$registers[10][4]
1 1
.names registers[11][4] $abc$28415$registers[11][4]
1 1
.names registers[12][4] $abc$28415$registers[12][4]
1 1
.names registers[13][4] $abc$28415$registers[13][4]
1 1
.names registers[14][4] $abc$28415$registers[14][4]
1 1
.names registers[15][4] $abc$28415$registers[15][4]
1 1
.names registers[0][5] $abc$28415$registers[0][5]
1 1
.names registers[1][5] $abc$28415$registers[1][5]
1 1
.names registers[2][5] $abc$28415$registers[2][5]
1 1
.names registers[3][5] $abc$28415$registers[3][5]
1 1
.names registers[4][5] $abc$28415$registers[4][5]
1 1
.names registers[5][5] $abc$28415$registers[5][5]
1 1
.names registers[6][5] $abc$28415$registers[6][5]
1 1
.names registers[7][5] $abc$28415$registers[7][5]
1 1
.names registers[8][5] $abc$28415$registers[8][5]
1 1
.names registers[9][5] $abc$28415$registers[9][5]
1 1
.names registers[10][5] $abc$28415$registers[10][5]
1 1
.names registers[11][5] $abc$28415$registers[11][5]
1 1
.names registers[12][5] $abc$28415$registers[12][5]
1 1
.names registers[13][5] $abc$28415$registers[13][5]
1 1
.names registers[14][5] $abc$28415$registers[14][5]
1 1
.names registers[15][5] $abc$28415$registers[15][5]
1 1
.names registers[0][6] $abc$28415$registers[0][6]
1 1
.names registers[1][6] $abc$28415$registers[1][6]
1 1
.names registers[2][6] $abc$28415$registers[2][6]
1 1
.names registers[3][6] $abc$28415$registers[3][6]
1 1
.names registers[4][6] $abc$28415$registers[4][6]
1 1
.names registers[5][6] $abc$28415$registers[5][6]
1 1
.names registers[6][6] $abc$28415$registers[6][6]
1 1
.names registers[7][6] $abc$28415$registers[7][6]
1 1
.names registers[8][6] $abc$28415$registers[8][6]
1 1
.names registers[9][6] $abc$28415$registers[9][6]
1 1
.names registers[10][6] $abc$28415$registers[10][6]
1 1
.names registers[11][6] $abc$28415$registers[11][6]
1 1
.names registers[12][6] $abc$28415$registers[12][6]
1 1
.names registers[13][6] $abc$28415$registers[13][6]
1 1
.names registers[14][6] $abc$28415$registers[14][6]
1 1
.names registers[15][6] $abc$28415$registers[15][6]
1 1
.names registers[0][7] $abc$28415$registers[0][7]
1 1
.names registers[1][7] $abc$28415$registers[1][7]
1 1
.names registers[2][7] $abc$28415$registers[2][7]
1 1
.names registers[3][7] $abc$28415$registers[3][7]
1 1
.names registers[4][7] $abc$28415$registers[4][7]
1 1
.names registers[5][7] $abc$28415$registers[5][7]
1 1
.names registers[6][7] $abc$28415$registers[6][7]
1 1
.names registers[7][7] $abc$28415$registers[7][7]
1 1
.names registers[8][7] $abc$28415$registers[8][7]
1 1
.names registers[9][7] $abc$28415$registers[9][7]
1 1
.names registers[10][7] $abc$28415$registers[10][7]
1 1
.names registers[11][7] $abc$28415$registers[11][7]
1 1
.names registers[12][7] $abc$28415$registers[12][7]
1 1
.names registers[13][7] $abc$28415$registers[13][7]
1 1
.names registers[14][7] $abc$28415$registers[14][7]
1 1
.names registers[15][7] $abc$28415$registers[15][7]
1 1
.names decoded_rt_address[0] $abc$28415$decoded_rt_address[0]
1 1
.names decoded_rt_address[1] $abc$28415$decoded_rt_address[1]
1 1
.names decoded_rt_address[2] $abc$28415$decoded_rt_address[2]
1 1
.names decoded_rt_address[3] $abc$28415$decoded_rt_address[3]
1 1
.names lsu_out[0] $abc$28415$lsu_out[0]
1 1
.names alu_out[0] $abc$28415$alu_out[0]
1 1
.names immediate[0] $abc$28415$immediate[0]
1 1
.names block_id[0] $abc$28415$block_id[0]
1 1
.names lsu_out[1] $abc$28415$lsu_out[1]
1 1
.names alu_out[1] $abc$28415$alu_out[1]
1 1
.names immediate[1] $abc$28415$immediate[1]
1 1
.names block_id[1] $abc$28415$block_id[1]
1 1
.names lsu_out[2] $abc$28415$lsu_out[2]
1 1
.names alu_out[2] $abc$28415$alu_out[2]
1 1
.names immediate[2] $abc$28415$immediate[2]
1 1
.names block_id[2] $abc$28415$block_id[2]
1 1
.names lsu_out[3] $abc$28415$lsu_out[3]
1 1
.names alu_out[3] $abc$28415$alu_out[3]
1 1
.names immediate[3] $abc$28415$immediate[3]
1 1
.names block_id[3] $abc$28415$block_id[3]
1 1
.names lsu_out[4] $abc$28415$lsu_out[4]
1 1
.names alu_out[4] $abc$28415$alu_out[4]
1 1
.names immediate[4] $abc$28415$immediate[4]
1 1
.names block_id[4] $abc$28415$block_id[4]
1 1
.names lsu_out[5] $abc$28415$lsu_out[5]
1 1
.names alu_out[5] $abc$28415$alu_out[5]
1 1
.names immediate[5] $abc$28415$immediate[5]
1 1
.names block_id[5] $abc$28415$block_id[5]
1 1
.names lsu_out[6] $abc$28415$lsu_out[6]
1 1
.names alu_out[6] $abc$28415$alu_out[6]
1 1
.names immediate[6] $abc$28415$immediate[6]
1 1
.names block_id[6] $abc$28415$block_id[6]
1 1
.names lsu_out[7] $abc$28415$lsu_out[7]
1 1
.names alu_out[7] $abc$28415$alu_out[7]
1 1
.names immediate[7] $abc$28415$immediate[7]
1 1
.names block_id[7] $abc$28415$block_id[7]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24542 $auto$rtlil.cc:2714:MuxGate$24542
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24546 $auto$rtlil.cc:2714:MuxGate$24546
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24550 $auto$rtlil.cc:2714:MuxGate$24550
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24554 $auto$rtlil.cc:2714:MuxGate$24554
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24558 $auto$rtlil.cc:2714:MuxGate$24558
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24562 $auto$rtlil.cc:2714:MuxGate$24562
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24566 $auto$rtlil.cc:2714:MuxGate$24566
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24570 $auto$rtlil.cc:2714:MuxGate$24570
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24574 $auto$rtlil.cc:2714:MuxGate$24574
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24578 $auto$rtlil.cc:2714:MuxGate$24578
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24582 $auto$rtlil.cc:2714:MuxGate$24582
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24586 $auto$rtlil.cc:2714:MuxGate$24586
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24590 $auto$rtlil.cc:2714:MuxGate$24590
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24594 $auto$rtlil.cc:2714:MuxGate$24594
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24598 $auto$rtlil.cc:2714:MuxGate$24598
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24602 $auto$rtlil.cc:2714:MuxGate$24602
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24606 $auto$rtlil.cc:2714:MuxGate$24606
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24610 $auto$rtlil.cc:2714:MuxGate$24610
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24614 $auto$rtlil.cc:2714:MuxGate$24614
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24618 $auto$rtlil.cc:2714:MuxGate$24618
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24622 $auto$rtlil.cc:2714:MuxGate$24622
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24626 $auto$rtlil.cc:2714:MuxGate$24626
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24630 $auto$rtlil.cc:2714:MuxGate$24630
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24634 $auto$rtlil.cc:2714:MuxGate$24634
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24638 $auto$rtlil.cc:2714:MuxGate$24638
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24642 $auto$rtlil.cc:2714:MuxGate$24642
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24646 $auto$rtlil.cc:2714:MuxGate$24646
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24650 $auto$rtlil.cc:2714:MuxGate$24650
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24654 $auto$rtlil.cc:2714:MuxGate$24654
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24658 $auto$rtlil.cc:2714:MuxGate$24658
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24662 $auto$rtlil.cc:2714:MuxGate$24662
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24666 $auto$rtlil.cc:2714:MuxGate$24666
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24670 $auto$rtlil.cc:2714:MuxGate$24670
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24674 $auto$rtlil.cc:2714:MuxGate$24674
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24678 $auto$rtlil.cc:2714:MuxGate$24678
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24682 $auto$rtlil.cc:2714:MuxGate$24682
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24686 $auto$rtlil.cc:2714:MuxGate$24686
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24690 $auto$rtlil.cc:2714:MuxGate$24690
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24694 $auto$rtlil.cc:2714:MuxGate$24694
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24698 $auto$rtlil.cc:2714:MuxGate$24698
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24702 $auto$rtlil.cc:2714:MuxGate$24702
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24706 $auto$rtlil.cc:2714:MuxGate$24706
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24710 $auto$rtlil.cc:2714:MuxGate$24710
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24714 $auto$rtlil.cc:2714:MuxGate$24714
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24718 $auto$rtlil.cc:2714:MuxGate$24718
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24722 $auto$rtlil.cc:2714:MuxGate$24722
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24726 $auto$rtlil.cc:2714:MuxGate$24726
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24730 $auto$rtlil.cc:2714:MuxGate$24730
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24734 $auto$rtlil.cc:2714:MuxGate$24734
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24738 $auto$rtlil.cc:2714:MuxGate$24738
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24742 $auto$rtlil.cc:2714:MuxGate$24742
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24746 $auto$rtlil.cc:2714:MuxGate$24746
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24750 $auto$rtlil.cc:2714:MuxGate$24750
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24754 $auto$rtlil.cc:2714:MuxGate$24754
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24758 $auto$rtlil.cc:2714:MuxGate$24758
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24762 $auto$rtlil.cc:2714:MuxGate$24762
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24766 $auto$rtlil.cc:2714:MuxGate$24766
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24770 $auto$rtlil.cc:2714:MuxGate$24770
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24774 $auto$rtlil.cc:2714:MuxGate$24774
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24778 $auto$rtlil.cc:2714:MuxGate$24778
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24782 $auto$rtlil.cc:2714:MuxGate$24782
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24786 $auto$rtlil.cc:2714:MuxGate$24786
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24790 $auto$rtlil.cc:2714:MuxGate$24790
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24794 $auto$rtlil.cc:2714:MuxGate$24794
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24798 $auto$rtlil.cc:2714:MuxGate$24798
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24802 $auto$rtlil.cc:2714:MuxGate$24802
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24806 $auto$rtlil.cc:2714:MuxGate$24806
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24810 $auto$rtlil.cc:2714:MuxGate$24810
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24814 $auto$rtlil.cc:2714:MuxGate$24814
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24818 $auto$rtlil.cc:2714:MuxGate$24818
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24822 $auto$rtlil.cc:2714:MuxGate$24822
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24826 $auto$rtlil.cc:2714:MuxGate$24826
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24830 $auto$rtlil.cc:2714:MuxGate$24830
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24834 $auto$rtlil.cc:2714:MuxGate$24834
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24838 $auto$rtlil.cc:2714:MuxGate$24838
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24842 $auto$rtlil.cc:2714:MuxGate$24842
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24846 $auto$rtlil.cc:2714:MuxGate$24846
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24850 $auto$rtlil.cc:2714:MuxGate$24850
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24854 $auto$rtlil.cc:2714:MuxGate$24854
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24858 $auto$rtlil.cc:2714:MuxGate$24858
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24862 $auto$rtlil.cc:2714:MuxGate$24862
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24866 $auto$rtlil.cc:2714:MuxGate$24866
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24870 $auto$rtlil.cc:2714:MuxGate$24870
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24874 $auto$rtlil.cc:2714:MuxGate$24874
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24878 $auto$rtlil.cc:2714:MuxGate$24878
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24882 $auto$rtlil.cc:2714:MuxGate$24882
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24886 $auto$rtlil.cc:2714:MuxGate$24886
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24890 $auto$rtlil.cc:2714:MuxGate$24890
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24894 $auto$rtlil.cc:2714:MuxGate$24894
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24898 $auto$rtlil.cc:2714:MuxGate$24898
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24902 $auto$rtlil.cc:2714:MuxGate$24902
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24906 $auto$rtlil.cc:2714:MuxGate$24906
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24910 $auto$rtlil.cc:2714:MuxGate$24910
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24914 $auto$rtlil.cc:2714:MuxGate$24914
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24918 $auto$rtlil.cc:2714:MuxGate$24918
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24922 $auto$rtlil.cc:2714:MuxGate$24922
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24926 $auto$rtlil.cc:2714:MuxGate$24926
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24930 $auto$rtlil.cc:2714:MuxGate$24930
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24934 $auto$rtlil.cc:2714:MuxGate$24934
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24938 $auto$rtlil.cc:2714:MuxGate$24938
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24942 $auto$rtlil.cc:2714:MuxGate$24942
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24946 $auto$rtlil.cc:2714:MuxGate$24946
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24950 $auto$rtlil.cc:2714:MuxGate$24950
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24954 $auto$rtlil.cc:2714:MuxGate$24954
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24958 $auto$rtlil.cc:2714:MuxGate$24958
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24962 $auto$rtlil.cc:2714:MuxGate$24962
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24966 $auto$rtlil.cc:2714:MuxGate$24966
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24970 $auto$rtlil.cc:2714:MuxGate$24970
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24974 $auto$rtlil.cc:2714:MuxGate$24974
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24978 $auto$rtlil.cc:2714:MuxGate$24978
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24982 $auto$rtlil.cc:2714:MuxGate$24982
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24986 $auto$rtlil.cc:2714:MuxGate$24986
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24990 $auto$rtlil.cc:2714:MuxGate$24990
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24994 $auto$rtlil.cc:2714:MuxGate$24994
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$24998 $auto$rtlil.cc:2714:MuxGate$24998
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25002 $auto$rtlil.cc:2714:MuxGate$25002
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25006 $auto$rtlil.cc:2714:MuxGate$25006
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25010 $auto$rtlil.cc:2714:MuxGate$25010
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25014 $auto$rtlil.cc:2714:MuxGate$25014
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25018 $auto$rtlil.cc:2714:MuxGate$25018
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25020 $auto$rtlil.cc:2714:MuxGate$25020
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25022 $auto$rtlil.cc:2714:MuxGate$25022
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25024 $auto$rtlil.cc:2714:MuxGate$25024
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25026 $auto$rtlil.cc:2714:MuxGate$25026
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25028 $auto$rtlil.cc:2714:MuxGate$25028
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25030 $auto$rtlil.cc:2714:MuxGate$25030
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25032 $auto$rtlil.cc:2714:MuxGate$25032
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25034 $auto$rtlil.cc:2714:MuxGate$25034
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25038 $auto$rtlil.cc:2714:MuxGate$25038
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25042 $auto$rtlil.cc:2714:MuxGate$25042
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25046 $auto$rtlil.cc:2714:MuxGate$25046
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25050 $auto$rtlil.cc:2714:MuxGate$25050
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25054 $auto$rtlil.cc:2714:MuxGate$25054
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25058 $auto$rtlil.cc:2714:MuxGate$25058
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25062 $auto$rtlil.cc:2714:MuxGate$25062
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25066 $auto$rtlil.cc:2714:MuxGate$25066
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25070 $auto$rtlil.cc:2714:MuxGate$25070
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25074 $auto$rtlil.cc:2714:MuxGate$25074
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25078 $auto$rtlil.cc:2714:MuxGate$25078
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25082 $auto$rtlil.cc:2714:MuxGate$25082
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25086 $auto$rtlil.cc:2714:MuxGate$25086
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25090 $auto$rtlil.cc:2714:MuxGate$25090
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25094 $auto$rtlil.cc:2714:MuxGate$25094
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25098 $auto$rtlil.cc:2714:MuxGate$25098
1 1
.names decoded_rd_address[0] $abc$28415$decoded_rd_address[0]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25100 $auto$rtlil.cc:2714:MuxGate$25100
1 1
.names decoded_rd_address[1] $abc$28415$decoded_rd_address[1]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25102 $auto$rtlil.cc:2714:MuxGate$25102
1 1
.names decoded_rd_address[2] $abc$28415$decoded_rd_address[2]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25104 $auto$rtlil.cc:2714:MuxGate$25104
1 1
.names decoded_rd_address[3] $abc$28415$decoded_rd_address[3]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25106 $auto$rtlil.cc:2714:MuxGate$25106
1 1
.names decoded_reg_write_enable $abc$28415$decoded_reg_write_enable
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25108 $auto$rtlil.cc:2714:MuxGate$25108
1 1
.names decoded_reg_input_mux[0] $abc$28415$decoded_reg_input_mux[0]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25110 $auto$rtlil.cc:2714:MuxGate$25110
1 1
.names decoded_reg_input_mux[1] $abc$28415$decoded_reg_input_mux[1]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25112 $auto$rtlil.cc:2714:MuxGate$25112
1 1
.names decoded_immediate[0] $abc$28415$decoded_immediate[0]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25114 $auto$rtlil.cc:2714:MuxGate$25114
1 1
.names decoded_immediate[1] $abc$28415$decoded_immediate[1]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25116 $auto$rtlil.cc:2714:MuxGate$25116
1 1
.names decoded_immediate[2] $abc$28415$decoded_immediate[2]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25118 $auto$rtlil.cc:2714:MuxGate$25118
1 1
.names decoded_immediate[3] $abc$28415$decoded_immediate[3]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25120 $auto$rtlil.cc:2714:MuxGate$25120
1 1
.names decoded_immediate[4] $abc$28415$decoded_immediate[4]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25122 $auto$rtlil.cc:2714:MuxGate$25122
1 1
.names decoded_immediate[5] $abc$28415$decoded_immediate[5]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25124 $auto$rtlil.cc:2714:MuxGate$25124
1 1
.names decoded_immediate[6] $abc$28415$decoded_immediate[6]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25126 $auto$rtlil.cc:2714:MuxGate$25126
1 1
.names decoded_immediate[7] $abc$28415$decoded_immediate[7]
1 1
.names $abc$28415$auto$rtlil.cc:2714:MuxGate$25128 $auto$rtlil.cc:2714:MuxGate$25128
1 1
.end

.model $paramod$beb00772bac1a1e06ce8ff4195cf7b0af620cd82\fetcher
.inputs clk reset core_state[0] core_state[1] core_state[2] current_pc[0] current_pc[1] current_pc[2] current_pc[3] current_pc[4] current_pc[5] current_pc[6] current_pc[7] mem_read_ready mem_read_data[0] mem_read_data[1] mem_read_data[2] mem_read_data[3] mem_read_data[4] mem_read_data[5] mem_read_data[6] mem_read_data[7] mem_read_data[8] mem_read_data[9] mem_read_data[10] mem_read_data[11] mem_read_data[12] mem_read_data[13] mem_read_data[14] mem_read_data[15]
.outputs mem_read_valid mem_read_address[0] mem_read_address[1] mem_read_address[2] mem_read_address[3] mem_read_address[4] mem_read_address[5] mem_read_address[6] mem_read_address[7] fetcher_state[0] fetcher_state[1] fetcher_state[2] instruction[0] instruction[1] instruction[2] instruction[3] instruction[4] instruction[5] instruction[6] instruction[7] instruction[8] instruction[9] instruction[10] instruction[11] instruction[12] instruction[13] instruction[14] instruction[15]
.names $false
.names $true
1
.names $undef
.subckt INV_X1 A=$abc$29145$current_pc[7] ZN=$abc$29145$new_n84_
.subckt INV_X1 A=$abc$29145$current_pc[6] ZN=$abc$29145$new_n85_
.subckt INV_X1 A=$abc$29145$current_pc[5] ZN=$abc$29145$new_n86_
.subckt INV_X1 A=$abc$29145$current_pc[4] ZN=$abc$29145$new_n87_
.subckt INV_X1 A=$abc$29145$current_pc[3] ZN=$abc$29145$new_n88_
.subckt INV_X1 A=$abc$29145$current_pc[2] ZN=$abc$29145$new_n89_
.subckt INV_X1 A=$abc$29145$current_pc[1] ZN=$abc$29145$new_n90_
.subckt INV_X1 A=$abc$29145$current_pc[0] ZN=$abc$29145$new_n91_
.subckt INV_X1 A=$abc$29145$mem_if.read_valid ZN=$abc$29145$new_n92_
.subckt INV_X1 A=$abc$29145$mem_read_data[15] ZN=$abc$29145$new_n93_
.subckt INV_X1 A=$abc$29145$mem_read_data[14] ZN=$abc$29145$new_n94_
.subckt INV_X1 A=$abc$29145$mem_read_data[13] ZN=$abc$29145$new_n95_
.subckt INV_X1 A=$abc$29145$mem_read_data[12] ZN=$abc$29145$new_n96_
.subckt INV_X1 A=$abc$29145$mem_read_data[11] ZN=$abc$29145$new_n97_
.subckt INV_X1 A=$abc$29145$mem_read_data[10] ZN=$abc$29145$new_n98_
.subckt INV_X1 A=$abc$29145$mem_read_data[9] ZN=$abc$29145$new_n99_
.subckt INV_X1 A=$abc$29145$mem_read_data[8] ZN=$abc$29145$new_n100_
.subckt INV_X1 A=$abc$29145$mem_read_data[7] ZN=$abc$29145$new_n101_
.subckt INV_X1 A=$abc$29145$mem_read_data[6] ZN=$abc$29145$new_n102_
.subckt INV_X1 A=$abc$29145$mem_read_data[5] ZN=$abc$29145$new_n103_
.subckt INV_X1 A=$abc$29145$mem_read_data[4] ZN=$abc$29145$new_n104_
.subckt INV_X1 A=$abc$29145$mem_read_data[3] ZN=$abc$29145$new_n105_
.subckt INV_X1 A=$abc$29145$mem_read_data[2] ZN=$abc$29145$new_n106_
.subckt INV_X1 A=$abc$29145$mem_read_data[1] ZN=$abc$29145$new_n107_
.subckt INV_X1 A=$abc$29145$mem_read_data[0] ZN=$abc$29145$new_n108_
.subckt INV_X1 A=$abc$29145$fetcher_state[0] ZN=$abc$29145$new_n109_
.subckt INV_X1 A=$abc$29145$core_state[0] ZN=$abc$29145$new_n110_
.subckt INV_X1 A=$abc$29145$mem_read_ready ZN=$abc$29145$new_n111_
.subckt NOR2_X1 A1=$abc$29145$fetcher_state[0] A2=$abc$29145$core_state[2] ZN=$abc$29145$new_n112_
.subckt NOR2_X1 A1=$abc$29145$fetcher_state[1] A2=$abc$29145$core_state[1] ZN=$abc$29145$new_n113_
.subckt AND3_X1 A1=$abc$29145$core_state[0] A2=$abc$29145$new_n112_ A3=$abc$29145$new_n113_ ZN=$abc$29145$new_n114_
.subckt INV_X1 A=$abc$29145$new_n114_ ZN=$abc$29145$new_n115_
.subckt OAI21_X1 A=$abc$29145$fetcher_state[0] B1=$abc$29145$new_n111_ B2=$abc$29145$fetcher_state[1] ZN=$abc$29145$new_n116_
.subckt AOI21_X1 A=$abc$29145$reset B1=$abc$29145$new_n115_ B2=$abc$29145$new_n116_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25132
.subckt NOR3_X1 A1=$abc$29145$fetcher_state[1] A2=$abc$29145$new_n109_ A3=$abc$29145$new_n111_ ZN=$abc$29145$new_n118_
.subckt NAND3_X1 A1=$abc$29145$core_state[1] A2=$abc$29145$new_n110_ A3=$abc$29145$new_n112_ ZN=$abc$29145$new_n119_
.subckt AOI21_X1 A=$abc$29145$new_n118_ B1=$abc$29145$new_n119_ B2=$abc$29145$fetcher_state[1] ZN=$abc$29145$new_n120_
.subckt NOR2_X1 A1=$abc$29145$reset A2=$abc$29145$new_n120_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25136
.subckt NOR2_X1 A1=$abc$29145$instruction[0] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n122_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n122_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n108_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25140
.subckt NOR2_X1 A1=$abc$29145$instruction[1] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n124_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n124_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n107_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25144
.subckt NOR2_X1 A1=$abc$29145$instruction[2] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n126_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n126_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n106_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25148
.subckt NOR2_X1 A1=$abc$29145$instruction[3] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n128_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n128_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n105_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25152
.subckt NOR2_X1 A1=$abc$29145$instruction[4] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n130_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n130_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n104_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25156
.subckt NOR2_X1 A1=$abc$29145$instruction[5] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n132_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n132_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n103_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25160
.subckt NOR2_X1 A1=$abc$29145$instruction[6] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n134_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n134_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n102_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25164
.subckt NOR2_X1 A1=$abc$29145$instruction[7] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n136_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n136_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n101_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25168
.subckt NOR2_X1 A1=$abc$29145$instruction[8] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n138_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n138_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n100_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25172
.subckt NOR2_X1 A1=$abc$29145$instruction[9] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n140_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n140_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n99_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25176
.subckt NOR2_X1 A1=$abc$29145$instruction[10] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n142_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n142_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n98_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25180
.subckt NOR2_X1 A1=$abc$29145$instruction[11] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n144_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n144_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n97_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25184
.subckt NOR2_X1 A1=$abc$29145$instruction[12] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n146_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n146_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n96_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25188
.subckt NOR2_X1 A1=$abc$29145$instruction[13] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n148_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n148_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n95_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25192
.subckt NOR2_X1 A1=$abc$29145$instruction[14] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n150_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n150_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n94_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25196
.subckt NOR2_X1 A1=$abc$29145$instruction[15] A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n152_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n152_ C1=$abc$29145$new_n118_ C2=$abc$29145$new_n93_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25200
.subckt OR2_X1 A1=$abc$29145$new_n92_ A2=$abc$29145$new_n118_ ZN=$abc$29145$new_n154_
.subckt AOI21_X1 A=$abc$29145$reset B1=$abc$29145$new_n115_ B2=$abc$29145$new_n154_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25204
.subckt NOR2_X1 A1=$abc$29145$mem_if.read_address[0] A2=$abc$29145$new_n114_ ZN=$abc$29145$new_n156_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n156_ C1=$abc$29145$new_n114_ C2=$abc$29145$new_n91_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25208
.subckt NOR2_X1 A1=$abc$29145$mem_if.read_address[1] A2=$abc$29145$new_n114_ ZN=$abc$29145$new_n158_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n158_ C1=$abc$29145$new_n114_ C2=$abc$29145$new_n90_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25212
.subckt NOR2_X1 A1=$abc$29145$mem_if.read_address[2] A2=$abc$29145$new_n114_ ZN=$abc$29145$new_n160_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n160_ C1=$abc$29145$new_n114_ C2=$abc$29145$new_n89_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25216
.subckt NOR2_X1 A1=$abc$29145$mem_if.read_address[3] A2=$abc$29145$new_n114_ ZN=$abc$29145$new_n162_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n162_ C1=$abc$29145$new_n114_ C2=$abc$29145$new_n88_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25220
.subckt NOR2_X1 A1=$abc$29145$mem_if.read_address[4] A2=$abc$29145$new_n114_ ZN=$abc$29145$new_n164_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n164_ C1=$abc$29145$new_n114_ C2=$abc$29145$new_n87_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25224
.subckt NOR2_X1 A1=$abc$29145$mem_if.read_address[5] A2=$abc$29145$new_n114_ ZN=$abc$29145$new_n166_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n166_ C1=$abc$29145$new_n114_ C2=$abc$29145$new_n86_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25228
.subckt NOR2_X1 A1=$abc$29145$mem_if.read_address[6] A2=$abc$29145$new_n114_ ZN=$abc$29145$new_n168_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n168_ C1=$abc$29145$new_n114_ C2=$abc$29145$new_n85_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25232
.subckt NOR2_X1 A1=$abc$29145$mem_if.read_address[7] A2=$abc$29145$new_n114_ ZN=$abc$29145$new_n170_
.subckt AOI211_X1 A=$abc$29145$reset B=$abc$29145$new_n170_ C1=$abc$29145$new_n114_ C2=$abc$29145$new_n84_ ZN=$abc$29145$auto$rtlil.cc:2714:MuxGate$25236
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25132 Q=fetcher_state[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27196
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25136 Q=fetcher_state[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27195
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25140 Q=instruction[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27194
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25144 Q=instruction[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27193
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25148 Q=instruction[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27192
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25152 Q=instruction[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27191
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25156 Q=instruction[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27190
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25160 Q=instruction[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27189
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25164 Q=instruction[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27188
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25168 Q=instruction[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27187
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25172 Q=instruction[8] QN=$auto$dfflibmap.cc:405:dfflibmap$27186
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25176 Q=instruction[9] QN=$auto$dfflibmap.cc:405:dfflibmap$27185
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25180 Q=instruction[10] QN=$auto$dfflibmap.cc:405:dfflibmap$27184
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25184 Q=instruction[11] QN=$auto$dfflibmap.cc:405:dfflibmap$27183
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25188 Q=instruction[12] QN=$auto$dfflibmap.cc:405:dfflibmap$27182
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25192 Q=instruction[13] QN=$auto$dfflibmap.cc:405:dfflibmap$27181
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25196 Q=instruction[14] QN=$auto$dfflibmap.cc:405:dfflibmap$27180
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25200 Q=instruction[15] QN=$auto$dfflibmap.cc:405:dfflibmap$27179
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25204 Q=mem_if.read_valid QN=$auto$dfflibmap.cc:405:dfflibmap$27178
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25208 Q=mem_if.read_address[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27177
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25212 Q=mem_if.read_address[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27176
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25216 Q=mem_if.read_address[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27175
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25220 Q=mem_if.read_address[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27174
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25224 Q=mem_if.read_address[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27173
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25228 Q=mem_if.read_address[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27172
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25232 Q=mem_if.read_address[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27171
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25236 Q=mem_if.read_address[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27170
.names $false fetcher_state[2]
1 1
.names mem_read_data[0] mem_if.read_data[0]
1 1
.names mem_read_data[1] mem_if.read_data[1]
1 1
.names mem_read_data[2] mem_if.read_data[2]
1 1
.names mem_read_data[3] mem_if.read_data[3]
1 1
.names mem_read_data[4] mem_if.read_data[4]
1 1
.names mem_read_data[5] mem_if.read_data[5]
1 1
.names mem_read_data[6] mem_if.read_data[6]
1 1
.names mem_read_data[7] mem_if.read_data[7]
1 1
.names mem_read_data[8] mem_if.read_data[8]
1 1
.names mem_read_data[9] mem_if.read_data[9]
1 1
.names mem_read_data[10] mem_if.read_data[10]
1 1
.names mem_read_data[11] mem_if.read_data[11]
1 1
.names mem_read_data[12] mem_if.read_data[12]
1 1
.names mem_read_data[13] mem_if.read_data[13]
1 1
.names mem_read_data[14] mem_if.read_data[14]
1 1
.names mem_read_data[15] mem_if.read_data[15]
1 1
.names mem_read_ready mem_if.read_ready
1 1
.names mem_if.read_address[0] mem_read_address[0]
1 1
.names mem_if.read_address[1] mem_read_address[1]
1 1
.names mem_if.read_address[2] mem_read_address[2]
1 1
.names mem_if.read_address[3] mem_read_address[3]
1 1
.names mem_if.read_address[4] mem_read_address[4]
1 1
.names mem_if.read_address[5] mem_read_address[5]
1 1
.names mem_if.read_address[6] mem_read_address[6]
1 1
.names mem_if.read_address[7] mem_read_address[7]
1 1
.names mem_if.read_valid mem_read_valid
1 1
.names mem_if.read_address[0] sv2v_tmp_9FB2F[1]
1 1
.names mem_if.read_address[1] sv2v_tmp_9FB2F[2]
1 1
.names mem_if.read_address[2] sv2v_tmp_9FB2F[3]
1 1
.names mem_if.read_address[3] sv2v_tmp_9FB2F[4]
1 1
.names mem_if.read_address[4] sv2v_tmp_9FB2F[5]
1 1
.names mem_if.read_address[5] sv2v_tmp_9FB2F[6]
1 1
.names mem_if.read_address[6] sv2v_tmp_9FB2F[7]
1 1
.names mem_if.read_address[7] sv2v_tmp_9FB2F[8]
1 1
.names mem_if.read_valid sv2v_tmp_AF88B
1 1
.names mem_if.read_address[7] $abc$29145$mem_if.read_address[7]
1 1
.names current_pc[7] $abc$29145$current_pc[7]
1 1
.names mem_if.read_address[6] $abc$29145$mem_if.read_address[6]
1 1
.names current_pc[6] $abc$29145$current_pc[6]
1 1
.names mem_if.read_address[5] $abc$29145$mem_if.read_address[5]
1 1
.names current_pc[5] $abc$29145$current_pc[5]
1 1
.names mem_if.read_address[4] $abc$29145$mem_if.read_address[4]
1 1
.names current_pc[4] $abc$29145$current_pc[4]
1 1
.names mem_if.read_address[3] $abc$29145$mem_if.read_address[3]
1 1
.names current_pc[3] $abc$29145$current_pc[3]
1 1
.names mem_if.read_address[2] $abc$29145$mem_if.read_address[2]
1 1
.names current_pc[2] $abc$29145$current_pc[2]
1 1
.names mem_if.read_address[1] $abc$29145$mem_if.read_address[1]
1 1
.names current_pc[1] $abc$29145$current_pc[1]
1 1
.names mem_if.read_address[0] $abc$29145$mem_if.read_address[0]
1 1
.names current_pc[0] $abc$29145$current_pc[0]
1 1
.names mem_if.read_valid $abc$29145$mem_if.read_valid
1 1
.names instruction[15] $abc$29145$instruction[15]
1 1
.names mem_read_data[15] $abc$29145$mem_read_data[15]
1 1
.names instruction[14] $abc$29145$instruction[14]
1 1
.names mem_read_data[14] $abc$29145$mem_read_data[14]
1 1
.names instruction[13] $abc$29145$instruction[13]
1 1
.names mem_read_data[13] $abc$29145$mem_read_data[13]
1 1
.names instruction[12] $abc$29145$instruction[12]
1 1
.names mem_read_data[12] $abc$29145$mem_read_data[12]
1 1
.names instruction[11] $abc$29145$instruction[11]
1 1
.names mem_read_data[11] $abc$29145$mem_read_data[11]
1 1
.names instruction[10] $abc$29145$instruction[10]
1 1
.names mem_read_data[10] $abc$29145$mem_read_data[10]
1 1
.names instruction[9] $abc$29145$instruction[9]
1 1
.names mem_read_data[9] $abc$29145$mem_read_data[9]
1 1
.names instruction[8] $abc$29145$instruction[8]
1 1
.names mem_read_data[8] $abc$29145$mem_read_data[8]
1 1
.names instruction[7] $abc$29145$instruction[7]
1 1
.names mem_read_data[7] $abc$29145$mem_read_data[7]
1 1
.names instruction[6] $abc$29145$instruction[6]
1 1
.names mem_read_data[6] $abc$29145$mem_read_data[6]
1 1
.names instruction[5] $abc$29145$instruction[5]
1 1
.names mem_read_data[5] $abc$29145$mem_read_data[5]
1 1
.names instruction[4] $abc$29145$instruction[4]
1 1
.names mem_read_data[4] $abc$29145$mem_read_data[4]
1 1
.names instruction[3] $abc$29145$instruction[3]
1 1
.names mem_read_data[3] $abc$29145$mem_read_data[3]
1 1
.names instruction[2] $abc$29145$instruction[2]
1 1
.names mem_read_data[2] $abc$29145$mem_read_data[2]
1 1
.names instruction[1] $abc$29145$instruction[1]
1 1
.names mem_read_data[1] $abc$29145$mem_read_data[1]
1 1
.names instruction[0] $abc$29145$instruction[0]
1 1
.names mem_read_data[0] $abc$29145$mem_read_data[0]
1 1
.names fetcher_state[1] $abc$29145$fetcher_state[1]
1 1
.names fetcher_state[0] $abc$29145$fetcher_state[0]
1 1
.names core_state[2] $abc$29145$core_state[2]
1 1
.names core_state[1] $abc$29145$core_state[1]
1 1
.names core_state[0] $abc$29145$core_state[0]
1 1
.names mem_read_ready $abc$29145$mem_read_ready
1 1
.names reset $abc$29145$reset
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25132 $auto$rtlil.cc:2714:MuxGate$25132
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25136 $auto$rtlil.cc:2714:MuxGate$25136
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25140 $auto$rtlil.cc:2714:MuxGate$25140
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25144 $auto$rtlil.cc:2714:MuxGate$25144
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25148 $auto$rtlil.cc:2714:MuxGate$25148
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25152 $auto$rtlil.cc:2714:MuxGate$25152
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25156 $auto$rtlil.cc:2714:MuxGate$25156
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25160 $auto$rtlil.cc:2714:MuxGate$25160
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25164 $auto$rtlil.cc:2714:MuxGate$25164
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25168 $auto$rtlil.cc:2714:MuxGate$25168
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25172 $auto$rtlil.cc:2714:MuxGate$25172
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25176 $auto$rtlil.cc:2714:MuxGate$25176
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25180 $auto$rtlil.cc:2714:MuxGate$25180
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25184 $auto$rtlil.cc:2714:MuxGate$25184
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25188 $auto$rtlil.cc:2714:MuxGate$25188
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25192 $auto$rtlil.cc:2714:MuxGate$25192
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25196 $auto$rtlil.cc:2714:MuxGate$25196
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25200 $auto$rtlil.cc:2714:MuxGate$25200
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25204 $auto$rtlil.cc:2714:MuxGate$25204
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25208 $auto$rtlil.cc:2714:MuxGate$25208
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25212 $auto$rtlil.cc:2714:MuxGate$25212
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25216 $auto$rtlil.cc:2714:MuxGate$25216
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25220 $auto$rtlil.cc:2714:MuxGate$25220
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25224 $auto$rtlil.cc:2714:MuxGate$25224
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25228 $auto$rtlil.cc:2714:MuxGate$25228
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25232 $auto$rtlil.cc:2714:MuxGate$25232
1 1
.names $abc$29145$auto$rtlil.cc:2714:MuxGate$25236 $auto$rtlil.cc:2714:MuxGate$25236
1 1
.end

.model $paramod$c5a88488bedb7a9c9866110c9eda41ee27775c76\registers
.inputs clk reset enable block_id[0] block_id[1] block_id[2] block_id[3] block_id[4] block_id[5] block_id[6] block_id[7] core_state[0] core_state[1] core_state[2] decoded_rd_address[0] decoded_rd_address[1] decoded_rd_address[2] decoded_rd_address[3] decoded_rs_address[0] decoded_rs_address[1] decoded_rs_address[2] decoded_rs_address[3] decoded_rt_address[0] decoded_rt_address[1] decoded_rt_address[2] decoded_rt_address[3] decoded_reg_write_enable decoded_reg_input_mux[0] decoded_reg_input_mux[1] decoded_immediate[0] decoded_immediate[1] decoded_immediate[2] decoded_immediate[3] decoded_immediate[4] decoded_immediate[5] decoded_immediate[6] decoded_immediate[7] alu_out[0] alu_out[1] alu_out[2] alu_out[3] alu_out[4] alu_out[5] alu_out[6] alu_out[7] lsu_out[0] lsu_out[1] lsu_out[2] lsu_out[3] lsu_out[4] lsu_out[5] lsu_out[6] lsu_out[7]
.outputs rs[0] rs[1] rs[2] rs[3] rs[4] rs[5] rs[6] rs[7] rt[0] rt[1] rt[2] rt[3] rt[4] rt[5] rt[6] rt[7]
.names $false
.names $true
1
.names $undef
.subckt INV_X1 A=$abc$29234$rs[7] ZN=$abc$29234$new_n371_
.subckt INV_X1 A=$abc$29234$rs[6] ZN=$abc$29234$new_n372_
.subckt INV_X1 A=$abc$29234$rs[5] ZN=$abc$29234$new_n373_
.subckt INV_X1 A=$abc$29234$rs[4] ZN=$abc$29234$new_n374_
.subckt INV_X1 A=$abc$29234$rs[3] ZN=$abc$29234$new_n375_
.subckt INV_X1 A=$abc$29234$rs[2] ZN=$abc$29234$new_n376_
.subckt INV_X1 A=$abc$29234$rs[1] ZN=$abc$29234$new_n377_
.subckt INV_X1 A=$abc$29234$rs[0] ZN=$abc$29234$new_n378_
.subckt INV_X1 A=$abc$29234$rt[7] ZN=$abc$29234$new_n379_
.subckt INV_X1 A=$abc$29234$rt[6] ZN=$abc$29234$new_n380_
.subckt INV_X1 A=$abc$29234$rt[5] ZN=$abc$29234$new_n381_
.subckt INV_X1 A=$abc$29234$rt[4] ZN=$abc$29234$new_n382_
.subckt INV_X1 A=$abc$29234$rt[3] ZN=$abc$29234$new_n383_
.subckt INV_X1 A=$abc$29234$rt[2] ZN=$abc$29234$new_n384_
.subckt INV_X1 A=$abc$29234$rt[1] ZN=$abc$29234$new_n385_
.subckt INV_X1 A=$abc$29234$rt[0] ZN=$abc$29234$new_n386_
.subckt INV_X1 A=$abc$29234$rd_address[0] ZN=$abc$29234$new_n387_
.subckt INV_X1 A=$abc$29234$rd_address[1] ZN=$abc$29234$new_n388_
.subckt INV_X1 A=$abc$29234$rd_address[2] ZN=$abc$29234$new_n389_
.subckt INV_X1 A=$abc$29234$rd_address[3] ZN=$abc$29234$new_n390_
.subckt INV_X1 A=$abc$29234$enable ZN=$abc$29234$new_n391_
.subckt INV_X1 A=$abc$29234$core_state[0] ZN=$abc$29234$new_n392_
.subckt INV_X1 A=$abc$29234$core_state[2] ZN=$abc$29234$new_n393_
.subckt INV_X1 A=$abc$29234$reg_input_mux[1] ZN=$abc$29234$new_n394_
.subckt INV_X1 A=$abc$29234$reset ZN=$abc$29234$new_n395_
.subckt INV_X1 A=$abc$29234$registers[0][0] ZN=$abc$29234$new_n396_
.subckt INV_X1 A=$abc$29234$registers[1][0] ZN=$abc$29234$new_n397_
.subckt INV_X1 A=$abc$29234$registers[2][0] ZN=$abc$29234$new_n398_
.subckt INV_X1 A=$abc$29234$registers[3][0] ZN=$abc$29234$new_n399_
.subckt INV_X1 A=$abc$29234$decoded_rt_address[1] ZN=$abc$29234$new_n400_
.subckt INV_X1 A=$abc$29234$registers[4][0] ZN=$abc$29234$new_n401_
.subckt INV_X1 A=$abc$29234$registers[5][0] ZN=$abc$29234$new_n402_
.subckt INV_X1 A=$abc$29234$registers[6][0] ZN=$abc$29234$new_n403_
.subckt INV_X1 A=$abc$29234$registers[7][0] ZN=$abc$29234$new_n404_
.subckt INV_X1 A=$abc$29234$registers[8][0] ZN=$abc$29234$new_n405_
.subckt INV_X1 A=$abc$29234$registers[9][0] ZN=$abc$29234$new_n406_
.subckt INV_X1 A=$abc$29234$registers[10][0] ZN=$abc$29234$new_n407_
.subckt INV_X1 A=$abc$29234$registers[11][0] ZN=$abc$29234$new_n408_
.subckt INV_X1 A=$abc$29234$registers[12][0] ZN=$abc$29234$new_n409_
.subckt INV_X1 A=$abc$29234$registers[14][0] ZN=$abc$29234$new_n410_
.subckt INV_X1 A=$abc$29234$decoded_rt_address[3] ZN=$abc$29234$new_n411_
.subckt INV_X1 A=$abc$29234$registers[0][1] ZN=$abc$29234$new_n412_
.subckt INV_X1 A=$abc$29234$registers[1][1] ZN=$abc$29234$new_n413_
.subckt INV_X1 A=$abc$29234$registers[2][1] ZN=$abc$29234$new_n414_
.subckt INV_X1 A=$abc$29234$registers[3][1] ZN=$abc$29234$new_n415_
.subckt INV_X1 A=$abc$29234$registers[4][1] ZN=$abc$29234$new_n416_
.subckt INV_X1 A=$abc$29234$registers[5][1] ZN=$abc$29234$new_n417_
.subckt INV_X1 A=$abc$29234$registers[6][1] ZN=$abc$29234$new_n418_
.subckt INV_X1 A=$abc$29234$registers[7][1] ZN=$abc$29234$new_n419_
.subckt INV_X1 A=$abc$29234$registers[8][1] ZN=$abc$29234$new_n420_
.subckt INV_X1 A=$abc$29234$registers[9][1] ZN=$abc$29234$new_n421_
.subckt INV_X1 A=$abc$29234$registers[10][1] ZN=$abc$29234$new_n422_
.subckt INV_X1 A=$abc$29234$registers[11][1] ZN=$abc$29234$new_n423_
.subckt INV_X1 A=$abc$29234$registers[12][1] ZN=$abc$29234$new_n424_
.subckt INV_X1 A=$abc$29234$registers[14][1] ZN=$abc$29234$new_n425_
.subckt INV_X1 A=$abc$29234$registers[0][2] ZN=$abc$29234$new_n426_
.subckt INV_X1 A=$abc$29234$registers[1][2] ZN=$abc$29234$new_n427_
.subckt INV_X1 A=$abc$29234$registers[2][2] ZN=$abc$29234$new_n428_
.subckt INV_X1 A=$abc$29234$registers[3][2] ZN=$abc$29234$new_n429_
.subckt INV_X1 A=$abc$29234$registers[4][2] ZN=$abc$29234$new_n430_
.subckt INV_X1 A=$abc$29234$registers[5][2] ZN=$abc$29234$new_n431_
.subckt INV_X1 A=$abc$29234$registers[6][2] ZN=$abc$29234$new_n432_
.subckt INV_X1 A=$abc$29234$registers[7][2] ZN=$abc$29234$new_n433_
.subckt INV_X1 A=$abc$29234$registers[8][2] ZN=$abc$29234$new_n434_
.subckt INV_X1 A=$abc$29234$registers[9][2] ZN=$abc$29234$new_n435_
.subckt INV_X1 A=$abc$29234$registers[10][2] ZN=$abc$29234$new_n436_
.subckt INV_X1 A=$abc$29234$registers[11][2] ZN=$abc$29234$new_n437_
.subckt INV_X1 A=$abc$29234$registers[12][2] ZN=$abc$29234$new_n438_
.subckt INV_X1 A=$abc$29234$registers[14][2] ZN=$abc$29234$new_n439_
.subckt INV_X1 A=$abc$29234$registers[0][3] ZN=$abc$29234$new_n440_
.subckt INV_X1 A=$abc$29234$registers[1][3] ZN=$abc$29234$new_n441_
.subckt INV_X1 A=$abc$29234$registers[2][3] ZN=$abc$29234$new_n442_
.subckt INV_X1 A=$abc$29234$registers[3][3] ZN=$abc$29234$new_n443_
.subckt INV_X1 A=$abc$29234$registers[4][3] ZN=$abc$29234$new_n444_
.subckt INV_X1 A=$abc$29234$registers[5][3] ZN=$abc$29234$new_n445_
.subckt INV_X1 A=$abc$29234$registers[6][3] ZN=$abc$29234$new_n446_
.subckt INV_X1 A=$abc$29234$registers[7][3] ZN=$abc$29234$new_n447_
.subckt INV_X1 A=$abc$29234$registers[8][3] ZN=$abc$29234$new_n448_
.subckt INV_X1 A=$abc$29234$registers[9][3] ZN=$abc$29234$new_n449_
.subckt INV_X1 A=$abc$29234$registers[10][3] ZN=$abc$29234$new_n450_
.subckt INV_X1 A=$abc$29234$registers[11][3] ZN=$abc$29234$new_n451_
.subckt INV_X1 A=$abc$29234$registers[12][3] ZN=$abc$29234$new_n452_
.subckt INV_X1 A=$abc$29234$registers[14][3] ZN=$abc$29234$new_n453_
.subckt INV_X1 A=$abc$29234$registers[0][4] ZN=$abc$29234$new_n454_
.subckt INV_X1 A=$abc$29234$registers[1][4] ZN=$abc$29234$new_n455_
.subckt INV_X1 A=$abc$29234$registers[2][4] ZN=$abc$29234$new_n456_
.subckt INV_X1 A=$abc$29234$registers[3][4] ZN=$abc$29234$new_n457_
.subckt INV_X1 A=$abc$29234$registers[4][4] ZN=$abc$29234$new_n458_
.subckt INV_X1 A=$abc$29234$registers[5][4] ZN=$abc$29234$new_n459_
.subckt INV_X1 A=$abc$29234$registers[6][4] ZN=$abc$29234$new_n460_
.subckt INV_X1 A=$abc$29234$registers[7][4] ZN=$abc$29234$new_n461_
.subckt INV_X1 A=$abc$29234$registers[8][4] ZN=$abc$29234$new_n462_
.subckt INV_X1 A=$abc$29234$registers[9][4] ZN=$abc$29234$new_n463_
.subckt INV_X1 A=$abc$29234$registers[10][4] ZN=$abc$29234$new_n464_
.subckt INV_X1 A=$abc$29234$registers[11][4] ZN=$abc$29234$new_n465_
.subckt INV_X1 A=$abc$29234$registers[12][4] ZN=$abc$29234$new_n466_
.subckt INV_X1 A=$abc$29234$registers[14][4] ZN=$abc$29234$new_n467_
.subckt INV_X1 A=$abc$29234$registers[0][5] ZN=$abc$29234$new_n468_
.subckt INV_X1 A=$abc$29234$registers[1][5] ZN=$abc$29234$new_n469_
.subckt INV_X1 A=$abc$29234$registers[2][5] ZN=$abc$29234$new_n470_
.subckt INV_X1 A=$abc$29234$registers[3][5] ZN=$abc$29234$new_n471_
.subckt INV_X1 A=$abc$29234$registers[4][5] ZN=$abc$29234$new_n472_
.subckt INV_X1 A=$abc$29234$registers[5][5] ZN=$abc$29234$new_n473_
.subckt INV_X1 A=$abc$29234$registers[6][5] ZN=$abc$29234$new_n474_
.subckt INV_X1 A=$abc$29234$registers[7][5] ZN=$abc$29234$new_n475_
.subckt INV_X1 A=$abc$29234$registers[8][5] ZN=$abc$29234$new_n476_
.subckt INV_X1 A=$abc$29234$registers[9][5] ZN=$abc$29234$new_n477_
.subckt INV_X1 A=$abc$29234$registers[10][5] ZN=$abc$29234$new_n478_
.subckt INV_X1 A=$abc$29234$registers[11][5] ZN=$abc$29234$new_n479_
.subckt INV_X1 A=$abc$29234$registers[12][5] ZN=$abc$29234$new_n480_
.subckt INV_X1 A=$abc$29234$registers[14][5] ZN=$abc$29234$new_n481_
.subckt INV_X1 A=$abc$29234$registers[0][6] ZN=$abc$29234$new_n482_
.subckt INV_X1 A=$abc$29234$registers[1][6] ZN=$abc$29234$new_n483_
.subckt INV_X1 A=$abc$29234$registers[2][6] ZN=$abc$29234$new_n484_
.subckt INV_X1 A=$abc$29234$registers[3][6] ZN=$abc$29234$new_n485_
.subckt INV_X1 A=$abc$29234$registers[4][6] ZN=$abc$29234$new_n486_
.subckt INV_X1 A=$abc$29234$registers[5][6] ZN=$abc$29234$new_n487_
.subckt INV_X1 A=$abc$29234$registers[6][6] ZN=$abc$29234$new_n488_
.subckt INV_X1 A=$abc$29234$registers[7][6] ZN=$abc$29234$new_n489_
.subckt INV_X1 A=$abc$29234$registers[8][6] ZN=$abc$29234$new_n490_
.subckt INV_X1 A=$abc$29234$registers[9][6] ZN=$abc$29234$new_n491_
.subckt INV_X1 A=$abc$29234$registers[10][6] ZN=$abc$29234$new_n492_
.subckt INV_X1 A=$abc$29234$registers[11][6] ZN=$abc$29234$new_n493_
.subckt INV_X1 A=$abc$29234$registers[12][6] ZN=$abc$29234$new_n494_
.subckt INV_X1 A=$abc$29234$registers[14][6] ZN=$abc$29234$new_n495_
.subckt INV_X1 A=$abc$29234$registers[0][7] ZN=$abc$29234$new_n496_
.subckt INV_X1 A=$abc$29234$registers[1][7] ZN=$abc$29234$new_n497_
.subckt INV_X1 A=$abc$29234$registers[2][7] ZN=$abc$29234$new_n498_
.subckt INV_X1 A=$abc$29234$registers[3][7] ZN=$abc$29234$new_n499_
.subckt INV_X1 A=$abc$29234$registers[4][7] ZN=$abc$29234$new_n500_
.subckt INV_X1 A=$abc$29234$registers[5][7] ZN=$abc$29234$new_n501_
.subckt INV_X1 A=$abc$29234$registers[6][7] ZN=$abc$29234$new_n502_
.subckt INV_X1 A=$abc$29234$registers[7][7] ZN=$abc$29234$new_n503_
.subckt INV_X1 A=$abc$29234$registers[8][7] ZN=$abc$29234$new_n504_
.subckt INV_X1 A=$abc$29234$registers[9][7] ZN=$abc$29234$new_n505_
.subckt INV_X1 A=$abc$29234$registers[10][7] ZN=$abc$29234$new_n506_
.subckt INV_X1 A=$abc$29234$registers[11][7] ZN=$abc$29234$new_n507_
.subckt INV_X1 A=$abc$29234$registers[12][7] ZN=$abc$29234$new_n508_
.subckt INV_X1 A=$abc$29234$registers[14][7] ZN=$abc$29234$new_n509_
.subckt INV_X1 A=$abc$29234$decoded_rs_address[1] ZN=$abc$29234$new_n510_
.subckt INV_X1 A=$abc$29234$decoded_rs_address[3] ZN=$abc$29234$new_n511_
.subckt INV_X1 A=$abc$29234$immediate[0] ZN=$abc$29234$new_n512_
.subckt INV_X1 A=$abc$29234$immediate[1] ZN=$abc$29234$new_n513_
.subckt INV_X1 A=$abc$29234$immediate[2] ZN=$abc$29234$new_n514_
.subckt INV_X1 A=$abc$29234$immediate[3] ZN=$abc$29234$new_n515_
.subckt INV_X1 A=$abc$29234$immediate[4] ZN=$abc$29234$new_n516_
.subckt INV_X1 A=$abc$29234$immediate[5] ZN=$abc$29234$new_n517_
.subckt INV_X1 A=$abc$29234$immediate[6] ZN=$abc$29234$new_n518_
.subckt INV_X1 A=$abc$29234$immediate[7] ZN=$abc$29234$new_n519_
.subckt NOR2_X1 A1=$abc$29234$rd_address[2] A2=$abc$29234$rd_address[3] ZN=$abc$29234$new_n520_
.subckt NAND2_X1 A1=$abc$29234$new_n387_ A2=$abc$29234$new_n388_ ZN=$abc$29234$new_n521_
.subckt OAI211_X1 A=$abc$29234$rd_address[2] B=$abc$29234$rd_address[3] C1=$abc$29234$rd_address[0] C2=$abc$29234$rd_address[1] ZN=$abc$29234$new_n522_
.subckt AND3_X1 A1=$abc$29234$reg_write_enable A2=$abc$29234$new_n395_ A3=$abc$29234$new_n522_ ZN=$abc$29234$new_n523_
.subckt NAND3_X1 A1=$abc$29234$reg_write_enable A2=$abc$29234$new_n395_ A3=$abc$29234$new_n522_ ZN=$abc$29234$new_n524_
.subckt AND3_X1 A1=$abc$29234$core_state[1] A2=$abc$29234$new_n392_ A3=$abc$29234$core_state[2] ZN=$abc$29234$new_n525_
.subckt NAND3_X1 A1=$abc$29234$core_state[1] A2=$abc$29234$new_n392_ A3=$abc$29234$core_state[2] ZN=$abc$29234$new_n526_
.subckt AND3_X1 A1=$abc$29234$enable A2=$abc$29234$new_n394_ A3=$abc$29234$reg_input_mux[0] ZN=$abc$29234$new_n527_
.subckt NAND3_X1 A1=$abc$29234$enable A2=$abc$29234$new_n394_ A3=$abc$29234$reg_input_mux[0] ZN=$abc$29234$new_n528_
.subckt NAND3_X1 A1=$abc$29234$new_n523_ A2=$abc$29234$new_n525_ A3=$abc$29234$new_n527_ ZN=$abc$29234$new_n529_
.subckt NOR2_X1 A1=$abc$29234$new_n391_ A2=$abc$29234$reg_input_mux[0] ZN=$abc$29234$new_n530_
.subckt OR2_X1 A1=$abc$29234$new_n391_ A2=$abc$29234$reg_input_mux[0] ZN=$abc$29234$new_n531_
.subckt OAI211_X1 A=$abc$29234$new_n523_ B=$abc$29234$new_n525_ C1=$abc$29234$new_n527_ C2=$abc$29234$new_n530_ ZN=$abc$29234$new_n532_
.subckt AOI211_X1 A=$abc$29234$new_n524_ B=$abc$29234$new_n526_ C1=$abc$29234$new_n528_ C2=$abc$29234$new_n531_ ZN=$abc$29234$new_n533_
.subckt NAND4_X1 A1=$abc$29234$new_n387_ A2=$abc$29234$rd_address[1] A3=$abc$29234$new_n520_ A4=$abc$29234$new_n533_ ZN=$abc$29234$new_n534_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n534_ ZN=$abc$29234$new_n535_
.subckt NAND4_X1 A1=$abc$29234$reg_input_mux[1] A2=$abc$29234$new_n523_ A3=$abc$29234$new_n525_ A4=$abc$29234$new_n530_ ZN=$abc$29234$new_n536_
.subckt MUX2_X1 A=$abc$29234$lsu_out[0] B=$abc$29234$alu_out[0] S=$abc$29234$new_n529_ Z=$abc$29234$new_n537_
.subckt NOR2_X1 A1=$abc$29234$new_n512_ A2=$abc$29234$new_n536_ ZN=$abc$29234$new_n538_
.subckt AOI21_X1 A=$abc$29234$new_n538_ B1=$abc$29234$new_n537_ B2=$abc$29234$new_n536_ ZN=$abc$29234$new_n539_
.subckt OAI22_X1 A1=$abc$29234$new_n398_ A2=$abc$29234$new_n535_ B1=$abc$29234$new_n539_ B2=$abc$29234$new_n534_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25240
.subckt MUX2_X1 A=$abc$29234$lsu_out[1] B=$abc$29234$alu_out[1] S=$abc$29234$new_n529_ Z=$abc$29234$new_n541_
.subckt NOR2_X1 A1=$abc$29234$new_n513_ A2=$abc$29234$new_n536_ ZN=$abc$29234$new_n542_
.subckt AOI21_X1 A=$abc$29234$new_n542_ B1=$abc$29234$new_n541_ B2=$abc$29234$new_n536_ ZN=$abc$29234$new_n543_
.subckt OAI22_X1 A1=$abc$29234$new_n414_ A2=$abc$29234$new_n535_ B1=$abc$29234$new_n543_ B2=$abc$29234$new_n534_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25244
.subckt MUX2_X1 A=$abc$29234$lsu_out[2] B=$abc$29234$alu_out[2] S=$abc$29234$new_n529_ Z=$abc$29234$new_n545_
.subckt NOR2_X1 A1=$abc$29234$new_n514_ A2=$abc$29234$new_n536_ ZN=$abc$29234$new_n546_
.subckt AOI21_X1 A=$abc$29234$new_n546_ B1=$abc$29234$new_n545_ B2=$abc$29234$new_n536_ ZN=$abc$29234$new_n547_
.subckt OAI22_X1 A1=$abc$29234$new_n428_ A2=$abc$29234$new_n535_ B1=$abc$29234$new_n547_ B2=$abc$29234$new_n534_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25248
.subckt MUX2_X1 A=$abc$29234$lsu_out[3] B=$abc$29234$alu_out[3] S=$abc$29234$new_n529_ Z=$abc$29234$new_n549_
.subckt NOR2_X1 A1=$abc$29234$new_n515_ A2=$abc$29234$new_n536_ ZN=$abc$29234$new_n550_
.subckt AOI21_X1 A=$abc$29234$new_n550_ B1=$abc$29234$new_n549_ B2=$abc$29234$new_n536_ ZN=$abc$29234$new_n551_
.subckt OAI22_X1 A1=$abc$29234$new_n442_ A2=$abc$29234$new_n535_ B1=$abc$29234$new_n551_ B2=$abc$29234$new_n534_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25252
.subckt MUX2_X1 A=$abc$29234$lsu_out[4] B=$abc$29234$alu_out[4] S=$abc$29234$new_n529_ Z=$abc$29234$new_n553_
.subckt NOR2_X1 A1=$abc$29234$new_n516_ A2=$abc$29234$new_n536_ ZN=$abc$29234$new_n554_
.subckt AOI21_X1 A=$abc$29234$new_n554_ B1=$abc$29234$new_n553_ B2=$abc$29234$new_n536_ ZN=$abc$29234$new_n555_
.subckt OAI22_X1 A1=$abc$29234$new_n456_ A2=$abc$29234$new_n535_ B1=$abc$29234$new_n555_ B2=$abc$29234$new_n534_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25256
.subckt MUX2_X1 A=$abc$29234$lsu_out[5] B=$abc$29234$alu_out[5] S=$abc$29234$new_n529_ Z=$abc$29234$new_n557_
.subckt NOR2_X1 A1=$abc$29234$new_n517_ A2=$abc$29234$new_n536_ ZN=$abc$29234$new_n558_
.subckt AOI21_X1 A=$abc$29234$new_n558_ B1=$abc$29234$new_n557_ B2=$abc$29234$new_n536_ ZN=$abc$29234$new_n559_
.subckt OAI22_X1 A1=$abc$29234$new_n470_ A2=$abc$29234$new_n535_ B1=$abc$29234$new_n559_ B2=$abc$29234$new_n534_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25260
.subckt MUX2_X1 A=$abc$29234$lsu_out[6] B=$abc$29234$alu_out[6] S=$abc$29234$new_n529_ Z=$abc$29234$new_n561_
.subckt NOR2_X1 A1=$abc$29234$new_n518_ A2=$abc$29234$new_n536_ ZN=$abc$29234$new_n562_
.subckt AOI21_X1 A=$abc$29234$new_n562_ B1=$abc$29234$new_n561_ B2=$abc$29234$new_n536_ ZN=$abc$29234$new_n563_
.subckt OAI22_X1 A1=$abc$29234$new_n484_ A2=$abc$29234$new_n535_ B1=$abc$29234$new_n563_ B2=$abc$29234$new_n534_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25264
.subckt MUX2_X1 A=$abc$29234$lsu_out[7] B=$abc$29234$alu_out[7] S=$abc$29234$new_n529_ Z=$abc$29234$new_n565_
.subckt NOR2_X1 A1=$abc$29234$new_n519_ A2=$abc$29234$new_n536_ ZN=$abc$29234$new_n566_
.subckt AOI21_X1 A=$abc$29234$new_n566_ B1=$abc$29234$new_n565_ B2=$abc$29234$new_n536_ ZN=$abc$29234$new_n567_
.subckt OAI22_X1 A1=$abc$29234$new_n498_ A2=$abc$29234$new_n535_ B1=$abc$29234$new_n567_ B2=$abc$29234$new_n534_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25268
.subckt NAND4_X1 A1=$abc$29234$enable A2=$abc$29234$core_state[1] A3=$abc$29234$core_state[0] A4=$abc$29234$new_n393_ ZN=$abc$29234$new_n569_
.subckt MUX2_X1 A=$abc$29234$registers[9][0] B=$abc$29234$registers[13][0] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n570_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[8][0] ZN=$abc$29234$new_n571_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$registers[6][0] B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n572_
.subckt OAI21_X1 A=$abc$29234$new_n572_ B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$new_n398_ ZN=$abc$29234$new_n573_
.subckt NAND2_X1 A1=$abc$29234$registers[7][0] A2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n574_
.subckt OAI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n574_ C1=$abc$29234$decoded_rt_address[2] C2=$abc$29234$new_n399_ ZN=$abc$29234$new_n575_
.subckt MUX2_X1 A=$abc$29234$registers[1][0] B=$abc$29234$registers[5][0] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n576_
.subckt NOR2_X1 A1=$abc$29234$registers[0][0] A2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n577_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n577_ C1=$abc$29234$decoded_rt_address[2] C2=$abc$29234$new_n401_ ZN=$abc$29234$new_n578_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[3] B=$abc$29234$new_n578_ C1=$abc$29234$new_n576_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n579_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n571_ C1=$abc$29234$new_n409_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n580_
.subckt AOI211_X1 A=$abc$29234$new_n411_ B=$abc$29234$new_n580_ C1=$abc$29234$new_n570_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n581_
.subckt OR3_X1 A1=$abc$29234$decoded_rt_address[1] A2=$abc$29234$new_n579_ A3=$abc$29234$new_n581_ ZN=$abc$29234$new_n582_
.subckt MUX2_X1 A=$abc$29234$registers[11][0] B=$abc$29234$registers[15][0] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n583_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[10][0] ZN=$abc$29234$new_n584_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n584_ C1=$abc$29234$new_n410_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n585_
.subckt AOI211_X1 A=$abc$29234$new_n411_ B=$abc$29234$new_n585_ C1=$abc$29234$new_n583_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n586_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[3] B1=$abc$29234$new_n573_ B2=$abc$29234$new_n575_ ZN=$abc$29234$new_n587_
.subckt NOR3_X1 A1=$abc$29234$new_n400_ A2=$abc$29234$new_n586_ A3=$abc$29234$new_n587_ ZN=$abc$29234$new_n588_
.subckt NOR2_X1 A1=$abc$29234$new_n569_ A2=$abc$29234$new_n588_ ZN=$abc$29234$new_n589_
.subckt AOI221_X1 A=$abc$29234$reset B1=$abc$29234$new_n582_ B2=$abc$29234$new_n589_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n386_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25272
.subckt MUX2_X1 A=$abc$29234$registers[9][1] B=$abc$29234$registers[13][1] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n591_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[8][1] ZN=$abc$29234$new_n592_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$registers[6][1] ZN=$abc$29234$new_n593_
.subckt OAI21_X1 A=$abc$29234$new_n593_ B1=$abc$29234$new_n414_ B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n594_
.subckt NAND2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[7][1] ZN=$abc$29234$new_n595_
.subckt OAI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n595_ C1=$abc$29234$new_n415_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n596_
.subckt MUX2_X1 A=$abc$29234$registers[1][1] B=$abc$29234$registers[5][1] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n597_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[0][1] ZN=$abc$29234$new_n598_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n598_ C1=$abc$29234$new_n416_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n599_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[3] B=$abc$29234$new_n599_ C1=$abc$29234$new_n597_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n600_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n592_ C1=$abc$29234$new_n424_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n601_
.subckt AOI211_X1 A=$abc$29234$new_n411_ B=$abc$29234$new_n601_ C1=$abc$29234$new_n591_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n602_
.subckt OR3_X1 A1=$abc$29234$decoded_rt_address[1] A2=$abc$29234$new_n600_ A3=$abc$29234$new_n602_ ZN=$abc$29234$new_n603_
.subckt MUX2_X1 A=$abc$29234$registers[11][1] B=$abc$29234$registers[15][1] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n604_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[10][1] ZN=$abc$29234$new_n605_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n605_ C1=$abc$29234$new_n425_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n606_
.subckt AOI211_X1 A=$abc$29234$new_n411_ B=$abc$29234$new_n606_ C1=$abc$29234$new_n604_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n607_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[3] B1=$abc$29234$new_n594_ B2=$abc$29234$new_n596_ ZN=$abc$29234$new_n608_
.subckt NOR3_X1 A1=$abc$29234$new_n400_ A2=$abc$29234$new_n607_ A3=$abc$29234$new_n608_ ZN=$abc$29234$new_n609_
.subckt NOR2_X1 A1=$abc$29234$new_n569_ A2=$abc$29234$new_n609_ ZN=$abc$29234$new_n610_
.subckt AOI221_X1 A=$abc$29234$reset B1=$abc$29234$new_n603_ B2=$abc$29234$new_n610_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n385_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25276
.subckt MUX2_X1 A=$abc$29234$registers[9][2] B=$abc$29234$registers[13][2] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n612_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[8][2] ZN=$abc$29234$new_n613_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$registers[6][2] ZN=$abc$29234$new_n614_
.subckt OAI21_X1 A=$abc$29234$new_n614_ B1=$abc$29234$new_n428_ B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n615_
.subckt NAND2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[7][2] ZN=$abc$29234$new_n616_
.subckt OAI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n616_ C1=$abc$29234$new_n429_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n617_
.subckt MUX2_X1 A=$abc$29234$registers[1][2] B=$abc$29234$registers[5][2] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n618_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[0][2] ZN=$abc$29234$new_n619_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n619_ C1=$abc$29234$new_n430_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n620_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[3] B=$abc$29234$new_n620_ C1=$abc$29234$new_n618_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n621_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n613_ C1=$abc$29234$new_n438_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n622_
.subckt AOI211_X1 A=$abc$29234$new_n411_ B=$abc$29234$new_n622_ C1=$abc$29234$new_n612_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n623_
.subckt OR3_X1 A1=$abc$29234$decoded_rt_address[1] A2=$abc$29234$new_n621_ A3=$abc$29234$new_n623_ ZN=$abc$29234$new_n624_
.subckt MUX2_X1 A=$abc$29234$registers[11][2] B=$abc$29234$registers[15][2] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n625_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[10][2] ZN=$abc$29234$new_n626_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n626_ C1=$abc$29234$new_n439_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n627_
.subckt AOI211_X1 A=$abc$29234$new_n411_ B=$abc$29234$new_n627_ C1=$abc$29234$new_n625_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n628_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[3] B1=$abc$29234$new_n615_ B2=$abc$29234$new_n617_ ZN=$abc$29234$new_n629_
.subckt NOR3_X1 A1=$abc$29234$new_n400_ A2=$abc$29234$new_n628_ A3=$abc$29234$new_n629_ ZN=$abc$29234$new_n630_
.subckt NOR2_X1 A1=$abc$29234$new_n569_ A2=$abc$29234$new_n630_ ZN=$abc$29234$new_n631_
.subckt AOI221_X1 A=$abc$29234$reset B1=$abc$29234$new_n624_ B2=$abc$29234$new_n631_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n384_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25280
.subckt MUX2_X1 A=$abc$29234$registers[9][3] B=$abc$29234$registers[13][3] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n633_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[8][3] ZN=$abc$29234$new_n634_
.subckt MUX2_X1 A=$abc$29234$registers[1][3] B=$abc$29234$registers[5][3] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n635_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[0][3] ZN=$abc$29234$new_n636_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n636_ C1=$abc$29234$new_n444_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n637_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[3] B=$abc$29234$new_n637_ C1=$abc$29234$new_n635_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n638_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n634_ C1=$abc$29234$new_n452_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n639_
.subckt AOI211_X1 A=$abc$29234$new_n411_ B=$abc$29234$new_n639_ C1=$abc$29234$new_n633_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n640_
.subckt OR3_X1 A1=$abc$29234$decoded_rt_address[1] A2=$abc$29234$new_n638_ A3=$abc$29234$new_n640_ ZN=$abc$29234$new_n641_
.subckt MUX2_X1 A=$abc$29234$registers[11][3] B=$abc$29234$registers[15][3] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n642_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[10][3] ZN=$abc$29234$new_n643_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n643_ C1=$abc$29234$new_n453_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n644_
.subckt AOI211_X1 A=$abc$29234$new_n411_ B=$abc$29234$new_n644_ C1=$abc$29234$new_n642_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n645_
.subckt OAI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$registers[3][3] ZN=$abc$29234$new_n646_
.subckt AOI21_X1 A=$abc$29234$new_n646_ B1=$abc$29234$new_n447_ B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n647_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[2][3] ZN=$abc$29234$new_n648_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n648_ C1=$abc$29234$new_n446_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n649_
.subckt NOR3_X1 A1=$abc$29234$decoded_rt_address[3] A2=$abc$29234$new_n647_ A3=$abc$29234$new_n649_ ZN=$abc$29234$new_n650_
.subckt NOR3_X1 A1=$abc$29234$new_n400_ A2=$abc$29234$new_n645_ A3=$abc$29234$new_n650_ ZN=$abc$29234$new_n651_
.subckt NOR2_X1 A1=$abc$29234$new_n569_ A2=$abc$29234$new_n651_ ZN=$abc$29234$new_n652_
.subckt AOI221_X1 A=$abc$29234$reset B1=$abc$29234$new_n641_ B2=$abc$29234$new_n652_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n383_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25284
.subckt MUX2_X1 A=$abc$29234$registers[2][4] B=$abc$29234$registers[6][4] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n654_
.subckt OAI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$new_n457_ ZN=$abc$29234$new_n655_
.subckt AOI21_X1 A=$abc$29234$new_n655_ B1=$abc$29234$registers[7][4] B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n656_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$registers[12][4] ZN=$abc$29234$new_n657_
.subckt OAI21_X1 A=$abc$29234$new_n657_ B1=$abc$29234$new_n462_ B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n658_
.subckt NAND2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[13][4] ZN=$abc$29234$new_n659_
.subckt OAI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n659_ C1=$abc$29234$new_n463_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n660_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$registers[4][4] ZN=$abc$29234$new_n661_
.subckt OAI21_X1 A=$abc$29234$new_n661_ B1=$abc$29234$new_n454_ B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n662_
.subckt NAND2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[5][4] ZN=$abc$29234$new_n663_
.subckt OAI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n663_ C1=$abc$29234$new_n455_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n664_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[1] B1=$abc$29234$new_n658_ B2=$abc$29234$new_n660_ ZN=$abc$29234$new_n665_
.subckt MUX2_X1 A=$abc$29234$registers[11][4] B=$abc$29234$registers[15][4] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n666_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[10][4] ZN=$abc$29234$new_n667_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n667_ C1=$abc$29234$new_n467_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n668_
.subckt AOI211_X1 A=$abc$29234$new_n400_ B=$abc$29234$new_n668_ C1=$abc$29234$new_n666_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n669_
.subckt NOR3_X1 A1=$abc$29234$new_n411_ A2=$abc$29234$new_n665_ A3=$abc$29234$new_n669_ ZN=$abc$29234$new_n670_
.subckt OAI21_X1 A=$abc$29234$decoded_rt_address[1] B1=$abc$29234$new_n654_ B2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n671_
.subckt NAND3_X1 A1=$abc$29234$new_n400_ A2=$abc$29234$new_n662_ A3=$abc$29234$new_n664_ ZN=$abc$29234$new_n672_
.subckt OAI21_X1 A=$abc$29234$new_n672_ B1=$abc$29234$new_n671_ B2=$abc$29234$new_n656_ ZN=$abc$29234$new_n673_
.subckt AOI211_X1 A=$abc$29234$new_n569_ B=$abc$29234$new_n670_ C1=$abc$29234$new_n673_ C2=$abc$29234$new_n411_ ZN=$abc$29234$new_n674_
.subckt AOI211_X1 A=$abc$29234$reset B=$abc$29234$new_n674_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n382_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25288
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$registers[6][5] ZN=$abc$29234$new_n676_
.subckt OAI21_X1 A=$abc$29234$new_n676_ B1=$abc$29234$new_n470_ B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n677_
.subckt NAND2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[7][5] ZN=$abc$29234$new_n678_
.subckt OAI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n678_ C1=$abc$29234$new_n471_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n679_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$registers[12][5] ZN=$abc$29234$new_n680_
.subckt OAI21_X1 A=$abc$29234$new_n680_ B1=$abc$29234$new_n476_ B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n681_
.subckt NAND2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[13][5] ZN=$abc$29234$new_n682_
.subckt OAI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n682_ C1=$abc$29234$new_n477_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n683_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$registers[4][5] ZN=$abc$29234$new_n684_
.subckt OAI21_X1 A=$abc$29234$new_n684_ B1=$abc$29234$new_n468_ B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n685_
.subckt NAND2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[5][5] ZN=$abc$29234$new_n686_
.subckt OAI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n686_ C1=$abc$29234$new_n469_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n687_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[1] B1=$abc$29234$new_n681_ B2=$abc$29234$new_n683_ ZN=$abc$29234$new_n688_
.subckt MUX2_X1 A=$abc$29234$registers[11][5] B=$abc$29234$registers[15][5] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n689_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[10][5] ZN=$abc$29234$new_n690_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n690_ C1=$abc$29234$new_n481_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n691_
.subckt AOI211_X1 A=$abc$29234$new_n400_ B=$abc$29234$new_n691_ C1=$abc$29234$new_n689_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n692_
.subckt NOR3_X1 A1=$abc$29234$new_n411_ A2=$abc$29234$new_n688_ A3=$abc$29234$new_n692_ ZN=$abc$29234$new_n693_
.subckt NAND3_X1 A1=$abc$29234$decoded_rt_address[1] A2=$abc$29234$new_n677_ A3=$abc$29234$new_n679_ ZN=$abc$29234$new_n694_
.subckt NAND3_X1 A1=$abc$29234$new_n400_ A2=$abc$29234$new_n685_ A3=$abc$29234$new_n687_ ZN=$abc$29234$new_n695_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[3] B1=$abc$29234$new_n694_ B2=$abc$29234$new_n695_ ZN=$abc$29234$new_n696_
.subckt NOR3_X1 A1=$abc$29234$new_n569_ A2=$abc$29234$new_n693_ A3=$abc$29234$new_n696_ ZN=$abc$29234$new_n697_
.subckt AOI211_X1 A=$abc$29234$reset B=$abc$29234$new_n697_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n381_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25292
.subckt MUX2_X1 A=$abc$29234$registers[2][6] B=$abc$29234$registers[6][6] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n699_
.subckt OAI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$new_n485_ ZN=$abc$29234$new_n700_
.subckt AOI21_X1 A=$abc$29234$new_n700_ B1=$abc$29234$registers[7][6] B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n701_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$registers[12][6] ZN=$abc$29234$new_n702_
.subckt OAI21_X1 A=$abc$29234$new_n702_ B1=$abc$29234$new_n490_ B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n703_
.subckt NAND2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[13][6] ZN=$abc$29234$new_n704_
.subckt OAI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n704_ C1=$abc$29234$new_n491_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n705_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$registers[4][6] ZN=$abc$29234$new_n706_
.subckt OAI21_X1 A=$abc$29234$new_n706_ B1=$abc$29234$new_n482_ B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n707_
.subckt NAND2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[5][6] ZN=$abc$29234$new_n708_
.subckt OAI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n708_ C1=$abc$29234$new_n483_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n709_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[1] B1=$abc$29234$new_n703_ B2=$abc$29234$new_n705_ ZN=$abc$29234$new_n710_
.subckt MUX2_X1 A=$abc$29234$registers[11][6] B=$abc$29234$registers[15][6] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n711_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[10][6] ZN=$abc$29234$new_n712_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n712_ C1=$abc$29234$new_n495_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n713_
.subckt AOI211_X1 A=$abc$29234$new_n400_ B=$abc$29234$new_n713_ C1=$abc$29234$new_n711_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n714_
.subckt NOR3_X1 A1=$abc$29234$new_n411_ A2=$abc$29234$new_n710_ A3=$abc$29234$new_n714_ ZN=$abc$29234$new_n715_
.subckt OAI21_X1 A=$abc$29234$decoded_rt_address[1] B1=$abc$29234$new_n699_ B2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n716_
.subckt NAND3_X1 A1=$abc$29234$new_n400_ A2=$abc$29234$new_n707_ A3=$abc$29234$new_n709_ ZN=$abc$29234$new_n717_
.subckt OAI21_X1 A=$abc$29234$new_n717_ B1=$abc$29234$new_n716_ B2=$abc$29234$new_n701_ ZN=$abc$29234$new_n718_
.subckt AOI211_X1 A=$abc$29234$new_n569_ B=$abc$29234$new_n715_ C1=$abc$29234$new_n718_ C2=$abc$29234$new_n411_ ZN=$abc$29234$new_n719_
.subckt AOI211_X1 A=$abc$29234$reset B=$abc$29234$new_n719_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n380_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25296
.subckt MUX2_X1 A=$abc$29234$registers[9][7] B=$abc$29234$registers[13][7] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n721_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[8][7] ZN=$abc$29234$new_n722_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[0] B1=$abc$29234$decoded_rt_address[2] B2=$abc$29234$registers[6][7] ZN=$abc$29234$new_n723_
.subckt OAI21_X1 A=$abc$29234$new_n723_ B1=$abc$29234$new_n498_ B2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n724_
.subckt NAND2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[7][7] ZN=$abc$29234$new_n725_
.subckt OAI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n725_ C1=$abc$29234$new_n499_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n726_
.subckt MUX2_X1 A=$abc$29234$registers[1][7] B=$abc$29234$registers[5][7] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n727_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[0][7] ZN=$abc$29234$new_n728_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n728_ C1=$abc$29234$new_n500_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n729_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[3] B=$abc$29234$new_n729_ C1=$abc$29234$new_n727_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n730_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n722_ C1=$abc$29234$new_n508_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n731_
.subckt AOI211_X1 A=$abc$29234$new_n411_ B=$abc$29234$new_n731_ C1=$abc$29234$new_n721_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n732_
.subckt NOR3_X1 A1=$abc$29234$decoded_rt_address[1] A2=$abc$29234$new_n730_ A3=$abc$29234$new_n732_ ZN=$abc$29234$new_n733_
.subckt MUX2_X1 A=$abc$29234$registers[11][7] B=$abc$29234$registers[15][7] S=$abc$29234$decoded_rt_address[2] Z=$abc$29234$new_n734_
.subckt NOR2_X1 A1=$abc$29234$decoded_rt_address[2] A2=$abc$29234$registers[10][7] ZN=$abc$29234$new_n735_
.subckt AOI211_X1 A=$abc$29234$decoded_rt_address[0] B=$abc$29234$new_n735_ C1=$abc$29234$new_n509_ C2=$abc$29234$decoded_rt_address[2] ZN=$abc$29234$new_n736_
.subckt AOI211_X1 A=$abc$29234$new_n411_ B=$abc$29234$new_n736_ C1=$abc$29234$new_n734_ C2=$abc$29234$decoded_rt_address[0] ZN=$abc$29234$new_n737_
.subckt AOI21_X1 A=$abc$29234$decoded_rt_address[3] B1=$abc$29234$new_n724_ B2=$abc$29234$new_n726_ ZN=$abc$29234$new_n738_
.subckt NOR3_X1 A1=$abc$29234$new_n400_ A2=$abc$29234$new_n737_ A3=$abc$29234$new_n738_ ZN=$abc$29234$new_n739_
.subckt NOR3_X1 A1=$abc$29234$new_n569_ A2=$abc$29234$new_n733_ A3=$abc$29234$new_n739_ ZN=$abc$29234$new_n740_
.subckt AOI211_X1 A=$abc$29234$reset B=$abc$29234$new_n740_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n379_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25300
.subckt NOR2_X1 A1=$abc$29234$registers[0][0] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n742_
.subckt MUX2_X1 A=$abc$29234$registers[1][0] B=$abc$29234$registers[5][0] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n743_
.subckt NOR2_X1 A1=$abc$29234$registers[8][0] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n744_
.subckt MUX2_X1 A=$abc$29234$registers[9][0] B=$abc$29234$registers[13][0] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n745_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n744_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n409_ ZN=$abc$29234$new_n746_
.subckt AOI211_X1 A=$abc$29234$new_n511_ B=$abc$29234$new_n746_ C1=$abc$29234$new_n745_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n747_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n742_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n401_ ZN=$abc$29234$new_n748_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[3] B=$abc$29234$new_n748_ C1=$abc$29234$new_n743_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n749_
.subckt NOR3_X1 A1=$abc$29234$decoded_rs_address[1] A2=$abc$29234$new_n747_ A3=$abc$29234$new_n749_ ZN=$abc$29234$new_n750_
.subckt OAI21_X1 A=$abc$29234$decoded_rs_address[0] B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$registers[3][0] ZN=$abc$29234$new_n751_
.subckt AOI21_X1 A=$abc$29234$new_n751_ B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$new_n404_ ZN=$abc$29234$new_n752_
.subckt NOR2_X1 A1=$abc$29234$registers[2][0] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n753_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n753_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n403_ ZN=$abc$29234$new_n754_
.subckt NOR3_X1 A1=$abc$29234$decoded_rs_address[3] A2=$abc$29234$new_n752_ A3=$abc$29234$new_n754_ ZN=$abc$29234$new_n755_
.subckt MUX2_X1 A=$abc$29234$registers[11][0] B=$abc$29234$registers[15][0] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n756_
.subckt NOR2_X1 A1=$abc$29234$registers[10][0] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n757_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n757_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n410_ ZN=$abc$29234$new_n758_
.subckt AOI211_X1 A=$abc$29234$new_n511_ B=$abc$29234$new_n758_ C1=$abc$29234$new_n756_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n759_
.subckt NOR3_X1 A1=$abc$29234$new_n510_ A2=$abc$29234$new_n755_ A3=$abc$29234$new_n759_ ZN=$abc$29234$new_n760_
.subckt NOR3_X1 A1=$abc$29234$new_n569_ A2=$abc$29234$new_n750_ A3=$abc$29234$new_n760_ ZN=$abc$29234$new_n761_
.subckt AOI211_X1 A=$abc$29234$reset B=$abc$29234$new_n761_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n378_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25304
.subckt MUX2_X1 A=$abc$29234$registers[9][1] B=$abc$29234$registers[13][1] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n763_
.subckt NOR2_X1 A1=$abc$29234$registers[8][1] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n764_
.subckt AOI21_X1 A=$abc$29234$decoded_rs_address[0] B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$registers[6][1] ZN=$abc$29234$new_n765_
.subckt OAI21_X1 A=$abc$29234$new_n765_ B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$new_n414_ ZN=$abc$29234$new_n766_
.subckt NAND2_X1 A1=$abc$29234$registers[7][1] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n767_
.subckt OAI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n767_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n415_ ZN=$abc$29234$new_n768_
.subckt MUX2_X1 A=$abc$29234$registers[1][1] B=$abc$29234$registers[5][1] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n769_
.subckt NOR2_X1 A1=$abc$29234$registers[0][1] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n770_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n770_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n416_ ZN=$abc$29234$new_n771_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[3] B=$abc$29234$new_n771_ C1=$abc$29234$new_n769_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n772_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n764_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n424_ ZN=$abc$29234$new_n773_
.subckt AOI211_X1 A=$abc$29234$new_n511_ B=$abc$29234$new_n773_ C1=$abc$29234$new_n763_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n774_
.subckt OR3_X1 A1=$abc$29234$decoded_rs_address[1] A2=$abc$29234$new_n772_ A3=$abc$29234$new_n774_ ZN=$abc$29234$new_n775_
.subckt MUX2_X1 A=$abc$29234$registers[11][1] B=$abc$29234$registers[15][1] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n776_
.subckt NOR2_X1 A1=$abc$29234$registers[10][1] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n777_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n777_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n425_ ZN=$abc$29234$new_n778_
.subckt AOI211_X1 A=$abc$29234$new_n511_ B=$abc$29234$new_n778_ C1=$abc$29234$new_n776_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n779_
.subckt AOI21_X1 A=$abc$29234$decoded_rs_address[3] B1=$abc$29234$new_n766_ B2=$abc$29234$new_n768_ ZN=$abc$29234$new_n780_
.subckt NOR3_X1 A1=$abc$29234$new_n510_ A2=$abc$29234$new_n779_ A3=$abc$29234$new_n780_ ZN=$abc$29234$new_n781_
.subckt NOR2_X1 A1=$abc$29234$new_n569_ A2=$abc$29234$new_n781_ ZN=$abc$29234$new_n782_
.subckt AOI221_X1 A=$abc$29234$reset B1=$abc$29234$new_n775_ B2=$abc$29234$new_n782_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n377_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25308
.subckt MUX2_X1 A=$abc$29234$registers[9][2] B=$abc$29234$registers[13][2] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n784_
.subckt NOR2_X1 A1=$abc$29234$registers[8][2] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n785_
.subckt AOI21_X1 A=$abc$29234$decoded_rs_address[0] B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$registers[6][2] ZN=$abc$29234$new_n786_
.subckt OAI21_X1 A=$abc$29234$new_n786_ B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$new_n428_ ZN=$abc$29234$new_n787_
.subckt NAND2_X1 A1=$abc$29234$registers[7][2] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n788_
.subckt OAI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n788_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n429_ ZN=$abc$29234$new_n789_
.subckt MUX2_X1 A=$abc$29234$registers[1][2] B=$abc$29234$registers[5][2] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n790_
.subckt NOR2_X1 A1=$abc$29234$registers[0][2] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n791_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n791_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n430_ ZN=$abc$29234$new_n792_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[3] B=$abc$29234$new_n792_ C1=$abc$29234$new_n790_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n793_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n785_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n438_ ZN=$abc$29234$new_n794_
.subckt AOI211_X1 A=$abc$29234$new_n511_ B=$abc$29234$new_n794_ C1=$abc$29234$new_n784_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n795_
.subckt NOR3_X1 A1=$abc$29234$decoded_rs_address[1] A2=$abc$29234$new_n793_ A3=$abc$29234$new_n795_ ZN=$abc$29234$new_n796_
.subckt MUX2_X1 A=$abc$29234$registers[11][2] B=$abc$29234$registers[15][2] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n797_
.subckt NOR2_X1 A1=$abc$29234$registers[10][2] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n798_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n798_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n439_ ZN=$abc$29234$new_n799_
.subckt AOI211_X1 A=$abc$29234$new_n511_ B=$abc$29234$new_n799_ C1=$abc$29234$new_n797_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n800_
.subckt AOI21_X1 A=$abc$29234$decoded_rs_address[3] B1=$abc$29234$new_n787_ B2=$abc$29234$new_n789_ ZN=$abc$29234$new_n801_
.subckt NOR3_X1 A1=$abc$29234$new_n510_ A2=$abc$29234$new_n800_ A3=$abc$29234$new_n801_ ZN=$abc$29234$new_n802_
.subckt NOR3_X1 A1=$abc$29234$new_n569_ A2=$abc$29234$new_n796_ A3=$abc$29234$new_n802_ ZN=$abc$29234$new_n803_
.subckt AOI211_X1 A=$abc$29234$reset B=$abc$29234$new_n803_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n376_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25312
.subckt MUX2_X1 A=$abc$29234$registers[9][3] B=$abc$29234$registers[13][3] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n805_
.subckt NOR2_X1 A1=$abc$29234$registers[8][3] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n806_
.subckt AOI21_X1 A=$abc$29234$decoded_rs_address[0] B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$registers[6][3] ZN=$abc$29234$new_n807_
.subckt OAI21_X1 A=$abc$29234$new_n807_ B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$new_n442_ ZN=$abc$29234$new_n808_
.subckt NAND2_X1 A1=$abc$29234$registers[7][3] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n809_
.subckt OAI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n809_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n443_ ZN=$abc$29234$new_n810_
.subckt MUX2_X1 A=$abc$29234$registers[1][3] B=$abc$29234$registers[5][3] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n811_
.subckt NOR2_X1 A1=$abc$29234$registers[0][3] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n812_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n812_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n444_ ZN=$abc$29234$new_n813_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n806_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n452_ ZN=$abc$29234$new_n814_
.subckt AOI211_X1 A=$abc$29234$new_n511_ B=$abc$29234$new_n814_ C1=$abc$29234$new_n805_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n815_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[3] B=$abc$29234$new_n813_ C1=$abc$29234$new_n811_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n816_
.subckt OR3_X1 A1=$abc$29234$decoded_rs_address[1] A2=$abc$29234$new_n815_ A3=$abc$29234$new_n816_ ZN=$abc$29234$new_n817_
.subckt MUX2_X1 A=$abc$29234$registers[11][3] B=$abc$29234$registers[15][3] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n818_
.subckt NOR2_X1 A1=$abc$29234$registers[10][3] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n819_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n819_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n453_ ZN=$abc$29234$new_n820_
.subckt AOI211_X1 A=$abc$29234$new_n511_ B=$abc$29234$new_n820_ C1=$abc$29234$new_n818_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n821_
.subckt AOI21_X1 A=$abc$29234$decoded_rs_address[3] B1=$abc$29234$new_n808_ B2=$abc$29234$new_n810_ ZN=$abc$29234$new_n822_
.subckt NOR3_X1 A1=$abc$29234$new_n510_ A2=$abc$29234$new_n821_ A3=$abc$29234$new_n822_ ZN=$abc$29234$new_n823_
.subckt NOR2_X1 A1=$abc$29234$new_n569_ A2=$abc$29234$new_n823_ ZN=$abc$29234$new_n824_
.subckt AOI221_X1 A=$abc$29234$reset B1=$abc$29234$new_n817_ B2=$abc$29234$new_n824_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n375_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25316
.subckt MUX2_X1 A=$abc$29234$registers[2][4] B=$abc$29234$registers[6][4] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n826_
.subckt OAI21_X1 A=$abc$29234$decoded_rs_address[0] B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$new_n457_ ZN=$abc$29234$new_n827_
.subckt AOI21_X1 A=$abc$29234$new_n827_ B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$registers[7][4] ZN=$abc$29234$new_n828_
.subckt AOI21_X1 A=$abc$29234$decoded_rs_address[0] B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$registers[12][4] ZN=$abc$29234$new_n829_
.subckt OAI21_X1 A=$abc$29234$new_n829_ B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$new_n462_ ZN=$abc$29234$new_n830_
.subckt NAND2_X1 A1=$abc$29234$registers[13][4] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n831_
.subckt OAI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n831_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n463_ ZN=$abc$29234$new_n832_
.subckt AOI21_X1 A=$abc$29234$decoded_rs_address[0] B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$registers[4][4] ZN=$abc$29234$new_n833_
.subckt OAI21_X1 A=$abc$29234$new_n833_ B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$new_n454_ ZN=$abc$29234$new_n834_
.subckt NAND2_X1 A1=$abc$29234$registers[5][4] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n835_
.subckt OAI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n835_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n455_ ZN=$abc$29234$new_n836_
.subckt AOI21_X1 A=$abc$29234$decoded_rs_address[1] B1=$abc$29234$new_n830_ B2=$abc$29234$new_n832_ ZN=$abc$29234$new_n837_
.subckt MUX2_X1 A=$abc$29234$registers[11][4] B=$abc$29234$registers[15][4] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n838_
.subckt NOR2_X1 A1=$abc$29234$registers[10][4] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n839_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n839_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n467_ ZN=$abc$29234$new_n840_
.subckt AOI211_X1 A=$abc$29234$new_n510_ B=$abc$29234$new_n840_ C1=$abc$29234$new_n838_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n841_
.subckt NOR3_X1 A1=$abc$29234$new_n511_ A2=$abc$29234$new_n837_ A3=$abc$29234$new_n841_ ZN=$abc$29234$new_n842_
.subckt OAI21_X1 A=$abc$29234$decoded_rs_address[1] B1=$abc$29234$new_n826_ B2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n843_
.subckt NAND3_X1 A1=$abc$29234$new_n510_ A2=$abc$29234$new_n834_ A3=$abc$29234$new_n836_ ZN=$abc$29234$new_n844_
.subckt OAI21_X1 A=$abc$29234$new_n844_ B1=$abc$29234$new_n843_ B2=$abc$29234$new_n828_ ZN=$abc$29234$new_n845_
.subckt AOI211_X1 A=$abc$29234$new_n569_ B=$abc$29234$new_n842_ C1=$abc$29234$new_n845_ C2=$abc$29234$new_n511_ ZN=$abc$29234$new_n846_
.subckt AOI211_X1 A=$abc$29234$reset B=$abc$29234$new_n846_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n374_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25320
.subckt MUX2_X1 A=$abc$29234$registers[9][5] B=$abc$29234$registers[13][5] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n848_
.subckt NOR2_X1 A1=$abc$29234$registers[8][5] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n849_
.subckt MUX2_X1 A=$abc$29234$registers[1][5] B=$abc$29234$registers[5][5] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n850_
.subckt NOR2_X1 A1=$abc$29234$registers[0][5] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n851_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n851_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n472_ ZN=$abc$29234$new_n852_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[3] B=$abc$29234$new_n852_ C1=$abc$29234$new_n850_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n853_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n849_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n480_ ZN=$abc$29234$new_n854_
.subckt AOI211_X1 A=$abc$29234$new_n511_ B=$abc$29234$new_n854_ C1=$abc$29234$new_n848_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n855_
.subckt OR3_X1 A1=$abc$29234$decoded_rs_address[1] A2=$abc$29234$new_n853_ A3=$abc$29234$new_n855_ ZN=$abc$29234$new_n856_
.subckt MUX2_X1 A=$abc$29234$registers[11][5] B=$abc$29234$registers[15][5] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n857_
.subckt NOR2_X1 A1=$abc$29234$registers[10][5] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n858_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n858_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n481_ ZN=$abc$29234$new_n859_
.subckt AOI211_X1 A=$abc$29234$new_n511_ B=$abc$29234$new_n859_ C1=$abc$29234$new_n857_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n860_
.subckt OAI21_X1 A=$abc$29234$decoded_rs_address[0] B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$registers[3][5] ZN=$abc$29234$new_n861_
.subckt AOI21_X1 A=$abc$29234$new_n861_ B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$new_n475_ ZN=$abc$29234$new_n862_
.subckt NOR2_X1 A1=$abc$29234$registers[2][5] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n863_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n863_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n474_ ZN=$abc$29234$new_n864_
.subckt NOR3_X1 A1=$abc$29234$decoded_rs_address[3] A2=$abc$29234$new_n862_ A3=$abc$29234$new_n864_ ZN=$abc$29234$new_n865_
.subckt NOR3_X1 A1=$abc$29234$new_n510_ A2=$abc$29234$new_n860_ A3=$abc$29234$new_n865_ ZN=$abc$29234$new_n866_
.subckt NOR2_X1 A1=$abc$29234$new_n569_ A2=$abc$29234$new_n866_ ZN=$abc$29234$new_n867_
.subckt AOI221_X1 A=$abc$29234$reset B1=$abc$29234$new_n856_ B2=$abc$29234$new_n867_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n373_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25324
.subckt MUX2_X1 A=$abc$29234$registers[2][6] B=$abc$29234$registers[6][6] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n869_
.subckt OAI21_X1 A=$abc$29234$decoded_rs_address[0] B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$new_n485_ ZN=$abc$29234$new_n870_
.subckt AOI21_X1 A=$abc$29234$new_n870_ B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$registers[7][6] ZN=$abc$29234$new_n871_
.subckt AOI21_X1 A=$abc$29234$decoded_rs_address[0] B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$registers[12][6] ZN=$abc$29234$new_n872_
.subckt OAI21_X1 A=$abc$29234$new_n872_ B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$new_n490_ ZN=$abc$29234$new_n873_
.subckt NAND2_X1 A1=$abc$29234$registers[13][6] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n874_
.subckt OAI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n874_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n491_ ZN=$abc$29234$new_n875_
.subckt AOI21_X1 A=$abc$29234$decoded_rs_address[0] B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$registers[4][6] ZN=$abc$29234$new_n876_
.subckt OAI21_X1 A=$abc$29234$new_n876_ B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$new_n482_ ZN=$abc$29234$new_n877_
.subckt NAND2_X1 A1=$abc$29234$registers[5][6] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n878_
.subckt OAI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n878_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n483_ ZN=$abc$29234$new_n879_
.subckt AOI21_X1 A=$abc$29234$decoded_rs_address[1] B1=$abc$29234$new_n873_ B2=$abc$29234$new_n875_ ZN=$abc$29234$new_n880_
.subckt MUX2_X1 A=$abc$29234$registers[11][6] B=$abc$29234$registers[15][6] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n881_
.subckt NOR2_X1 A1=$abc$29234$registers[10][6] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n882_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n882_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n495_ ZN=$abc$29234$new_n883_
.subckt AOI211_X1 A=$abc$29234$new_n510_ B=$abc$29234$new_n883_ C1=$abc$29234$new_n881_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n884_
.subckt NOR3_X1 A1=$abc$29234$new_n511_ A2=$abc$29234$new_n880_ A3=$abc$29234$new_n884_ ZN=$abc$29234$new_n885_
.subckt OAI21_X1 A=$abc$29234$decoded_rs_address[1] B1=$abc$29234$new_n869_ B2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n886_
.subckt NAND3_X1 A1=$abc$29234$new_n510_ A2=$abc$29234$new_n877_ A3=$abc$29234$new_n879_ ZN=$abc$29234$new_n887_
.subckt OAI21_X1 A=$abc$29234$new_n887_ B1=$abc$29234$new_n886_ B2=$abc$29234$new_n871_ ZN=$abc$29234$new_n888_
.subckt AOI211_X1 A=$abc$29234$new_n569_ B=$abc$29234$new_n885_ C1=$abc$29234$new_n888_ C2=$abc$29234$new_n511_ ZN=$abc$29234$new_n889_
.subckt AOI211_X1 A=$abc$29234$reset B=$abc$29234$new_n889_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n372_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25328
.subckt MUX2_X1 A=$abc$29234$registers[9][7] B=$abc$29234$registers[13][7] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n891_
.subckt NOR2_X1 A1=$abc$29234$registers[8][7] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n892_
.subckt MUX2_X1 A=$abc$29234$registers[1][7] B=$abc$29234$registers[5][7] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n893_
.subckt NOR2_X1 A1=$abc$29234$registers[0][7] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n894_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n894_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n500_ ZN=$abc$29234$new_n895_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[3] B=$abc$29234$new_n895_ C1=$abc$29234$new_n893_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n896_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n892_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n508_ ZN=$abc$29234$new_n897_
.subckt AOI211_X1 A=$abc$29234$new_n511_ B=$abc$29234$new_n897_ C1=$abc$29234$new_n891_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n898_
.subckt OR3_X1 A1=$abc$29234$decoded_rs_address[1] A2=$abc$29234$new_n896_ A3=$abc$29234$new_n898_ ZN=$abc$29234$new_n899_
.subckt MUX2_X1 A=$abc$29234$registers[11][7] B=$abc$29234$registers[15][7] S=$abc$29234$decoded_rs_address[2] Z=$abc$29234$new_n900_
.subckt NOR2_X1 A1=$abc$29234$registers[10][7] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n901_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n901_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n509_ ZN=$abc$29234$new_n902_
.subckt AOI211_X1 A=$abc$29234$new_n511_ B=$abc$29234$new_n902_ C1=$abc$29234$new_n900_ C2=$abc$29234$decoded_rs_address[0] ZN=$abc$29234$new_n903_
.subckt OAI21_X1 A=$abc$29234$decoded_rs_address[0] B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$registers[3][7] ZN=$abc$29234$new_n904_
.subckt AOI21_X1 A=$abc$29234$new_n904_ B1=$abc$29234$decoded_rs_address[2] B2=$abc$29234$new_n503_ ZN=$abc$29234$new_n905_
.subckt NOR2_X1 A1=$abc$29234$registers[2][7] A2=$abc$29234$decoded_rs_address[2] ZN=$abc$29234$new_n906_
.subckt AOI211_X1 A=$abc$29234$decoded_rs_address[0] B=$abc$29234$new_n906_ C1=$abc$29234$decoded_rs_address[2] C2=$abc$29234$new_n502_ ZN=$abc$29234$new_n907_
.subckt NOR3_X1 A1=$abc$29234$decoded_rs_address[3] A2=$abc$29234$new_n905_ A3=$abc$29234$new_n907_ ZN=$abc$29234$new_n908_
.subckt NOR3_X1 A1=$abc$29234$new_n510_ A2=$abc$29234$new_n903_ A3=$abc$29234$new_n908_ ZN=$abc$29234$new_n909_
.subckt NOR2_X1 A1=$abc$29234$new_n569_ A2=$abc$29234$new_n909_ ZN=$abc$29234$new_n910_
.subckt AOI221_X1 A=$abc$29234$reset B1=$abc$29234$new_n899_ B2=$abc$29234$new_n910_ C1=$abc$29234$new_n569_ C2=$abc$29234$new_n371_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25332
.subckt AND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$registers[15][0] ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25336
.subckt AND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$registers[15][1] ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25340
.subckt AND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$registers[15][2] ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25344
.subckt AND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$registers[15][3] ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25348
.subckt AND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$registers[15][4] ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25352
.subckt AND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$registers[15][5] ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25356
.subckt AND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$registers[15][6] ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25360
.subckt AND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$registers[15][7] ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25364
.subckt NAND4_X1 A1=$abc$29234$rd_address[0] A2=$abc$29234$new_n388_ A3=$abc$29234$new_n520_ A4=$abc$29234$new_n533_ ZN=$abc$29234$new_n920_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n920_ ZN=$abc$29234$new_n921_
.subckt OAI22_X1 A1=$abc$29234$new_n539_ A2=$abc$29234$new_n920_ B1=$abc$29234$new_n921_ B2=$abc$29234$new_n397_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25368
.subckt OAI22_X1 A1=$abc$29234$new_n543_ A2=$abc$29234$new_n920_ B1=$abc$29234$new_n921_ B2=$abc$29234$new_n413_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25372
.subckt OAI22_X1 A1=$abc$29234$new_n547_ A2=$abc$29234$new_n920_ B1=$abc$29234$new_n921_ B2=$abc$29234$new_n427_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25376
.subckt OAI22_X1 A1=$abc$29234$new_n551_ A2=$abc$29234$new_n920_ B1=$abc$29234$new_n921_ B2=$abc$29234$new_n441_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25380
.subckt OAI22_X1 A1=$abc$29234$new_n555_ A2=$abc$29234$new_n920_ B1=$abc$29234$new_n921_ B2=$abc$29234$new_n455_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25384
.subckt OAI22_X1 A1=$abc$29234$new_n559_ A2=$abc$29234$new_n920_ B1=$abc$29234$new_n921_ B2=$abc$29234$new_n469_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25388
.subckt OAI22_X1 A1=$abc$29234$new_n563_ A2=$abc$29234$new_n920_ B1=$abc$29234$new_n921_ B2=$abc$29234$new_n483_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25392
.subckt OAI22_X1 A1=$abc$29234$new_n567_ A2=$abc$29234$new_n920_ B1=$abc$29234$new_n921_ B2=$abc$29234$new_n497_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25396
.subckt NAND2_X1 A1=$abc$29234$new_n389_ A2=$abc$29234$rd_address[3] ZN=$abc$29234$new_n930_
.subckt OR3_X1 A1=$abc$29234$new_n521_ A2=$abc$29234$new_n532_ A3=$abc$29234$new_n930_ ZN=$abc$29234$new_n931_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n931_ ZN=$abc$29234$new_n932_
.subckt OAI22_X1 A1=$abc$29234$new_n539_ A2=$abc$29234$new_n931_ B1=$abc$29234$new_n932_ B2=$abc$29234$new_n405_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25400
.subckt OAI22_X1 A1=$abc$29234$new_n543_ A2=$abc$29234$new_n931_ B1=$abc$29234$new_n932_ B2=$abc$29234$new_n420_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25404
.subckt OAI22_X1 A1=$abc$29234$new_n547_ A2=$abc$29234$new_n931_ B1=$abc$29234$new_n932_ B2=$abc$29234$new_n434_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25408
.subckt OAI22_X1 A1=$abc$29234$new_n551_ A2=$abc$29234$new_n931_ B1=$abc$29234$new_n932_ B2=$abc$29234$new_n448_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25412
.subckt OAI22_X1 A1=$abc$29234$new_n555_ A2=$abc$29234$new_n931_ B1=$abc$29234$new_n932_ B2=$abc$29234$new_n462_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25416
.subckt OAI22_X1 A1=$abc$29234$new_n559_ A2=$abc$29234$new_n931_ B1=$abc$29234$new_n932_ B2=$abc$29234$new_n476_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25420
.subckt OAI22_X1 A1=$abc$29234$new_n563_ A2=$abc$29234$new_n931_ B1=$abc$29234$new_n932_ B2=$abc$29234$new_n490_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25424
.subckt OAI22_X1 A1=$abc$29234$new_n567_ A2=$abc$29234$new_n931_ B1=$abc$29234$new_n932_ B2=$abc$29234$new_n504_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25428
.subckt NAND4_X1 A1=$abc$29234$new_n387_ A2=$abc$29234$new_n388_ A3=$abc$29234$new_n520_ A4=$abc$29234$new_n533_ ZN=$abc$29234$new_n941_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n941_ ZN=$abc$29234$new_n942_
.subckt OAI22_X1 A1=$abc$29234$new_n539_ A2=$abc$29234$new_n941_ B1=$abc$29234$new_n942_ B2=$abc$29234$new_n396_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25432
.subckt OAI22_X1 A1=$abc$29234$new_n543_ A2=$abc$29234$new_n941_ B1=$abc$29234$new_n942_ B2=$abc$29234$new_n412_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25436
.subckt OAI22_X1 A1=$abc$29234$new_n547_ A2=$abc$29234$new_n941_ B1=$abc$29234$new_n942_ B2=$abc$29234$new_n426_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25440
.subckt OAI22_X1 A1=$abc$29234$new_n551_ A2=$abc$29234$new_n941_ B1=$abc$29234$new_n942_ B2=$abc$29234$new_n440_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25444
.subckt OAI22_X1 A1=$abc$29234$new_n555_ A2=$abc$29234$new_n941_ B1=$abc$29234$new_n942_ B2=$abc$29234$new_n454_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25448
.subckt OAI22_X1 A1=$abc$29234$new_n559_ A2=$abc$29234$new_n941_ B1=$abc$29234$new_n942_ B2=$abc$29234$new_n468_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25452
.subckt OAI22_X1 A1=$abc$29234$new_n563_ A2=$abc$29234$new_n941_ B1=$abc$29234$new_n942_ B2=$abc$29234$new_n482_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25456
.subckt OAI22_X1 A1=$abc$29234$new_n567_ A2=$abc$29234$new_n941_ B1=$abc$29234$new_n942_ B2=$abc$29234$new_n496_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25460
.subckt NAND4_X1 A1=$abc$29234$rd_address[0] A2=$abc$29234$rd_address[1] A3=$abc$29234$new_n520_ A4=$abc$29234$new_n533_ ZN=$abc$29234$new_n951_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n951_ ZN=$abc$29234$new_n952_
.subckt OAI22_X1 A1=$abc$29234$new_n539_ A2=$abc$29234$new_n951_ B1=$abc$29234$new_n952_ B2=$abc$29234$new_n399_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25464
.subckt OAI22_X1 A1=$abc$29234$new_n543_ A2=$abc$29234$new_n951_ B1=$abc$29234$new_n952_ B2=$abc$29234$new_n415_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25468
.subckt OAI22_X1 A1=$abc$29234$new_n547_ A2=$abc$29234$new_n951_ B1=$abc$29234$new_n952_ B2=$abc$29234$new_n429_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25472
.subckt OAI22_X1 A1=$abc$29234$new_n551_ A2=$abc$29234$new_n951_ B1=$abc$29234$new_n952_ B2=$abc$29234$new_n443_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25476
.subckt OAI22_X1 A1=$abc$29234$new_n555_ A2=$abc$29234$new_n951_ B1=$abc$29234$new_n952_ B2=$abc$29234$new_n457_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25480
.subckt OAI22_X1 A1=$abc$29234$new_n559_ A2=$abc$29234$new_n951_ B1=$abc$29234$new_n952_ B2=$abc$29234$new_n471_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25484
.subckt OAI22_X1 A1=$abc$29234$new_n563_ A2=$abc$29234$new_n951_ B1=$abc$29234$new_n952_ B2=$abc$29234$new_n485_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25488
.subckt OAI22_X1 A1=$abc$29234$new_n567_ A2=$abc$29234$new_n951_ B1=$abc$29234$new_n952_ B2=$abc$29234$new_n499_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25492
.subckt NAND2_X1 A1=$abc$29234$rd_address[2] A2=$abc$29234$new_n390_ ZN=$abc$29234$new_n961_
.subckt OR3_X1 A1=$abc$29234$new_n521_ A2=$abc$29234$new_n532_ A3=$abc$29234$new_n961_ ZN=$abc$29234$new_n962_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n962_ ZN=$abc$29234$new_n963_
.subckt OAI22_X1 A1=$abc$29234$new_n539_ A2=$abc$29234$new_n962_ B1=$abc$29234$new_n963_ B2=$abc$29234$new_n401_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25496
.subckt OAI22_X1 A1=$abc$29234$new_n543_ A2=$abc$29234$new_n962_ B1=$abc$29234$new_n963_ B2=$abc$29234$new_n416_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25500
.subckt OAI22_X1 A1=$abc$29234$new_n547_ A2=$abc$29234$new_n962_ B1=$abc$29234$new_n963_ B2=$abc$29234$new_n430_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25504
.subckt OAI22_X1 A1=$abc$29234$new_n551_ A2=$abc$29234$new_n962_ B1=$abc$29234$new_n963_ B2=$abc$29234$new_n444_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25508
.subckt OAI22_X1 A1=$abc$29234$new_n555_ A2=$abc$29234$new_n962_ B1=$abc$29234$new_n963_ B2=$abc$29234$new_n458_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25512
.subckt OAI22_X1 A1=$abc$29234$new_n559_ A2=$abc$29234$new_n962_ B1=$abc$29234$new_n963_ B2=$abc$29234$new_n472_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25516
.subckt OAI22_X1 A1=$abc$29234$new_n563_ A2=$abc$29234$new_n962_ B1=$abc$29234$new_n963_ B2=$abc$29234$new_n486_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25520
.subckt OAI22_X1 A1=$abc$29234$new_n567_ A2=$abc$29234$new_n962_ B1=$abc$29234$new_n963_ B2=$abc$29234$new_n500_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25524
.subckt OR4_X1 A1=$abc$29234$new_n387_ A2=$abc$29234$rd_address[1] A3=$abc$29234$new_n532_ A4=$abc$29234$new_n961_ ZN=$abc$29234$new_n972_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n972_ ZN=$abc$29234$new_n973_
.subckt OAI22_X1 A1=$abc$29234$new_n539_ A2=$abc$29234$new_n972_ B1=$abc$29234$new_n973_ B2=$abc$29234$new_n402_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25528
.subckt OAI22_X1 A1=$abc$29234$new_n543_ A2=$abc$29234$new_n972_ B1=$abc$29234$new_n973_ B2=$abc$29234$new_n417_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25532
.subckt OAI22_X1 A1=$abc$29234$new_n547_ A2=$abc$29234$new_n972_ B1=$abc$29234$new_n973_ B2=$abc$29234$new_n431_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25536
.subckt OAI22_X1 A1=$abc$29234$new_n551_ A2=$abc$29234$new_n972_ B1=$abc$29234$new_n973_ B2=$abc$29234$new_n445_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25540
.subckt OAI22_X1 A1=$abc$29234$new_n555_ A2=$abc$29234$new_n972_ B1=$abc$29234$new_n973_ B2=$abc$29234$new_n459_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25544
.subckt OAI22_X1 A1=$abc$29234$new_n559_ A2=$abc$29234$new_n972_ B1=$abc$29234$new_n973_ B2=$abc$29234$new_n473_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25548
.subckt OAI22_X1 A1=$abc$29234$new_n563_ A2=$abc$29234$new_n972_ B1=$abc$29234$new_n973_ B2=$abc$29234$new_n487_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25552
.subckt OAI22_X1 A1=$abc$29234$new_n567_ A2=$abc$29234$new_n972_ B1=$abc$29234$new_n973_ B2=$abc$29234$new_n501_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25556
.subckt OR4_X1 A1=$abc$29234$rd_address[0] A2=$abc$29234$new_n388_ A3=$abc$29234$new_n532_ A4=$abc$29234$new_n961_ ZN=$abc$29234$new_n982_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n982_ ZN=$abc$29234$new_n983_
.subckt OAI22_X1 A1=$abc$29234$new_n539_ A2=$abc$29234$new_n982_ B1=$abc$29234$new_n983_ B2=$abc$29234$new_n403_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25560
.subckt OAI22_X1 A1=$abc$29234$new_n543_ A2=$abc$29234$new_n982_ B1=$abc$29234$new_n983_ B2=$abc$29234$new_n418_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25564
.subckt OAI22_X1 A1=$abc$29234$new_n547_ A2=$abc$29234$new_n982_ B1=$abc$29234$new_n983_ B2=$abc$29234$new_n432_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25568
.subckt OAI22_X1 A1=$abc$29234$new_n551_ A2=$abc$29234$new_n982_ B1=$abc$29234$new_n983_ B2=$abc$29234$new_n446_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25572
.subckt OAI22_X1 A1=$abc$29234$new_n555_ A2=$abc$29234$new_n982_ B1=$abc$29234$new_n983_ B2=$abc$29234$new_n460_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25576
.subckt OAI22_X1 A1=$abc$29234$new_n559_ A2=$abc$29234$new_n982_ B1=$abc$29234$new_n983_ B2=$abc$29234$new_n474_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25580
.subckt OAI22_X1 A1=$abc$29234$new_n563_ A2=$abc$29234$new_n982_ B1=$abc$29234$new_n983_ B2=$abc$29234$new_n488_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25584
.subckt OAI22_X1 A1=$abc$29234$new_n567_ A2=$abc$29234$new_n982_ B1=$abc$29234$new_n983_ B2=$abc$29234$new_n502_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25588
.subckt OR4_X1 A1=$abc$29234$new_n387_ A2=$abc$29234$rd_address[1] A3=$abc$29234$new_n532_ A4=$abc$29234$new_n930_ ZN=$abc$29234$new_n992_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n992_ ZN=$abc$29234$new_n993_
.subckt OAI22_X1 A1=$abc$29234$new_n539_ A2=$abc$29234$new_n992_ B1=$abc$29234$new_n993_ B2=$abc$29234$new_n406_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25592
.subckt OAI22_X1 A1=$abc$29234$new_n543_ A2=$abc$29234$new_n992_ B1=$abc$29234$new_n993_ B2=$abc$29234$new_n421_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25596
.subckt OAI22_X1 A1=$abc$29234$new_n547_ A2=$abc$29234$new_n992_ B1=$abc$29234$new_n993_ B2=$abc$29234$new_n435_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25600
.subckt OAI22_X1 A1=$abc$29234$new_n551_ A2=$abc$29234$new_n992_ B1=$abc$29234$new_n993_ B2=$abc$29234$new_n449_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25604
.subckt OAI22_X1 A1=$abc$29234$new_n555_ A2=$abc$29234$new_n992_ B1=$abc$29234$new_n993_ B2=$abc$29234$new_n463_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25608
.subckt OAI22_X1 A1=$abc$29234$new_n559_ A2=$abc$29234$new_n992_ B1=$abc$29234$new_n993_ B2=$abc$29234$new_n477_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25612
.subckt OAI22_X1 A1=$abc$29234$new_n563_ A2=$abc$29234$new_n992_ B1=$abc$29234$new_n993_ B2=$abc$29234$new_n491_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25616
.subckt OAI22_X1 A1=$abc$29234$new_n567_ A2=$abc$29234$new_n992_ B1=$abc$29234$new_n993_ B2=$abc$29234$new_n505_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25620
.subckt OR4_X1 A1=$abc$29234$rd_address[0] A2=$abc$29234$new_n388_ A3=$abc$29234$new_n532_ A4=$abc$29234$new_n930_ ZN=$abc$29234$new_n1002_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n1002_ ZN=$abc$29234$new_n1003_
.subckt OAI22_X1 A1=$abc$29234$new_n539_ A2=$abc$29234$new_n1002_ B1=$abc$29234$new_n1003_ B2=$abc$29234$new_n407_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25624
.subckt OAI22_X1 A1=$abc$29234$new_n543_ A2=$abc$29234$new_n1002_ B1=$abc$29234$new_n1003_ B2=$abc$29234$new_n422_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25628
.subckt OAI22_X1 A1=$abc$29234$new_n547_ A2=$abc$29234$new_n1002_ B1=$abc$29234$new_n1003_ B2=$abc$29234$new_n436_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25632
.subckt OAI22_X1 A1=$abc$29234$new_n551_ A2=$abc$29234$new_n1002_ B1=$abc$29234$new_n1003_ B2=$abc$29234$new_n450_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25636
.subckt OAI22_X1 A1=$abc$29234$new_n555_ A2=$abc$29234$new_n1002_ B1=$abc$29234$new_n1003_ B2=$abc$29234$new_n464_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25640
.subckt OAI22_X1 A1=$abc$29234$new_n559_ A2=$abc$29234$new_n1002_ B1=$abc$29234$new_n1003_ B2=$abc$29234$new_n478_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25644
.subckt OAI22_X1 A1=$abc$29234$new_n563_ A2=$abc$29234$new_n1002_ B1=$abc$29234$new_n1003_ B2=$abc$29234$new_n492_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25648
.subckt OAI22_X1 A1=$abc$29234$new_n567_ A2=$abc$29234$new_n1002_ B1=$abc$29234$new_n1003_ B2=$abc$29234$new_n506_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25652
.subckt OR4_X1 A1=$abc$29234$new_n387_ A2=$abc$29234$new_n388_ A3=$abc$29234$new_n532_ A4=$abc$29234$new_n930_ ZN=$abc$29234$new_n1012_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n1012_ ZN=$abc$29234$new_n1013_
.subckt OAI22_X1 A1=$abc$29234$new_n539_ A2=$abc$29234$new_n1012_ B1=$abc$29234$new_n1013_ B2=$abc$29234$new_n408_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25656
.subckt OAI22_X1 A1=$abc$29234$new_n543_ A2=$abc$29234$new_n1012_ B1=$abc$29234$new_n1013_ B2=$abc$29234$new_n423_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25660
.subckt OAI22_X1 A1=$abc$29234$new_n547_ A2=$abc$29234$new_n1012_ B1=$abc$29234$new_n1013_ B2=$abc$29234$new_n437_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25664
.subckt OAI22_X1 A1=$abc$29234$new_n551_ A2=$abc$29234$new_n1012_ B1=$abc$29234$new_n1013_ B2=$abc$29234$new_n451_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25668
.subckt OAI22_X1 A1=$abc$29234$new_n555_ A2=$abc$29234$new_n1012_ B1=$abc$29234$new_n1013_ B2=$abc$29234$new_n465_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25672
.subckt OAI22_X1 A1=$abc$29234$new_n559_ A2=$abc$29234$new_n1012_ B1=$abc$29234$new_n1013_ B2=$abc$29234$new_n479_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25676
.subckt OAI22_X1 A1=$abc$29234$new_n563_ A2=$abc$29234$new_n1012_ B1=$abc$29234$new_n1013_ B2=$abc$29234$new_n493_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25680
.subckt OAI22_X1 A1=$abc$29234$new_n567_ A2=$abc$29234$new_n1012_ B1=$abc$29234$new_n1013_ B2=$abc$29234$new_n507_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25684
.subckt OR4_X1 A1=$abc$29234$new_n389_ A2=$abc$29234$new_n390_ A3=$abc$29234$new_n521_ A4=$abc$29234$new_n532_ ZN=$abc$29234$new_n1022_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n1022_ ZN=$abc$29234$new_n1023_
.subckt OAI22_X1 A1=$abc$29234$new_n539_ A2=$abc$29234$new_n1022_ B1=$abc$29234$new_n1023_ B2=$abc$29234$new_n409_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25688
.subckt OAI22_X1 A1=$abc$29234$new_n543_ A2=$abc$29234$new_n1022_ B1=$abc$29234$new_n1023_ B2=$abc$29234$new_n424_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25692
.subckt OAI22_X1 A1=$abc$29234$new_n547_ A2=$abc$29234$new_n1022_ B1=$abc$29234$new_n1023_ B2=$abc$29234$new_n438_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25696
.subckt OAI22_X1 A1=$abc$29234$new_n551_ A2=$abc$29234$new_n1022_ B1=$abc$29234$new_n1023_ B2=$abc$29234$new_n452_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25700
.subckt OAI22_X1 A1=$abc$29234$new_n555_ A2=$abc$29234$new_n1022_ B1=$abc$29234$new_n1023_ B2=$abc$29234$new_n466_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25704
.subckt OAI22_X1 A1=$abc$29234$new_n559_ A2=$abc$29234$new_n1022_ B1=$abc$29234$new_n1023_ B2=$abc$29234$new_n480_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25708
.subckt OAI22_X1 A1=$abc$29234$new_n563_ A2=$abc$29234$new_n1022_ B1=$abc$29234$new_n1023_ B2=$abc$29234$new_n494_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25712
.subckt OAI22_X1 A1=$abc$29234$new_n567_ A2=$abc$29234$new_n1022_ B1=$abc$29234$new_n1023_ B2=$abc$29234$new_n508_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25716
.subckt NOR2_X1 A1=$abc$29234$reset A2=$abc$29234$new_n410_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25720
.subckt NOR2_X1 A1=$abc$29234$reset A2=$abc$29234$new_n425_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25724
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n439_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25728
.subckt NOR2_X1 A1=$abc$29234$reset A2=$abc$29234$new_n453_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25732
.subckt AND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$registers[14][4] ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25736
.subckt NOR2_X1 A1=$abc$29234$reset A2=$abc$29234$new_n481_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25740
.subckt AND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$registers[14][6] ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25744
.subckt NOR2_X1 A1=$abc$29234$reset A2=$abc$29234$new_n509_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25748
.subckt NOR4_X1 A1=$abc$29234$new_n391_ A2=$abc$29234$core_state[1] A3=$abc$29234$core_state[0] A4=$abc$29234$core_state[2] ZN=$abc$29234$new_n1040_
.subckt NOR2_X1 A1=$abc$29234$reset A2=$abc$29234$new_n1040_ ZN=$abc$29234$new_n1041_
.subckt AND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n1040_ ZN=$abc$29234$new_n1042_
.subckt AOI22_X1 A1=$abc$29234$registers[13][0] A2=$abc$29234$new_n1041_ B1=$abc$29234$new_n1042_ B2=$abc$29234$block_id[0] ZN=$abc$29234$new_n1043_
.subckt INV_X1 A=$abc$29234$new_n1043_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25750
.subckt AOI22_X1 A1=$abc$29234$registers[13][1] A2=$abc$29234$new_n1041_ B1=$abc$29234$new_n1042_ B2=$abc$29234$block_id[1] ZN=$abc$29234$new_n1045_
.subckt INV_X1 A=$abc$29234$new_n1045_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25752
.subckt AOI22_X1 A1=$abc$29234$registers[13][2] A2=$abc$29234$new_n1041_ B1=$abc$29234$new_n1042_ B2=$abc$29234$block_id[2] ZN=$abc$29234$new_n1047_
.subckt INV_X1 A=$abc$29234$new_n1047_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25754
.subckt AOI22_X1 A1=$abc$29234$registers[13][3] A2=$abc$29234$new_n1041_ B1=$abc$29234$new_n1042_ B2=$abc$29234$block_id[3] ZN=$abc$29234$new_n1049_
.subckt INV_X1 A=$abc$29234$new_n1049_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25756
.subckt AOI22_X1 A1=$abc$29234$registers[13][4] A2=$abc$29234$new_n1041_ B1=$abc$29234$new_n1042_ B2=$abc$29234$block_id[4] ZN=$abc$29234$new_n1051_
.subckt INV_X1 A=$abc$29234$new_n1051_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25758
.subckt AOI22_X1 A1=$abc$29234$registers[13][5] A2=$abc$29234$new_n1041_ B1=$abc$29234$new_n1042_ B2=$abc$29234$block_id[5] ZN=$abc$29234$new_n1053_
.subckt INV_X1 A=$abc$29234$new_n1053_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25760
.subckt AOI22_X1 A1=$abc$29234$registers[13][6] A2=$abc$29234$new_n1041_ B1=$abc$29234$new_n1042_ B2=$abc$29234$block_id[6] ZN=$abc$29234$new_n1055_
.subckt INV_X1 A=$abc$29234$new_n1055_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25762
.subckt AOI22_X1 A1=$abc$29234$registers[13][7] A2=$abc$29234$new_n1041_ B1=$abc$29234$new_n1042_ B2=$abc$29234$block_id[7] ZN=$abc$29234$new_n1057_
.subckt INV_X1 A=$abc$29234$new_n1057_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25764
.subckt OR4_X1 A1=$abc$29234$new_n387_ A2=$abc$29234$new_n388_ A3=$abc$29234$new_n532_ A4=$abc$29234$new_n961_ ZN=$abc$29234$new_n1059_
.subckt NAND2_X1 A1=$abc$29234$new_n395_ A2=$abc$29234$new_n1059_ ZN=$abc$29234$new_n1060_
.subckt OAI22_X1 A1=$abc$29234$new_n539_ A2=$abc$29234$new_n1059_ B1=$abc$29234$new_n1060_ B2=$abc$29234$new_n404_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25768
.subckt OAI22_X1 A1=$abc$29234$new_n543_ A2=$abc$29234$new_n1059_ B1=$abc$29234$new_n1060_ B2=$abc$29234$new_n419_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25772
.subckt OAI22_X1 A1=$abc$29234$new_n547_ A2=$abc$29234$new_n1059_ B1=$abc$29234$new_n1060_ B2=$abc$29234$new_n433_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25776
.subckt OAI22_X1 A1=$abc$29234$new_n551_ A2=$abc$29234$new_n1059_ B1=$abc$29234$new_n1060_ B2=$abc$29234$new_n447_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25780
.subckt OAI22_X1 A1=$abc$29234$new_n555_ A2=$abc$29234$new_n1059_ B1=$abc$29234$new_n1060_ B2=$abc$29234$new_n461_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25784
.subckt OAI22_X1 A1=$abc$29234$new_n559_ A2=$abc$29234$new_n1059_ B1=$abc$29234$new_n1060_ B2=$abc$29234$new_n475_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25788
.subckt OAI22_X1 A1=$abc$29234$new_n563_ A2=$abc$29234$new_n1059_ B1=$abc$29234$new_n1060_ B2=$abc$29234$new_n489_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25792
.subckt OAI22_X1 A1=$abc$29234$new_n567_ A2=$abc$29234$new_n1059_ B1=$abc$29234$new_n1060_ B2=$abc$29234$new_n503_ ZN=$abc$29234$auto$rtlil.cc:2714:MuxGate$25796
.subckt NOR2_X1 A1=$abc$29234$reset A2=$abc$29234$new_n569_ ZN=$abc$29234$new_n1069_
.subckt MUX2_X1 A=$abc$29234$rd_address[0] B=$abc$29234$decoded_rd_address[0] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25798
.subckt MUX2_X1 A=$abc$29234$rd_address[1] B=$abc$29234$decoded_rd_address[1] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25800
.subckt MUX2_X1 A=$abc$29234$rd_address[2] B=$abc$29234$decoded_rd_address[2] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25802
.subckt MUX2_X1 A=$abc$29234$rd_address[3] B=$abc$29234$decoded_rd_address[3] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25804
.subckt MUX2_X1 A=$abc$29234$reg_write_enable B=$abc$29234$decoded_reg_write_enable S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25806
.subckt MUX2_X1 A=$abc$29234$reg_input_mux[0] B=$abc$29234$decoded_reg_input_mux[0] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25808
.subckt MUX2_X1 A=$abc$29234$reg_input_mux[1] B=$abc$29234$decoded_reg_input_mux[1] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25810
.subckt MUX2_X1 A=$abc$29234$immediate[0] B=$abc$29234$decoded_immediate[0] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25812
.subckt MUX2_X1 A=$abc$29234$immediate[1] B=$abc$29234$decoded_immediate[1] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25814
.subckt MUX2_X1 A=$abc$29234$immediate[2] B=$abc$29234$decoded_immediate[2] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25816
.subckt MUX2_X1 A=$abc$29234$immediate[3] B=$abc$29234$decoded_immediate[3] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25818
.subckt MUX2_X1 A=$abc$29234$immediate[4] B=$abc$29234$decoded_immediate[4] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25820
.subckt MUX2_X1 A=$abc$29234$immediate[5] B=$abc$29234$decoded_immediate[5] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25822
.subckt MUX2_X1 A=$abc$29234$immediate[6] B=$abc$29234$decoded_immediate[6] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25824
.subckt MUX2_X1 A=$abc$29234$immediate[7] B=$abc$29234$decoded_immediate[7] S=$abc$29234$new_n1069_ Z=$abc$29234$auto$rtlil.cc:2714:MuxGate$25826
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25240 Q=registers[2][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27355
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25244 Q=registers[2][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27354
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25248 Q=registers[2][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27353
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25252 Q=registers[2][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27352
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25256 Q=registers[2][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27351
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25260 Q=registers[2][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27350
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25264 Q=registers[2][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27349
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25268 Q=registers[2][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27348
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25272 Q=rt[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27347
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25276 Q=rt[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27346
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25280 Q=rt[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27345
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25284 Q=rt[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27344
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25288 Q=rt[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27343
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25292 Q=rt[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27342
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25296 Q=rt[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27341
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25300 Q=rt[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27340
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25304 Q=rs[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27339
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25308 Q=rs[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27338
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25312 Q=rs[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27337
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25316 Q=rs[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27336
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25320 Q=rs[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27335
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25324 Q=rs[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27334
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25328 Q=rs[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27333
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25332 Q=rs[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27332
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25336 Q=registers[15][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27331
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25340 Q=registers[15][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27330
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25344 Q=registers[15][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27329
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25348 Q=registers[15][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27328
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25352 Q=registers[15][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27327
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25356 Q=registers[15][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27326
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25360 Q=registers[15][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27325
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25364 Q=registers[15][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27324
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25368 Q=registers[1][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27323
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25372 Q=registers[1][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27322
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25376 Q=registers[1][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27321
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25380 Q=registers[1][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27320
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25384 Q=registers[1][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27319
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25388 Q=registers[1][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27318
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25392 Q=registers[1][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27317
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25396 Q=registers[1][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27316
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25400 Q=registers[8][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27315
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25404 Q=registers[8][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27314
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25408 Q=registers[8][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27313
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25412 Q=registers[8][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27312
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25416 Q=registers[8][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27311
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25420 Q=registers[8][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27310
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25424 Q=registers[8][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27309
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25428 Q=registers[8][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27308
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25432 Q=registers[0][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27307
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25436 Q=registers[0][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27306
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25440 Q=registers[0][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27305
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25444 Q=registers[0][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27304
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25448 Q=registers[0][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27303
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25452 Q=registers[0][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27302
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25456 Q=registers[0][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27301
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25460 Q=registers[0][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27300
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25464 Q=registers[3][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27299
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25468 Q=registers[3][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27298
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25472 Q=registers[3][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27297
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25476 Q=registers[3][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27296
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25480 Q=registers[3][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27295
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25484 Q=registers[3][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27294
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25488 Q=registers[3][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27293
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25492 Q=registers[3][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27292
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25496 Q=registers[4][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27291
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25500 Q=registers[4][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27290
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25504 Q=registers[4][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27289
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25508 Q=registers[4][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27288
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25512 Q=registers[4][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27287
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25516 Q=registers[4][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27286
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25520 Q=registers[4][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27285
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25524 Q=registers[4][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27284
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25528 Q=registers[5][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27283
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25532 Q=registers[5][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27282
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25536 Q=registers[5][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27281
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25540 Q=registers[5][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27280
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25544 Q=registers[5][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27279
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25548 Q=registers[5][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27278
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25552 Q=registers[5][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27277
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25556 Q=registers[5][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27276
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25560 Q=registers[6][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27275
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25564 Q=registers[6][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27274
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25568 Q=registers[6][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27273
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25572 Q=registers[6][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27272
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25576 Q=registers[6][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27271
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25580 Q=registers[6][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27270
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25584 Q=registers[6][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27269
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25588 Q=registers[6][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27268
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25592 Q=registers[9][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27267
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25596 Q=registers[9][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27266
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25600 Q=registers[9][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27265
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25604 Q=registers[9][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27264
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25608 Q=registers[9][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27263
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25612 Q=registers[9][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27262
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25616 Q=registers[9][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27261
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25620 Q=registers[9][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27260
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25624 Q=registers[10][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27259
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25628 Q=registers[10][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27258
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25632 Q=registers[10][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27257
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25636 Q=registers[10][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27256
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25640 Q=registers[10][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27255
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25644 Q=registers[10][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27254
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25648 Q=registers[10][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27253
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25652 Q=registers[10][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27252
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25656 Q=registers[11][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27251
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25660 Q=registers[11][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27250
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25664 Q=registers[11][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27249
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25668 Q=registers[11][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27248
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25672 Q=registers[11][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27247
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25676 Q=registers[11][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27246
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25680 Q=registers[11][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27245
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25684 Q=registers[11][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27244
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25688 Q=registers[12][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27243
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25692 Q=registers[12][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27242
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25696 Q=registers[12][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27241
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25700 Q=registers[12][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27240
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25704 Q=registers[12][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27239
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25708 Q=registers[12][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27238
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25712 Q=registers[12][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27237
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25716 Q=registers[12][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27236
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25720 Q=registers[14][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27235
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25724 Q=registers[14][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27234
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25728 Q=registers[14][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27233
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25732 Q=registers[14][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27232
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25736 Q=registers[14][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27231
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25740 Q=registers[14][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27230
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25744 Q=registers[14][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27229
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25748 Q=registers[14][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27228
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25750 Q=registers[13][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27227
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25752 Q=registers[13][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27226
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25754 Q=registers[13][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27225
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25756 Q=registers[13][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27224
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25758 Q=registers[13][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27223
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25760 Q=registers[13][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27222
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25762 Q=registers[13][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27221
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25764 Q=registers[13][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27220
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25768 Q=registers[7][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27219
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25772 Q=registers[7][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27218
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25776 Q=registers[7][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27217
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25780 Q=registers[7][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27216
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25784 Q=registers[7][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27215
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25788 Q=registers[7][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27214
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25792 Q=registers[7][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27213
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25796 Q=registers[7][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27212
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25798 Q=rd_address[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27211
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25800 Q=rd_address[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27210
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25802 Q=rd_address[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27209
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25804 Q=rd_address[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27208
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25806 Q=reg_write_enable QN=$auto$dfflibmap.cc:405:dfflibmap$27207
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25808 Q=reg_input_mux[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27206
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25810 Q=reg_input_mux[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27205
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25812 Q=immediate[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27204
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25814 Q=immediate[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27203
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25816 Q=immediate[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27202
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25818 Q=immediate[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27201
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25820 Q=immediate[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27200
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25822 Q=immediate[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27199
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25824 Q=immediate[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27198
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25826 Q=immediate[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27197
.names rs[7] $abc$29234$rs[7]
1 1
.names rs[6] $abc$29234$rs[6]
1 1
.names rs[5] $abc$29234$rs[5]
1 1
.names rs[4] $abc$29234$rs[4]
1 1
.names rs[3] $abc$29234$rs[3]
1 1
.names rs[2] $abc$29234$rs[2]
1 1
.names rs[1] $abc$29234$rs[1]
1 1
.names rs[0] $abc$29234$rs[0]
1 1
.names rt[7] $abc$29234$rt[7]
1 1
.names rt[6] $abc$29234$rt[6]
1 1
.names rt[5] $abc$29234$rt[5]
1 1
.names rt[4] $abc$29234$rt[4]
1 1
.names rt[3] $abc$29234$rt[3]
1 1
.names rt[2] $abc$29234$rt[2]
1 1
.names rt[1] $abc$29234$rt[1]
1 1
.names rt[0] $abc$29234$rt[0]
1 1
.names rd_address[0] $abc$29234$rd_address[0]
1 1
.names rd_address[1] $abc$29234$rd_address[1]
1 1
.names rd_address[2] $abc$29234$rd_address[2]
1 1
.names rd_address[3] $abc$29234$rd_address[3]
1 1
.names enable $abc$29234$enable
1 1
.names core_state[1] $abc$29234$core_state[1]
1 1
.names core_state[0] $abc$29234$core_state[0]
1 1
.names core_state[2] $abc$29234$core_state[2]
1 1
.names reg_write_enable $abc$29234$reg_write_enable
1 1
.names reg_input_mux[1] $abc$29234$reg_input_mux[1]
1 1
.names reg_input_mux[0] $abc$29234$reg_input_mux[0]
1 1
.names reset $abc$29234$reset
1 1
.names registers[0][0] $abc$29234$registers[0][0]
1 1
.names registers[1][0] $abc$29234$registers[1][0]
1 1
.names decoded_rt_address[0] $abc$29234$decoded_rt_address[0]
1 1
.names registers[2][0] $abc$29234$registers[2][0]
1 1
.names registers[3][0] $abc$29234$registers[3][0]
1 1
.names decoded_rt_address[1] $abc$29234$decoded_rt_address[1]
1 1
.names registers[4][0] $abc$29234$registers[4][0]
1 1
.names registers[5][0] $abc$29234$registers[5][0]
1 1
.names registers[6][0] $abc$29234$registers[6][0]
1 1
.names registers[7][0] $abc$29234$registers[7][0]
1 1
.names decoded_rt_address[2] $abc$29234$decoded_rt_address[2]
1 1
.names registers[8][0] $abc$29234$registers[8][0]
1 1
.names registers[9][0] $abc$29234$registers[9][0]
1 1
.names registers[10][0] $abc$29234$registers[10][0]
1 1
.names registers[11][0] $abc$29234$registers[11][0]
1 1
.names registers[12][0] $abc$29234$registers[12][0]
1 1
.names registers[13][0] $abc$29234$registers[13][0]
1 1
.names registers[14][0] $abc$29234$registers[14][0]
1 1
.names registers[15][0] $abc$29234$registers[15][0]
1 1
.names decoded_rt_address[3] $abc$29234$decoded_rt_address[3]
1 1
.names registers[0][1] $abc$29234$registers[0][1]
1 1
.names registers[1][1] $abc$29234$registers[1][1]
1 1
.names registers[2][1] $abc$29234$registers[2][1]
1 1
.names registers[3][1] $abc$29234$registers[3][1]
1 1
.names registers[4][1] $abc$29234$registers[4][1]
1 1
.names registers[5][1] $abc$29234$registers[5][1]
1 1
.names registers[6][1] $abc$29234$registers[6][1]
1 1
.names registers[7][1] $abc$29234$registers[7][1]
1 1
.names registers[8][1] $abc$29234$registers[8][1]
1 1
.names registers[9][1] $abc$29234$registers[9][1]
1 1
.names registers[10][1] $abc$29234$registers[10][1]
1 1
.names registers[11][1] $abc$29234$registers[11][1]
1 1
.names registers[12][1] $abc$29234$registers[12][1]
1 1
.names registers[13][1] $abc$29234$registers[13][1]
1 1
.names registers[14][1] $abc$29234$registers[14][1]
1 1
.names registers[15][1] $abc$29234$registers[15][1]
1 1
.names registers[0][2] $abc$29234$registers[0][2]
1 1
.names registers[1][2] $abc$29234$registers[1][2]
1 1
.names registers[2][2] $abc$29234$registers[2][2]
1 1
.names registers[3][2] $abc$29234$registers[3][2]
1 1
.names registers[4][2] $abc$29234$registers[4][2]
1 1
.names registers[5][2] $abc$29234$registers[5][2]
1 1
.names registers[6][2] $abc$29234$registers[6][2]
1 1
.names registers[7][2] $abc$29234$registers[7][2]
1 1
.names registers[8][2] $abc$29234$registers[8][2]
1 1
.names registers[9][2] $abc$29234$registers[9][2]
1 1
.names registers[10][2] $abc$29234$registers[10][2]
1 1
.names registers[11][2] $abc$29234$registers[11][2]
1 1
.names registers[12][2] $abc$29234$registers[12][2]
1 1
.names registers[13][2] $abc$29234$registers[13][2]
1 1
.names registers[14][2] $abc$29234$registers[14][2]
1 1
.names registers[15][2] $abc$29234$registers[15][2]
1 1
.names registers[0][3] $abc$29234$registers[0][3]
1 1
.names registers[1][3] $abc$29234$registers[1][3]
1 1
.names registers[2][3] $abc$29234$registers[2][3]
1 1
.names registers[3][3] $abc$29234$registers[3][3]
1 1
.names registers[4][3] $abc$29234$registers[4][3]
1 1
.names registers[5][3] $abc$29234$registers[5][3]
1 1
.names registers[6][3] $abc$29234$registers[6][3]
1 1
.names registers[7][3] $abc$29234$registers[7][3]
1 1
.names registers[8][3] $abc$29234$registers[8][3]
1 1
.names registers[9][3] $abc$29234$registers[9][3]
1 1
.names registers[10][3] $abc$29234$registers[10][3]
1 1
.names registers[11][3] $abc$29234$registers[11][3]
1 1
.names registers[12][3] $abc$29234$registers[12][3]
1 1
.names registers[13][3] $abc$29234$registers[13][3]
1 1
.names registers[14][3] $abc$29234$registers[14][3]
1 1
.names registers[15][3] $abc$29234$registers[15][3]
1 1
.names registers[0][4] $abc$29234$registers[0][4]
1 1
.names registers[1][4] $abc$29234$registers[1][4]
1 1
.names registers[2][4] $abc$29234$registers[2][4]
1 1
.names registers[3][4] $abc$29234$registers[3][4]
1 1
.names registers[4][4] $abc$29234$registers[4][4]
1 1
.names registers[5][4] $abc$29234$registers[5][4]
1 1
.names registers[6][4] $abc$29234$registers[6][4]
1 1
.names registers[7][4] $abc$29234$registers[7][4]
1 1
.names registers[8][4] $abc$29234$registers[8][4]
1 1
.names registers[9][4] $abc$29234$registers[9][4]
1 1
.names registers[10][4] $abc$29234$registers[10][4]
1 1
.names registers[11][4] $abc$29234$registers[11][4]
1 1
.names registers[12][4] $abc$29234$registers[12][4]
1 1
.names registers[13][4] $abc$29234$registers[13][4]
1 1
.names registers[14][4] $abc$29234$registers[14][4]
1 1
.names registers[15][4] $abc$29234$registers[15][4]
1 1
.names registers[0][5] $abc$29234$registers[0][5]
1 1
.names registers[1][5] $abc$29234$registers[1][5]
1 1
.names registers[2][5] $abc$29234$registers[2][5]
1 1
.names registers[3][5] $abc$29234$registers[3][5]
1 1
.names registers[4][5] $abc$29234$registers[4][5]
1 1
.names registers[5][5] $abc$29234$registers[5][5]
1 1
.names registers[6][5] $abc$29234$registers[6][5]
1 1
.names registers[7][5] $abc$29234$registers[7][5]
1 1
.names registers[8][5] $abc$29234$registers[8][5]
1 1
.names registers[9][5] $abc$29234$registers[9][5]
1 1
.names registers[10][5] $abc$29234$registers[10][5]
1 1
.names registers[11][5] $abc$29234$registers[11][5]
1 1
.names registers[12][5] $abc$29234$registers[12][5]
1 1
.names registers[13][5] $abc$29234$registers[13][5]
1 1
.names registers[14][5] $abc$29234$registers[14][5]
1 1
.names registers[15][5] $abc$29234$registers[15][5]
1 1
.names registers[0][6] $abc$29234$registers[0][6]
1 1
.names registers[1][6] $abc$29234$registers[1][6]
1 1
.names registers[2][6] $abc$29234$registers[2][6]
1 1
.names registers[3][6] $abc$29234$registers[3][6]
1 1
.names registers[4][6] $abc$29234$registers[4][6]
1 1
.names registers[5][6] $abc$29234$registers[5][6]
1 1
.names registers[6][6] $abc$29234$registers[6][6]
1 1
.names registers[7][6] $abc$29234$registers[7][6]
1 1
.names registers[8][6] $abc$29234$registers[8][6]
1 1
.names registers[9][6] $abc$29234$registers[9][6]
1 1
.names registers[10][6] $abc$29234$registers[10][6]
1 1
.names registers[11][6] $abc$29234$registers[11][6]
1 1
.names registers[12][6] $abc$29234$registers[12][6]
1 1
.names registers[13][6] $abc$29234$registers[13][6]
1 1
.names registers[14][6] $abc$29234$registers[14][6]
1 1
.names registers[15][6] $abc$29234$registers[15][6]
1 1
.names registers[0][7] $abc$29234$registers[0][7]
1 1
.names registers[1][7] $abc$29234$registers[1][7]
1 1
.names registers[2][7] $abc$29234$registers[2][7]
1 1
.names registers[3][7] $abc$29234$registers[3][7]
1 1
.names registers[4][7] $abc$29234$registers[4][7]
1 1
.names registers[5][7] $abc$29234$registers[5][7]
1 1
.names registers[6][7] $abc$29234$registers[6][7]
1 1
.names registers[7][7] $abc$29234$registers[7][7]
1 1
.names registers[8][7] $abc$29234$registers[8][7]
1 1
.names registers[9][7] $abc$29234$registers[9][7]
1 1
.names registers[10][7] $abc$29234$registers[10][7]
1 1
.names registers[11][7] $abc$29234$registers[11][7]
1 1
.names registers[12][7] $abc$29234$registers[12][7]
1 1
.names registers[13][7] $abc$29234$registers[13][7]
1 1
.names registers[14][7] $abc$29234$registers[14][7]
1 1
.names registers[15][7] $abc$29234$registers[15][7]
1 1
.names decoded_rs_address[0] $abc$29234$decoded_rs_address[0]
1 1
.names decoded_rs_address[1] $abc$29234$decoded_rs_address[1]
1 1
.names decoded_rs_address[2] $abc$29234$decoded_rs_address[2]
1 1
.names decoded_rs_address[3] $abc$29234$decoded_rs_address[3]
1 1
.names lsu_out[0] $abc$29234$lsu_out[0]
1 1
.names alu_out[0] $abc$29234$alu_out[0]
1 1
.names immediate[0] $abc$29234$immediate[0]
1 1
.names block_id[0] $abc$29234$block_id[0]
1 1
.names lsu_out[1] $abc$29234$lsu_out[1]
1 1
.names alu_out[1] $abc$29234$alu_out[1]
1 1
.names immediate[1] $abc$29234$immediate[1]
1 1
.names block_id[1] $abc$29234$block_id[1]
1 1
.names lsu_out[2] $abc$29234$lsu_out[2]
1 1
.names alu_out[2] $abc$29234$alu_out[2]
1 1
.names immediate[2] $abc$29234$immediate[2]
1 1
.names block_id[2] $abc$29234$block_id[2]
1 1
.names lsu_out[3] $abc$29234$lsu_out[3]
1 1
.names alu_out[3] $abc$29234$alu_out[3]
1 1
.names immediate[3] $abc$29234$immediate[3]
1 1
.names block_id[3] $abc$29234$block_id[3]
1 1
.names lsu_out[4] $abc$29234$lsu_out[4]
1 1
.names alu_out[4] $abc$29234$alu_out[4]
1 1
.names immediate[4] $abc$29234$immediate[4]
1 1
.names block_id[4] $abc$29234$block_id[4]
1 1
.names lsu_out[5] $abc$29234$lsu_out[5]
1 1
.names alu_out[5] $abc$29234$alu_out[5]
1 1
.names immediate[5] $abc$29234$immediate[5]
1 1
.names block_id[5] $abc$29234$block_id[5]
1 1
.names lsu_out[6] $abc$29234$lsu_out[6]
1 1
.names alu_out[6] $abc$29234$alu_out[6]
1 1
.names immediate[6] $abc$29234$immediate[6]
1 1
.names block_id[6] $abc$29234$block_id[6]
1 1
.names lsu_out[7] $abc$29234$lsu_out[7]
1 1
.names alu_out[7] $abc$29234$alu_out[7]
1 1
.names immediate[7] $abc$29234$immediate[7]
1 1
.names block_id[7] $abc$29234$block_id[7]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25240 $auto$rtlil.cc:2714:MuxGate$25240
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25244 $auto$rtlil.cc:2714:MuxGate$25244
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25248 $auto$rtlil.cc:2714:MuxGate$25248
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25252 $auto$rtlil.cc:2714:MuxGate$25252
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25256 $auto$rtlil.cc:2714:MuxGate$25256
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25260 $auto$rtlil.cc:2714:MuxGate$25260
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25264 $auto$rtlil.cc:2714:MuxGate$25264
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25268 $auto$rtlil.cc:2714:MuxGate$25268
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25272 $auto$rtlil.cc:2714:MuxGate$25272
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25276 $auto$rtlil.cc:2714:MuxGate$25276
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25280 $auto$rtlil.cc:2714:MuxGate$25280
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25284 $auto$rtlil.cc:2714:MuxGate$25284
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25288 $auto$rtlil.cc:2714:MuxGate$25288
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25292 $auto$rtlil.cc:2714:MuxGate$25292
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25296 $auto$rtlil.cc:2714:MuxGate$25296
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25300 $auto$rtlil.cc:2714:MuxGate$25300
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25304 $auto$rtlil.cc:2714:MuxGate$25304
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25308 $auto$rtlil.cc:2714:MuxGate$25308
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25312 $auto$rtlil.cc:2714:MuxGate$25312
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25316 $auto$rtlil.cc:2714:MuxGate$25316
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25320 $auto$rtlil.cc:2714:MuxGate$25320
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25324 $auto$rtlil.cc:2714:MuxGate$25324
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25328 $auto$rtlil.cc:2714:MuxGate$25328
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25332 $auto$rtlil.cc:2714:MuxGate$25332
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25336 $auto$rtlil.cc:2714:MuxGate$25336
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25340 $auto$rtlil.cc:2714:MuxGate$25340
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25344 $auto$rtlil.cc:2714:MuxGate$25344
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25348 $auto$rtlil.cc:2714:MuxGate$25348
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25352 $auto$rtlil.cc:2714:MuxGate$25352
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25356 $auto$rtlil.cc:2714:MuxGate$25356
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25360 $auto$rtlil.cc:2714:MuxGate$25360
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25364 $auto$rtlil.cc:2714:MuxGate$25364
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25368 $auto$rtlil.cc:2714:MuxGate$25368
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25372 $auto$rtlil.cc:2714:MuxGate$25372
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25376 $auto$rtlil.cc:2714:MuxGate$25376
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25380 $auto$rtlil.cc:2714:MuxGate$25380
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25384 $auto$rtlil.cc:2714:MuxGate$25384
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25388 $auto$rtlil.cc:2714:MuxGate$25388
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25392 $auto$rtlil.cc:2714:MuxGate$25392
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25396 $auto$rtlil.cc:2714:MuxGate$25396
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25400 $auto$rtlil.cc:2714:MuxGate$25400
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25404 $auto$rtlil.cc:2714:MuxGate$25404
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25408 $auto$rtlil.cc:2714:MuxGate$25408
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25412 $auto$rtlil.cc:2714:MuxGate$25412
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25416 $auto$rtlil.cc:2714:MuxGate$25416
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25420 $auto$rtlil.cc:2714:MuxGate$25420
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25424 $auto$rtlil.cc:2714:MuxGate$25424
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25428 $auto$rtlil.cc:2714:MuxGate$25428
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25432 $auto$rtlil.cc:2714:MuxGate$25432
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25436 $auto$rtlil.cc:2714:MuxGate$25436
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25440 $auto$rtlil.cc:2714:MuxGate$25440
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25444 $auto$rtlil.cc:2714:MuxGate$25444
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25448 $auto$rtlil.cc:2714:MuxGate$25448
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25452 $auto$rtlil.cc:2714:MuxGate$25452
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25456 $auto$rtlil.cc:2714:MuxGate$25456
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25460 $auto$rtlil.cc:2714:MuxGate$25460
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25464 $auto$rtlil.cc:2714:MuxGate$25464
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25468 $auto$rtlil.cc:2714:MuxGate$25468
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25472 $auto$rtlil.cc:2714:MuxGate$25472
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25476 $auto$rtlil.cc:2714:MuxGate$25476
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25480 $auto$rtlil.cc:2714:MuxGate$25480
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25484 $auto$rtlil.cc:2714:MuxGate$25484
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25488 $auto$rtlil.cc:2714:MuxGate$25488
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25492 $auto$rtlil.cc:2714:MuxGate$25492
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25496 $auto$rtlil.cc:2714:MuxGate$25496
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25500 $auto$rtlil.cc:2714:MuxGate$25500
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25504 $auto$rtlil.cc:2714:MuxGate$25504
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25508 $auto$rtlil.cc:2714:MuxGate$25508
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25512 $auto$rtlil.cc:2714:MuxGate$25512
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25516 $auto$rtlil.cc:2714:MuxGate$25516
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25520 $auto$rtlil.cc:2714:MuxGate$25520
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25524 $auto$rtlil.cc:2714:MuxGate$25524
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25528 $auto$rtlil.cc:2714:MuxGate$25528
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25532 $auto$rtlil.cc:2714:MuxGate$25532
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25536 $auto$rtlil.cc:2714:MuxGate$25536
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25540 $auto$rtlil.cc:2714:MuxGate$25540
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25544 $auto$rtlil.cc:2714:MuxGate$25544
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25548 $auto$rtlil.cc:2714:MuxGate$25548
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25552 $auto$rtlil.cc:2714:MuxGate$25552
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25556 $auto$rtlil.cc:2714:MuxGate$25556
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25560 $auto$rtlil.cc:2714:MuxGate$25560
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25564 $auto$rtlil.cc:2714:MuxGate$25564
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25568 $auto$rtlil.cc:2714:MuxGate$25568
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25572 $auto$rtlil.cc:2714:MuxGate$25572
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25576 $auto$rtlil.cc:2714:MuxGate$25576
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25580 $auto$rtlil.cc:2714:MuxGate$25580
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25584 $auto$rtlil.cc:2714:MuxGate$25584
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25588 $auto$rtlil.cc:2714:MuxGate$25588
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25592 $auto$rtlil.cc:2714:MuxGate$25592
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25596 $auto$rtlil.cc:2714:MuxGate$25596
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25600 $auto$rtlil.cc:2714:MuxGate$25600
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25604 $auto$rtlil.cc:2714:MuxGate$25604
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25608 $auto$rtlil.cc:2714:MuxGate$25608
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25612 $auto$rtlil.cc:2714:MuxGate$25612
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25616 $auto$rtlil.cc:2714:MuxGate$25616
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25620 $auto$rtlil.cc:2714:MuxGate$25620
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25624 $auto$rtlil.cc:2714:MuxGate$25624
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25628 $auto$rtlil.cc:2714:MuxGate$25628
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25632 $auto$rtlil.cc:2714:MuxGate$25632
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25636 $auto$rtlil.cc:2714:MuxGate$25636
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25640 $auto$rtlil.cc:2714:MuxGate$25640
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25644 $auto$rtlil.cc:2714:MuxGate$25644
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25648 $auto$rtlil.cc:2714:MuxGate$25648
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25652 $auto$rtlil.cc:2714:MuxGate$25652
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25656 $auto$rtlil.cc:2714:MuxGate$25656
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25660 $auto$rtlil.cc:2714:MuxGate$25660
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25664 $auto$rtlil.cc:2714:MuxGate$25664
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25668 $auto$rtlil.cc:2714:MuxGate$25668
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25672 $auto$rtlil.cc:2714:MuxGate$25672
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25676 $auto$rtlil.cc:2714:MuxGate$25676
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25680 $auto$rtlil.cc:2714:MuxGate$25680
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25684 $auto$rtlil.cc:2714:MuxGate$25684
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25688 $auto$rtlil.cc:2714:MuxGate$25688
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25692 $auto$rtlil.cc:2714:MuxGate$25692
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25696 $auto$rtlil.cc:2714:MuxGate$25696
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25700 $auto$rtlil.cc:2714:MuxGate$25700
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25704 $auto$rtlil.cc:2714:MuxGate$25704
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25708 $auto$rtlil.cc:2714:MuxGate$25708
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25712 $auto$rtlil.cc:2714:MuxGate$25712
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25716 $auto$rtlil.cc:2714:MuxGate$25716
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25720 $auto$rtlil.cc:2714:MuxGate$25720
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25724 $auto$rtlil.cc:2714:MuxGate$25724
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25728 $auto$rtlil.cc:2714:MuxGate$25728
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25732 $auto$rtlil.cc:2714:MuxGate$25732
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25736 $auto$rtlil.cc:2714:MuxGate$25736
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25740 $auto$rtlil.cc:2714:MuxGate$25740
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25744 $auto$rtlil.cc:2714:MuxGate$25744
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25748 $auto$rtlil.cc:2714:MuxGate$25748
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25750 $auto$rtlil.cc:2714:MuxGate$25750
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25752 $auto$rtlil.cc:2714:MuxGate$25752
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25754 $auto$rtlil.cc:2714:MuxGate$25754
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25756 $auto$rtlil.cc:2714:MuxGate$25756
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25758 $auto$rtlil.cc:2714:MuxGate$25758
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25760 $auto$rtlil.cc:2714:MuxGate$25760
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25762 $auto$rtlil.cc:2714:MuxGate$25762
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25764 $auto$rtlil.cc:2714:MuxGate$25764
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25768 $auto$rtlil.cc:2714:MuxGate$25768
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25772 $auto$rtlil.cc:2714:MuxGate$25772
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25776 $auto$rtlil.cc:2714:MuxGate$25776
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25780 $auto$rtlil.cc:2714:MuxGate$25780
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25784 $auto$rtlil.cc:2714:MuxGate$25784
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25788 $auto$rtlil.cc:2714:MuxGate$25788
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25792 $auto$rtlil.cc:2714:MuxGate$25792
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25796 $auto$rtlil.cc:2714:MuxGate$25796
1 1
.names decoded_rd_address[0] $abc$29234$decoded_rd_address[0]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25798 $auto$rtlil.cc:2714:MuxGate$25798
1 1
.names decoded_rd_address[1] $abc$29234$decoded_rd_address[1]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25800 $auto$rtlil.cc:2714:MuxGate$25800
1 1
.names decoded_rd_address[2] $abc$29234$decoded_rd_address[2]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25802 $auto$rtlil.cc:2714:MuxGate$25802
1 1
.names decoded_rd_address[3] $abc$29234$decoded_rd_address[3]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25804 $auto$rtlil.cc:2714:MuxGate$25804
1 1
.names decoded_reg_write_enable $abc$29234$decoded_reg_write_enable
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25806 $auto$rtlil.cc:2714:MuxGate$25806
1 1
.names decoded_reg_input_mux[0] $abc$29234$decoded_reg_input_mux[0]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25808 $auto$rtlil.cc:2714:MuxGate$25808
1 1
.names decoded_reg_input_mux[1] $abc$29234$decoded_reg_input_mux[1]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25810 $auto$rtlil.cc:2714:MuxGate$25810
1 1
.names decoded_immediate[0] $abc$29234$decoded_immediate[0]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25812 $auto$rtlil.cc:2714:MuxGate$25812
1 1
.names decoded_immediate[1] $abc$29234$decoded_immediate[1]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25814 $auto$rtlil.cc:2714:MuxGate$25814
1 1
.names decoded_immediate[2] $abc$29234$decoded_immediate[2]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25816 $auto$rtlil.cc:2714:MuxGate$25816
1 1
.names decoded_immediate[3] $abc$29234$decoded_immediate[3]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25818 $auto$rtlil.cc:2714:MuxGate$25818
1 1
.names decoded_immediate[4] $abc$29234$decoded_immediate[4]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25820 $auto$rtlil.cc:2714:MuxGate$25820
1 1
.names decoded_immediate[5] $abc$29234$decoded_immediate[5]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25822 $auto$rtlil.cc:2714:MuxGate$25822
1 1
.names decoded_immediate[6] $abc$29234$decoded_immediate[6]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25824 $auto$rtlil.cc:2714:MuxGate$25824
1 1
.names decoded_immediate[7] $abc$29234$decoded_immediate[7]
1 1
.names $abc$29234$auto$rtlil.cc:2714:MuxGate$25826 $auto$rtlil.cc:2714:MuxGate$25826
1 1
.end

.model $paramod$d08f185179db4eb8eac8d58da9007fec10c7c29b\registers
.inputs clk reset enable block_id[0] block_id[1] block_id[2] block_id[3] block_id[4] block_id[5] block_id[6] block_id[7] core_state[0] core_state[1] core_state[2] decoded_rd_address[0] decoded_rd_address[1] decoded_rd_address[2] decoded_rd_address[3] decoded_rs_address[0] decoded_rs_address[1] decoded_rs_address[2] decoded_rs_address[3] decoded_rt_address[0] decoded_rt_address[1] decoded_rt_address[2] decoded_rt_address[3] decoded_reg_write_enable decoded_reg_input_mux[0] decoded_reg_input_mux[1] decoded_immediate[0] decoded_immediate[1] decoded_immediate[2] decoded_immediate[3] decoded_immediate[4] decoded_immediate[5] decoded_immediate[6] decoded_immediate[7] alu_out[0] alu_out[1] alu_out[2] alu_out[3] alu_out[4] alu_out[5] alu_out[6] alu_out[7] lsu_out[0] lsu_out[1] lsu_out[2] lsu_out[3] lsu_out[4] lsu_out[5] lsu_out[6] lsu_out[7]
.outputs rs[0] rs[1] rs[2] rs[3] rs[4] rs[5] rs[6] rs[7] rt[0] rt[1] rt[2] rt[3] rt[4] rt[5] rt[6] rt[7]
.names $false
.names $true
1
.names $undef
.subckt INV_X1 A=$abc$29949$rs[7] ZN=$abc$29949$new_n371_
.subckt INV_X1 A=$abc$29949$rs[6] ZN=$abc$29949$new_n372_
.subckt INV_X1 A=$abc$29949$rs[5] ZN=$abc$29949$new_n373_
.subckt INV_X1 A=$abc$29949$rs[4] ZN=$abc$29949$new_n374_
.subckt INV_X1 A=$abc$29949$rs[3] ZN=$abc$29949$new_n375_
.subckt INV_X1 A=$abc$29949$rs[2] ZN=$abc$29949$new_n376_
.subckt INV_X1 A=$abc$29949$rs[1] ZN=$abc$29949$new_n377_
.subckt INV_X1 A=$abc$29949$rs[0] ZN=$abc$29949$new_n378_
.subckt INV_X1 A=$abc$29949$rt[7] ZN=$abc$29949$new_n379_
.subckt INV_X1 A=$abc$29949$rt[6] ZN=$abc$29949$new_n380_
.subckt INV_X1 A=$abc$29949$rt[5] ZN=$abc$29949$new_n381_
.subckt INV_X1 A=$abc$29949$rt[4] ZN=$abc$29949$new_n382_
.subckt INV_X1 A=$abc$29949$rt[3] ZN=$abc$29949$new_n383_
.subckt INV_X1 A=$abc$29949$rt[2] ZN=$abc$29949$new_n384_
.subckt INV_X1 A=$abc$29949$rt[1] ZN=$abc$29949$new_n385_
.subckt INV_X1 A=$abc$29949$rt[0] ZN=$abc$29949$new_n386_
.subckt INV_X1 A=$abc$29949$rd_address[0] ZN=$abc$29949$new_n387_
.subckt INV_X1 A=$abc$29949$rd_address[3] ZN=$abc$29949$new_n388_
.subckt INV_X1 A=$abc$29949$enable ZN=$abc$29949$new_n389_
.subckt INV_X1 A=$abc$29949$core_state[1] ZN=$abc$29949$new_n390_
.subckt INV_X1 A=$abc$29949$core_state[2] ZN=$abc$29949$new_n391_
.subckt INV_X1 A=$abc$29949$reg_input_mux[0] ZN=$abc$29949$new_n392_
.subckt INV_X1 A=$abc$29949$reset ZN=$abc$29949$new_n393_
.subckt INV_X1 A=$abc$29949$registers[0][0] ZN=$abc$29949$new_n394_
.subckt INV_X1 A=$abc$29949$registers[1][0] ZN=$abc$29949$new_n395_
.subckt INV_X1 A=$abc$29949$registers[2][0] ZN=$abc$29949$new_n396_
.subckt INV_X1 A=$abc$29949$registers[3][0] ZN=$abc$29949$new_n397_
.subckt INV_X1 A=$abc$29949$decoded_rt_address[1] ZN=$abc$29949$new_n398_
.subckt INV_X1 A=$abc$29949$registers[4][0] ZN=$abc$29949$new_n399_
.subckt INV_X1 A=$abc$29949$registers[5][0] ZN=$abc$29949$new_n400_
.subckt INV_X1 A=$abc$29949$registers[6][0] ZN=$abc$29949$new_n401_
.subckt INV_X1 A=$abc$29949$registers[7][0] ZN=$abc$29949$new_n402_
.subckt INV_X1 A=$abc$29949$registers[8][0] ZN=$abc$29949$new_n403_
.subckt INV_X1 A=$abc$29949$registers[9][0] ZN=$abc$29949$new_n404_
.subckt INV_X1 A=$abc$29949$registers[10][0] ZN=$abc$29949$new_n405_
.subckt INV_X1 A=$abc$29949$registers[11][0] ZN=$abc$29949$new_n406_
.subckt INV_X1 A=$abc$29949$registers[12][0] ZN=$abc$29949$new_n407_
.subckt INV_X1 A=$abc$29949$registers[14][0] ZN=$abc$29949$new_n408_
.subckt INV_X1 A=$abc$29949$decoded_rt_address[3] ZN=$abc$29949$new_n409_
.subckt INV_X1 A=$abc$29949$registers[0][1] ZN=$abc$29949$new_n410_
.subckt INV_X1 A=$abc$29949$registers[1][1] ZN=$abc$29949$new_n411_
.subckt INV_X1 A=$abc$29949$registers[2][1] ZN=$abc$29949$new_n412_
.subckt INV_X1 A=$abc$29949$registers[3][1] ZN=$abc$29949$new_n413_
.subckt INV_X1 A=$abc$29949$registers[4][1] ZN=$abc$29949$new_n414_
.subckt INV_X1 A=$abc$29949$registers[5][1] ZN=$abc$29949$new_n415_
.subckt INV_X1 A=$abc$29949$registers[6][1] ZN=$abc$29949$new_n416_
.subckt INV_X1 A=$abc$29949$registers[7][1] ZN=$abc$29949$new_n417_
.subckt INV_X1 A=$abc$29949$registers[8][1] ZN=$abc$29949$new_n418_
.subckt INV_X1 A=$abc$29949$registers[9][1] ZN=$abc$29949$new_n419_
.subckt INV_X1 A=$abc$29949$registers[10][1] ZN=$abc$29949$new_n420_
.subckt INV_X1 A=$abc$29949$registers[11][1] ZN=$abc$29949$new_n421_
.subckt INV_X1 A=$abc$29949$registers[12][1] ZN=$abc$29949$new_n422_
.subckt INV_X1 A=$abc$29949$registers[14][1] ZN=$abc$29949$new_n423_
.subckt INV_X1 A=$abc$29949$registers[0][2] ZN=$abc$29949$new_n424_
.subckt INV_X1 A=$abc$29949$registers[1][2] ZN=$abc$29949$new_n425_
.subckt INV_X1 A=$abc$29949$registers[2][2] ZN=$abc$29949$new_n426_
.subckt INV_X1 A=$abc$29949$registers[3][2] ZN=$abc$29949$new_n427_
.subckt INV_X1 A=$abc$29949$registers[4][2] ZN=$abc$29949$new_n428_
.subckt INV_X1 A=$abc$29949$registers[5][2] ZN=$abc$29949$new_n429_
.subckt INV_X1 A=$abc$29949$registers[6][2] ZN=$abc$29949$new_n430_
.subckt INV_X1 A=$abc$29949$registers[7][2] ZN=$abc$29949$new_n431_
.subckt INV_X1 A=$abc$29949$registers[8][2] ZN=$abc$29949$new_n432_
.subckt INV_X1 A=$abc$29949$registers[9][2] ZN=$abc$29949$new_n433_
.subckt INV_X1 A=$abc$29949$registers[10][2] ZN=$abc$29949$new_n434_
.subckt INV_X1 A=$abc$29949$registers[11][2] ZN=$abc$29949$new_n435_
.subckt INV_X1 A=$abc$29949$registers[12][2] ZN=$abc$29949$new_n436_
.subckt INV_X1 A=$abc$29949$registers[14][2] ZN=$abc$29949$new_n437_
.subckt INV_X1 A=$abc$29949$registers[0][3] ZN=$abc$29949$new_n438_
.subckt INV_X1 A=$abc$29949$registers[1][3] ZN=$abc$29949$new_n439_
.subckt INV_X1 A=$abc$29949$registers[2][3] ZN=$abc$29949$new_n440_
.subckt INV_X1 A=$abc$29949$registers[3][3] ZN=$abc$29949$new_n441_
.subckt INV_X1 A=$abc$29949$registers[4][3] ZN=$abc$29949$new_n442_
.subckt INV_X1 A=$abc$29949$registers[5][3] ZN=$abc$29949$new_n443_
.subckt INV_X1 A=$abc$29949$registers[6][3] ZN=$abc$29949$new_n444_
.subckt INV_X1 A=$abc$29949$registers[7][3] ZN=$abc$29949$new_n445_
.subckt INV_X1 A=$abc$29949$registers[8][3] ZN=$abc$29949$new_n446_
.subckt INV_X1 A=$abc$29949$registers[9][3] ZN=$abc$29949$new_n447_
.subckt INV_X1 A=$abc$29949$registers[10][3] ZN=$abc$29949$new_n448_
.subckt INV_X1 A=$abc$29949$registers[11][3] ZN=$abc$29949$new_n449_
.subckt INV_X1 A=$abc$29949$registers[12][3] ZN=$abc$29949$new_n450_
.subckt INV_X1 A=$abc$29949$registers[14][3] ZN=$abc$29949$new_n451_
.subckt INV_X1 A=$abc$29949$registers[0][4] ZN=$abc$29949$new_n452_
.subckt INV_X1 A=$abc$29949$registers[1][4] ZN=$abc$29949$new_n453_
.subckt INV_X1 A=$abc$29949$registers[2][4] ZN=$abc$29949$new_n454_
.subckt INV_X1 A=$abc$29949$registers[3][4] ZN=$abc$29949$new_n455_
.subckt INV_X1 A=$abc$29949$registers[4][4] ZN=$abc$29949$new_n456_
.subckt INV_X1 A=$abc$29949$registers[5][4] ZN=$abc$29949$new_n457_
.subckt INV_X1 A=$abc$29949$registers[6][4] ZN=$abc$29949$new_n458_
.subckt INV_X1 A=$abc$29949$registers[7][4] ZN=$abc$29949$new_n459_
.subckt INV_X1 A=$abc$29949$registers[8][4] ZN=$abc$29949$new_n460_
.subckt INV_X1 A=$abc$29949$registers[9][4] ZN=$abc$29949$new_n461_
.subckt INV_X1 A=$abc$29949$registers[10][4] ZN=$abc$29949$new_n462_
.subckt INV_X1 A=$abc$29949$registers[11][4] ZN=$abc$29949$new_n463_
.subckt INV_X1 A=$abc$29949$registers[12][4] ZN=$abc$29949$new_n464_
.subckt INV_X1 A=$abc$29949$registers[14][4] ZN=$abc$29949$new_n465_
.subckt INV_X1 A=$abc$29949$registers[0][5] ZN=$abc$29949$new_n466_
.subckt INV_X1 A=$abc$29949$registers[1][5] ZN=$abc$29949$new_n467_
.subckt INV_X1 A=$abc$29949$registers[2][5] ZN=$abc$29949$new_n468_
.subckt INV_X1 A=$abc$29949$registers[3][5] ZN=$abc$29949$new_n469_
.subckt INV_X1 A=$abc$29949$registers[4][5] ZN=$abc$29949$new_n470_
.subckt INV_X1 A=$abc$29949$registers[5][5] ZN=$abc$29949$new_n471_
.subckt INV_X1 A=$abc$29949$registers[6][5] ZN=$abc$29949$new_n472_
.subckt INV_X1 A=$abc$29949$registers[7][5] ZN=$abc$29949$new_n473_
.subckt INV_X1 A=$abc$29949$registers[8][5] ZN=$abc$29949$new_n474_
.subckt INV_X1 A=$abc$29949$registers[9][5] ZN=$abc$29949$new_n475_
.subckt INV_X1 A=$abc$29949$registers[10][5] ZN=$abc$29949$new_n476_
.subckt INV_X1 A=$abc$29949$registers[11][5] ZN=$abc$29949$new_n477_
.subckt INV_X1 A=$abc$29949$registers[12][5] ZN=$abc$29949$new_n478_
.subckt INV_X1 A=$abc$29949$registers[14][5] ZN=$abc$29949$new_n479_
.subckt INV_X1 A=$abc$29949$registers[0][6] ZN=$abc$29949$new_n480_
.subckt INV_X1 A=$abc$29949$registers[1][6] ZN=$abc$29949$new_n481_
.subckt INV_X1 A=$abc$29949$registers[2][6] ZN=$abc$29949$new_n482_
.subckt INV_X1 A=$abc$29949$registers[3][6] ZN=$abc$29949$new_n483_
.subckt INV_X1 A=$abc$29949$registers[4][6] ZN=$abc$29949$new_n484_
.subckt INV_X1 A=$abc$29949$registers[5][6] ZN=$abc$29949$new_n485_
.subckt INV_X1 A=$abc$29949$registers[6][6] ZN=$abc$29949$new_n486_
.subckt INV_X1 A=$abc$29949$registers[7][6] ZN=$abc$29949$new_n487_
.subckt INV_X1 A=$abc$29949$registers[8][6] ZN=$abc$29949$new_n488_
.subckt INV_X1 A=$abc$29949$registers[9][6] ZN=$abc$29949$new_n489_
.subckt INV_X1 A=$abc$29949$registers[10][6] ZN=$abc$29949$new_n490_
.subckt INV_X1 A=$abc$29949$registers[11][6] ZN=$abc$29949$new_n491_
.subckt INV_X1 A=$abc$29949$registers[12][6] ZN=$abc$29949$new_n492_
.subckt INV_X1 A=$abc$29949$registers[14][6] ZN=$abc$29949$new_n493_
.subckt INV_X1 A=$abc$29949$registers[0][7] ZN=$abc$29949$new_n494_
.subckt INV_X1 A=$abc$29949$registers[1][7] ZN=$abc$29949$new_n495_
.subckt INV_X1 A=$abc$29949$registers[2][7] ZN=$abc$29949$new_n496_
.subckt INV_X1 A=$abc$29949$registers[3][7] ZN=$abc$29949$new_n497_
.subckt INV_X1 A=$abc$29949$registers[4][7] ZN=$abc$29949$new_n498_
.subckt INV_X1 A=$abc$29949$registers[5][7] ZN=$abc$29949$new_n499_
.subckt INV_X1 A=$abc$29949$registers[6][7] ZN=$abc$29949$new_n500_
.subckt INV_X1 A=$abc$29949$registers[7][7] ZN=$abc$29949$new_n501_
.subckt INV_X1 A=$abc$29949$registers[8][7] ZN=$abc$29949$new_n502_
.subckt INV_X1 A=$abc$29949$registers[9][7] ZN=$abc$29949$new_n503_
.subckt INV_X1 A=$abc$29949$registers[10][7] ZN=$abc$29949$new_n504_
.subckt INV_X1 A=$abc$29949$registers[11][7] ZN=$abc$29949$new_n505_
.subckt INV_X1 A=$abc$29949$registers[12][7] ZN=$abc$29949$new_n506_
.subckt INV_X1 A=$abc$29949$registers[14][7] ZN=$abc$29949$new_n507_
.subckt INV_X1 A=$abc$29949$decoded_rs_address[1] ZN=$abc$29949$new_n508_
.subckt INV_X1 A=$abc$29949$decoded_rs_address[3] ZN=$abc$29949$new_n509_
.subckt INV_X1 A=$abc$29949$immediate[0] ZN=$abc$29949$new_n510_
.subckt INV_X1 A=$abc$29949$immediate[1] ZN=$abc$29949$new_n511_
.subckt INV_X1 A=$abc$29949$immediate[2] ZN=$abc$29949$new_n512_
.subckt INV_X1 A=$abc$29949$immediate[3] ZN=$abc$29949$new_n513_
.subckt INV_X1 A=$abc$29949$immediate[4] ZN=$abc$29949$new_n514_
.subckt INV_X1 A=$abc$29949$immediate[5] ZN=$abc$29949$new_n515_
.subckt INV_X1 A=$abc$29949$immediate[6] ZN=$abc$29949$new_n516_
.subckt INV_X1 A=$abc$29949$immediate[7] ZN=$abc$29949$new_n517_
.subckt NAND4_X1 A1=$abc$29949$enable A2=$abc$29949$core_state[1] A3=$abc$29949$core_state[0] A4=$abc$29949$new_n391_ ZN=$abc$29949$new_n518_
.subckt MUX2_X1 A=$abc$29949$registers[9][0] B=$abc$29949$registers[13][0] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n519_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[8][0] ZN=$abc$29949$new_n520_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$registers[6][0] B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n521_
.subckt OAI21_X1 A=$abc$29949$new_n521_ B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$new_n396_ ZN=$abc$29949$new_n522_
.subckt NAND2_X1 A1=$abc$29949$registers[7][0] A2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n523_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n523_ C1=$abc$29949$decoded_rt_address[2] C2=$abc$29949$new_n397_ ZN=$abc$29949$new_n524_
.subckt MUX2_X1 A=$abc$29949$registers[1][0] B=$abc$29949$registers[5][0] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n525_
.subckt NOR2_X1 A1=$abc$29949$registers[0][0] A2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n526_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n526_ C1=$abc$29949$decoded_rt_address[2] C2=$abc$29949$new_n399_ ZN=$abc$29949$new_n527_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n520_ C1=$abc$29949$new_n407_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n528_
.subckt AOI211_X1 A=$abc$29949$new_n409_ B=$abc$29949$new_n528_ C1=$abc$29949$new_n519_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n529_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[3] B=$abc$29949$new_n527_ C1=$abc$29949$new_n525_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n530_
.subckt NOR3_X1 A1=$abc$29949$decoded_rt_address[1] A2=$abc$29949$new_n529_ A3=$abc$29949$new_n530_ ZN=$abc$29949$new_n531_
.subckt MUX2_X1 A=$abc$29949$registers[11][0] B=$abc$29949$registers[15][0] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n532_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[10][0] ZN=$abc$29949$new_n533_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n533_ C1=$abc$29949$new_n408_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n534_
.subckt AOI211_X1 A=$abc$29949$new_n409_ B=$abc$29949$new_n534_ C1=$abc$29949$new_n532_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n535_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[3] B1=$abc$29949$new_n522_ B2=$abc$29949$new_n524_ ZN=$abc$29949$new_n536_
.subckt NOR3_X1 A1=$abc$29949$new_n398_ A2=$abc$29949$new_n535_ A3=$abc$29949$new_n536_ ZN=$abc$29949$new_n537_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n531_ A3=$abc$29949$new_n537_ ZN=$abc$29949$new_n538_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n538_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n386_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25830
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[6][1] ZN=$abc$29949$new_n540_
.subckt OAI21_X1 A=$abc$29949$new_n540_ B1=$abc$29949$new_n412_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n541_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[7][1] ZN=$abc$29949$new_n542_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n542_ C1=$abc$29949$new_n413_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n543_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[12][1] ZN=$abc$29949$new_n544_
.subckt OAI21_X1 A=$abc$29949$new_n544_ B1=$abc$29949$new_n418_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n545_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[13][1] ZN=$abc$29949$new_n546_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n546_ C1=$abc$29949$new_n419_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n547_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[4][1] ZN=$abc$29949$new_n548_
.subckt OAI21_X1 A=$abc$29949$new_n548_ B1=$abc$29949$new_n410_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n549_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[5][1] ZN=$abc$29949$new_n550_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n550_ C1=$abc$29949$new_n411_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n551_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[10][1] ZN=$abc$29949$new_n552_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n552_ C1=$abc$29949$new_n423_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n553_
.subckt MUX2_X1 A=$abc$29949$registers[11][1] B=$abc$29949$registers[15][1] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n554_
.subckt AOI211_X1 A=$abc$29949$new_n398_ B=$abc$29949$new_n553_ C1=$abc$29949$new_n554_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n555_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[1] B1=$abc$29949$new_n545_ B2=$abc$29949$new_n547_ ZN=$abc$29949$new_n556_
.subckt NOR3_X1 A1=$abc$29949$new_n409_ A2=$abc$29949$new_n555_ A3=$abc$29949$new_n556_ ZN=$abc$29949$new_n557_
.subckt NAND3_X1 A1=$abc$29949$decoded_rt_address[1] A2=$abc$29949$new_n541_ A3=$abc$29949$new_n543_ ZN=$abc$29949$new_n558_
.subckt NAND3_X1 A1=$abc$29949$new_n398_ A2=$abc$29949$new_n549_ A3=$abc$29949$new_n551_ ZN=$abc$29949$new_n559_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[3] B1=$abc$29949$new_n558_ B2=$abc$29949$new_n559_ ZN=$abc$29949$new_n560_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n557_ A3=$abc$29949$new_n560_ ZN=$abc$29949$new_n561_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n561_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n385_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25834
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[6][2] ZN=$abc$29949$new_n563_
.subckt OAI21_X1 A=$abc$29949$new_n563_ B1=$abc$29949$new_n426_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n564_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[7][2] ZN=$abc$29949$new_n565_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n565_ C1=$abc$29949$new_n427_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n566_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[12][2] ZN=$abc$29949$new_n567_
.subckt OAI21_X1 A=$abc$29949$new_n567_ B1=$abc$29949$new_n432_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n568_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[13][2] ZN=$abc$29949$new_n569_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n569_ C1=$abc$29949$new_n433_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n570_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[4][2] ZN=$abc$29949$new_n571_
.subckt OAI21_X1 A=$abc$29949$new_n571_ B1=$abc$29949$new_n424_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n572_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[5][2] ZN=$abc$29949$new_n573_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n573_ C1=$abc$29949$new_n425_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n574_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[1] B1=$abc$29949$new_n568_ B2=$abc$29949$new_n570_ ZN=$abc$29949$new_n575_
.subckt MUX2_X1 A=$abc$29949$registers[11][2] B=$abc$29949$registers[15][2] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n576_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[10][2] ZN=$abc$29949$new_n577_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n577_ C1=$abc$29949$new_n437_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n578_
.subckt AOI211_X1 A=$abc$29949$new_n398_ B=$abc$29949$new_n578_ C1=$abc$29949$new_n576_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n579_
.subckt NOR3_X1 A1=$abc$29949$new_n409_ A2=$abc$29949$new_n575_ A3=$abc$29949$new_n579_ ZN=$abc$29949$new_n580_
.subckt NAND3_X1 A1=$abc$29949$decoded_rt_address[1] A2=$abc$29949$new_n564_ A3=$abc$29949$new_n566_ ZN=$abc$29949$new_n581_
.subckt NAND3_X1 A1=$abc$29949$new_n398_ A2=$abc$29949$new_n572_ A3=$abc$29949$new_n574_ ZN=$abc$29949$new_n582_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[3] B1=$abc$29949$new_n581_ B2=$abc$29949$new_n582_ ZN=$abc$29949$new_n583_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n580_ A3=$abc$29949$new_n583_ ZN=$abc$29949$new_n584_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n584_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n384_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25838
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[6][3] ZN=$abc$29949$new_n586_
.subckt OAI21_X1 A=$abc$29949$new_n586_ B1=$abc$29949$new_n440_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n587_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[7][3] ZN=$abc$29949$new_n588_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n588_ C1=$abc$29949$new_n441_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n589_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[12][3] ZN=$abc$29949$new_n590_
.subckt OAI21_X1 A=$abc$29949$new_n590_ B1=$abc$29949$new_n446_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n591_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[13][3] ZN=$abc$29949$new_n592_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n592_ C1=$abc$29949$new_n447_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n593_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[4][3] ZN=$abc$29949$new_n594_
.subckt OAI21_X1 A=$abc$29949$new_n594_ B1=$abc$29949$new_n438_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n595_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[5][3] ZN=$abc$29949$new_n596_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n596_ C1=$abc$29949$new_n439_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n597_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[10][3] ZN=$abc$29949$new_n598_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n598_ C1=$abc$29949$new_n451_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n599_
.subckt MUX2_X1 A=$abc$29949$registers[11][3] B=$abc$29949$registers[15][3] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n600_
.subckt AOI211_X1 A=$abc$29949$new_n398_ B=$abc$29949$new_n599_ C1=$abc$29949$new_n600_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n601_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[1] B1=$abc$29949$new_n591_ B2=$abc$29949$new_n593_ ZN=$abc$29949$new_n602_
.subckt NOR3_X1 A1=$abc$29949$new_n409_ A2=$abc$29949$new_n601_ A3=$abc$29949$new_n602_ ZN=$abc$29949$new_n603_
.subckt NAND3_X1 A1=$abc$29949$decoded_rt_address[1] A2=$abc$29949$new_n587_ A3=$abc$29949$new_n589_ ZN=$abc$29949$new_n604_
.subckt NAND3_X1 A1=$abc$29949$new_n398_ A2=$abc$29949$new_n595_ A3=$abc$29949$new_n597_ ZN=$abc$29949$new_n605_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[3] B1=$abc$29949$new_n604_ B2=$abc$29949$new_n605_ ZN=$abc$29949$new_n606_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n603_ A3=$abc$29949$new_n606_ ZN=$abc$29949$new_n607_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n607_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n383_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25842
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[0][4] ZN=$abc$29949$new_n609_
.subckt MUX2_X1 A=$abc$29949$registers[1][4] B=$abc$29949$registers[5][4] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n610_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[8][4] ZN=$abc$29949$new_n611_
.subckt MUX2_X1 A=$abc$29949$registers[9][4] B=$abc$29949$registers[13][4] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n612_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n609_ C1=$abc$29949$new_n456_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n613_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[3] B=$abc$29949$new_n613_ C1=$abc$29949$new_n610_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n614_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n611_ C1=$abc$29949$new_n464_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n615_
.subckt AOI211_X1 A=$abc$29949$new_n409_ B=$abc$29949$new_n615_ C1=$abc$29949$new_n612_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n616_
.subckt NOR3_X1 A1=$abc$29949$decoded_rt_address[1] A2=$abc$29949$new_n614_ A3=$abc$29949$new_n616_ ZN=$abc$29949$new_n617_
.subckt OAI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[3][4] ZN=$abc$29949$new_n618_
.subckt AOI21_X1 A=$abc$29949$new_n618_ B1=$abc$29949$new_n459_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n619_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[2][4] ZN=$abc$29949$new_n620_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n620_ C1=$abc$29949$new_n458_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n621_
.subckt NOR3_X1 A1=$abc$29949$decoded_rt_address[3] A2=$abc$29949$new_n619_ A3=$abc$29949$new_n621_ ZN=$abc$29949$new_n622_
.subckt MUX2_X1 A=$abc$29949$registers[11][4] B=$abc$29949$registers[15][4] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n623_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[10][4] ZN=$abc$29949$new_n624_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n624_ C1=$abc$29949$new_n465_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n625_
.subckt AOI211_X1 A=$abc$29949$new_n409_ B=$abc$29949$new_n625_ C1=$abc$29949$new_n623_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n626_
.subckt NOR3_X1 A1=$abc$29949$new_n398_ A2=$abc$29949$new_n622_ A3=$abc$29949$new_n626_ ZN=$abc$29949$new_n627_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n617_ A3=$abc$29949$new_n627_ ZN=$abc$29949$new_n628_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n628_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n382_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25846
.subckt MUX2_X1 A=$abc$29949$registers[9][5] B=$abc$29949$registers[13][5] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n630_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[8][5] ZN=$abc$29949$new_n631_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[6][5] ZN=$abc$29949$new_n632_
.subckt OAI21_X1 A=$abc$29949$new_n632_ B1=$abc$29949$new_n468_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n633_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[7][5] ZN=$abc$29949$new_n634_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n634_ C1=$abc$29949$new_n469_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n635_
.subckt MUX2_X1 A=$abc$29949$registers[1][5] B=$abc$29949$registers[5][5] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n636_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[0][5] ZN=$abc$29949$new_n637_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n637_ C1=$abc$29949$new_n470_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n638_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[3] B=$abc$29949$new_n638_ C1=$abc$29949$new_n636_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n639_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n631_ C1=$abc$29949$new_n478_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n640_
.subckt AOI211_X1 A=$abc$29949$new_n409_ B=$abc$29949$new_n640_ C1=$abc$29949$new_n630_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n641_
.subckt NOR3_X1 A1=$abc$29949$decoded_rt_address[1] A2=$abc$29949$new_n639_ A3=$abc$29949$new_n641_ ZN=$abc$29949$new_n642_
.subckt MUX2_X1 A=$abc$29949$registers[11][5] B=$abc$29949$registers[15][5] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n643_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[10][5] ZN=$abc$29949$new_n644_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n644_ C1=$abc$29949$new_n479_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n645_
.subckt AOI211_X1 A=$abc$29949$new_n409_ B=$abc$29949$new_n645_ C1=$abc$29949$new_n643_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n646_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[3] B1=$abc$29949$new_n633_ B2=$abc$29949$new_n635_ ZN=$abc$29949$new_n647_
.subckt NOR3_X1 A1=$abc$29949$new_n398_ A2=$abc$29949$new_n646_ A3=$abc$29949$new_n647_ ZN=$abc$29949$new_n648_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n642_ A3=$abc$29949$new_n648_ ZN=$abc$29949$new_n649_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n649_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n381_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25850
.subckt MUX2_X1 A=$abc$29949$registers[9][6] B=$abc$29949$registers[13][6] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n651_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[8][6] ZN=$abc$29949$new_n652_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[6][6] ZN=$abc$29949$new_n653_
.subckt OAI21_X1 A=$abc$29949$new_n653_ B1=$abc$29949$new_n482_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n654_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[7][6] ZN=$abc$29949$new_n655_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n655_ C1=$abc$29949$new_n483_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n656_
.subckt MUX2_X1 A=$abc$29949$registers[1][6] B=$abc$29949$registers[5][6] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n657_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[0][6] ZN=$abc$29949$new_n658_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n658_ C1=$abc$29949$new_n484_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n659_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[3] B=$abc$29949$new_n659_ C1=$abc$29949$new_n657_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n660_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n652_ C1=$abc$29949$new_n492_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n661_
.subckt AOI211_X1 A=$abc$29949$new_n409_ B=$abc$29949$new_n661_ C1=$abc$29949$new_n651_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n662_
.subckt NOR3_X1 A1=$abc$29949$decoded_rt_address[1] A2=$abc$29949$new_n660_ A3=$abc$29949$new_n662_ ZN=$abc$29949$new_n663_
.subckt MUX2_X1 A=$abc$29949$registers[11][6] B=$abc$29949$registers[15][6] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n664_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[10][6] ZN=$abc$29949$new_n665_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n665_ C1=$abc$29949$new_n493_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n666_
.subckt AOI211_X1 A=$abc$29949$new_n409_ B=$abc$29949$new_n666_ C1=$abc$29949$new_n664_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n667_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[3] B1=$abc$29949$new_n654_ B2=$abc$29949$new_n656_ ZN=$abc$29949$new_n668_
.subckt NOR3_X1 A1=$abc$29949$new_n398_ A2=$abc$29949$new_n667_ A3=$abc$29949$new_n668_ ZN=$abc$29949$new_n669_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n663_ A3=$abc$29949$new_n669_ ZN=$abc$29949$new_n670_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n670_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n380_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25854
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[6][7] ZN=$abc$29949$new_n672_
.subckt OAI21_X1 A=$abc$29949$new_n672_ B1=$abc$29949$new_n496_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n673_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[7][7] ZN=$abc$29949$new_n674_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n674_ C1=$abc$29949$new_n497_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n675_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[12][7] ZN=$abc$29949$new_n676_
.subckt OAI21_X1 A=$abc$29949$new_n676_ B1=$abc$29949$new_n502_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n677_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[13][7] ZN=$abc$29949$new_n678_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n678_ C1=$abc$29949$new_n503_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n679_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[0] B1=$abc$29949$decoded_rt_address[2] B2=$abc$29949$registers[4][7] ZN=$abc$29949$new_n680_
.subckt OAI21_X1 A=$abc$29949$new_n680_ B1=$abc$29949$new_n494_ B2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n681_
.subckt NAND2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[5][7] ZN=$abc$29949$new_n682_
.subckt OAI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n682_ C1=$abc$29949$new_n495_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n683_
.subckt NOR2_X1 A1=$abc$29949$decoded_rt_address[2] A2=$abc$29949$registers[10][7] ZN=$abc$29949$new_n684_
.subckt AOI211_X1 A=$abc$29949$decoded_rt_address[0] B=$abc$29949$new_n684_ C1=$abc$29949$new_n507_ C2=$abc$29949$decoded_rt_address[2] ZN=$abc$29949$new_n685_
.subckt MUX2_X1 A=$abc$29949$registers[11][7] B=$abc$29949$registers[15][7] S=$abc$29949$decoded_rt_address[2] Z=$abc$29949$new_n686_
.subckt AOI211_X1 A=$abc$29949$new_n398_ B=$abc$29949$new_n685_ C1=$abc$29949$new_n686_ C2=$abc$29949$decoded_rt_address[0] ZN=$abc$29949$new_n687_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[1] B1=$abc$29949$new_n677_ B2=$abc$29949$new_n679_ ZN=$abc$29949$new_n688_
.subckt NOR3_X1 A1=$abc$29949$new_n409_ A2=$abc$29949$new_n687_ A3=$abc$29949$new_n688_ ZN=$abc$29949$new_n689_
.subckt NAND3_X1 A1=$abc$29949$decoded_rt_address[1] A2=$abc$29949$new_n673_ A3=$abc$29949$new_n675_ ZN=$abc$29949$new_n690_
.subckt NAND3_X1 A1=$abc$29949$new_n398_ A2=$abc$29949$new_n681_ A3=$abc$29949$new_n683_ ZN=$abc$29949$new_n691_
.subckt AOI21_X1 A=$abc$29949$decoded_rt_address[3] B1=$abc$29949$new_n690_ B2=$abc$29949$new_n691_ ZN=$abc$29949$new_n692_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n689_ A3=$abc$29949$new_n692_ ZN=$abc$29949$new_n693_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n693_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n379_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25858
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[6][0] ZN=$abc$29949$new_n695_
.subckt OAI21_X1 A=$abc$29949$new_n695_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n396_ ZN=$abc$29949$new_n696_
.subckt NAND2_X1 A1=$abc$29949$registers[7][0] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n697_
.subckt OAI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n697_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n397_ ZN=$abc$29949$new_n698_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[12][0] ZN=$abc$29949$new_n699_
.subckt OAI21_X1 A=$abc$29949$new_n699_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n403_ ZN=$abc$29949$new_n700_
.subckt NAND2_X1 A1=$abc$29949$registers[13][0] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n701_
.subckt OAI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n701_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n404_ ZN=$abc$29949$new_n702_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[4][0] ZN=$abc$29949$new_n703_
.subckt OAI21_X1 A=$abc$29949$new_n703_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n394_ ZN=$abc$29949$new_n704_
.subckt NAND2_X1 A1=$abc$29949$registers[5][0] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n705_
.subckt OAI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n705_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n395_ ZN=$abc$29949$new_n706_
.subckt MUX2_X1 A=$abc$29949$registers[11][0] B=$abc$29949$registers[15][0] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n707_
.subckt NOR2_X1 A1=$abc$29949$registers[10][0] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n708_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n708_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n408_ ZN=$abc$29949$new_n709_
.subckt AOI211_X1 A=$abc$29949$new_n508_ B=$abc$29949$new_n709_ C1=$abc$29949$new_n707_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n710_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[1] B1=$abc$29949$new_n700_ B2=$abc$29949$new_n702_ ZN=$abc$29949$new_n711_
.subckt NOR3_X1 A1=$abc$29949$new_n509_ A2=$abc$29949$new_n710_ A3=$abc$29949$new_n711_ ZN=$abc$29949$new_n712_
.subckt NAND3_X1 A1=$abc$29949$decoded_rs_address[1] A2=$abc$29949$new_n696_ A3=$abc$29949$new_n698_ ZN=$abc$29949$new_n713_
.subckt NAND3_X1 A1=$abc$29949$new_n508_ A2=$abc$29949$new_n704_ A3=$abc$29949$new_n706_ ZN=$abc$29949$new_n714_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[3] B1=$abc$29949$new_n713_ B2=$abc$29949$new_n714_ ZN=$abc$29949$new_n715_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n712_ A3=$abc$29949$new_n715_ ZN=$abc$29949$new_n716_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n716_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n378_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25862
.subckt MUX2_X1 A=$abc$29949$registers[9][1] B=$abc$29949$registers[13][1] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n718_
.subckt NOR2_X1 A1=$abc$29949$registers[8][1] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n719_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[6][1] ZN=$abc$29949$new_n720_
.subckt OAI21_X1 A=$abc$29949$new_n720_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n412_ ZN=$abc$29949$new_n721_
.subckt NAND2_X1 A1=$abc$29949$registers[7][1] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n722_
.subckt OAI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n722_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n413_ ZN=$abc$29949$new_n723_
.subckt MUX2_X1 A=$abc$29949$registers[1][1] B=$abc$29949$registers[5][1] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n724_
.subckt NOR2_X1 A1=$abc$29949$registers[0][1] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n725_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n725_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n414_ ZN=$abc$29949$new_n726_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[3] B=$abc$29949$new_n726_ C1=$abc$29949$new_n724_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n727_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n719_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n422_ ZN=$abc$29949$new_n728_
.subckt AOI211_X1 A=$abc$29949$new_n509_ B=$abc$29949$new_n728_ C1=$abc$29949$new_n718_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n729_
.subckt NOR3_X1 A1=$abc$29949$decoded_rs_address[1] A2=$abc$29949$new_n727_ A3=$abc$29949$new_n729_ ZN=$abc$29949$new_n730_
.subckt MUX2_X1 A=$abc$29949$registers[11][1] B=$abc$29949$registers[15][1] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n731_
.subckt NOR2_X1 A1=$abc$29949$registers[10][1] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n732_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n732_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n423_ ZN=$abc$29949$new_n733_
.subckt AOI211_X1 A=$abc$29949$new_n509_ B=$abc$29949$new_n733_ C1=$abc$29949$new_n731_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n734_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[3] B1=$abc$29949$new_n721_ B2=$abc$29949$new_n723_ ZN=$abc$29949$new_n735_
.subckt NOR3_X1 A1=$abc$29949$new_n508_ A2=$abc$29949$new_n734_ A3=$abc$29949$new_n735_ ZN=$abc$29949$new_n736_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n730_ A3=$abc$29949$new_n736_ ZN=$abc$29949$new_n737_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n737_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n377_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25866
.subckt MUX2_X1 A=$abc$29949$registers[9][2] B=$abc$29949$registers[13][2] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n739_
.subckt NOR2_X1 A1=$abc$29949$registers[8][2] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n740_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[6][2] ZN=$abc$29949$new_n741_
.subckt OAI21_X1 A=$abc$29949$new_n741_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n426_ ZN=$abc$29949$new_n742_
.subckt NAND2_X1 A1=$abc$29949$registers[7][2] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n743_
.subckt OAI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n743_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n427_ ZN=$abc$29949$new_n744_
.subckt MUX2_X1 A=$abc$29949$registers[1][2] B=$abc$29949$registers[5][2] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n745_
.subckt NOR2_X1 A1=$abc$29949$registers[0][2] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n746_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n746_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n428_ ZN=$abc$29949$new_n747_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[3] B=$abc$29949$new_n747_ C1=$abc$29949$new_n745_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n748_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n740_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n436_ ZN=$abc$29949$new_n749_
.subckt AOI211_X1 A=$abc$29949$new_n509_ B=$abc$29949$new_n749_ C1=$abc$29949$new_n739_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n750_
.subckt NOR3_X1 A1=$abc$29949$decoded_rs_address[1] A2=$abc$29949$new_n748_ A3=$abc$29949$new_n750_ ZN=$abc$29949$new_n751_
.subckt MUX2_X1 A=$abc$29949$registers[11][2] B=$abc$29949$registers[15][2] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n752_
.subckt NOR2_X1 A1=$abc$29949$registers[10][2] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n753_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n753_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n437_ ZN=$abc$29949$new_n754_
.subckt AOI211_X1 A=$abc$29949$new_n509_ B=$abc$29949$new_n754_ C1=$abc$29949$new_n752_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n755_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[3] B1=$abc$29949$new_n742_ B2=$abc$29949$new_n744_ ZN=$abc$29949$new_n756_
.subckt NOR3_X1 A1=$abc$29949$new_n508_ A2=$abc$29949$new_n755_ A3=$abc$29949$new_n756_ ZN=$abc$29949$new_n757_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n751_ A3=$abc$29949$new_n757_ ZN=$abc$29949$new_n758_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n758_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n376_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25870
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[6][3] ZN=$abc$29949$new_n760_
.subckt OAI21_X1 A=$abc$29949$new_n760_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n440_ ZN=$abc$29949$new_n761_
.subckt NAND2_X1 A1=$abc$29949$registers[7][3] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n762_
.subckt OAI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n762_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n441_ ZN=$abc$29949$new_n763_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[12][3] ZN=$abc$29949$new_n764_
.subckt OAI21_X1 A=$abc$29949$new_n764_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n446_ ZN=$abc$29949$new_n765_
.subckt NAND2_X1 A1=$abc$29949$registers[13][3] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n766_
.subckt OAI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n766_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n447_ ZN=$abc$29949$new_n767_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[4][3] ZN=$abc$29949$new_n768_
.subckt OAI21_X1 A=$abc$29949$new_n768_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n438_ ZN=$abc$29949$new_n769_
.subckt NAND2_X1 A1=$abc$29949$registers[5][3] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n770_
.subckt OAI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n770_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n439_ ZN=$abc$29949$new_n771_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[1] B1=$abc$29949$new_n765_ B2=$abc$29949$new_n767_ ZN=$abc$29949$new_n772_
.subckt MUX2_X1 A=$abc$29949$registers[11][3] B=$abc$29949$registers[15][3] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n773_
.subckt NOR2_X1 A1=$abc$29949$registers[10][3] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n774_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n774_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n451_ ZN=$abc$29949$new_n775_
.subckt AOI211_X1 A=$abc$29949$new_n508_ B=$abc$29949$new_n775_ C1=$abc$29949$new_n773_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n776_
.subckt NOR3_X1 A1=$abc$29949$new_n509_ A2=$abc$29949$new_n772_ A3=$abc$29949$new_n776_ ZN=$abc$29949$new_n777_
.subckt NAND3_X1 A1=$abc$29949$decoded_rs_address[1] A2=$abc$29949$new_n761_ A3=$abc$29949$new_n763_ ZN=$abc$29949$new_n778_
.subckt NAND3_X1 A1=$abc$29949$new_n508_ A2=$abc$29949$new_n769_ A3=$abc$29949$new_n771_ ZN=$abc$29949$new_n779_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[3] B1=$abc$29949$new_n778_ B2=$abc$29949$new_n779_ ZN=$abc$29949$new_n780_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n777_ A3=$abc$29949$new_n780_ ZN=$abc$29949$new_n781_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n781_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n375_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25874
.subckt MUX2_X1 A=$abc$29949$registers[9][4] B=$abc$29949$registers[13][4] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n783_
.subckt NOR2_X1 A1=$abc$29949$registers[8][4] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n784_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[6][4] ZN=$abc$29949$new_n785_
.subckt OAI21_X1 A=$abc$29949$new_n785_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n454_ ZN=$abc$29949$new_n786_
.subckt NAND2_X1 A1=$abc$29949$registers[7][4] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n787_
.subckt OAI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n787_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n455_ ZN=$abc$29949$new_n788_
.subckt MUX2_X1 A=$abc$29949$registers[1][4] B=$abc$29949$registers[5][4] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n789_
.subckt NOR2_X1 A1=$abc$29949$registers[0][4] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n790_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n790_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n456_ ZN=$abc$29949$new_n791_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n784_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n464_ ZN=$abc$29949$new_n792_
.subckt AOI211_X1 A=$abc$29949$new_n509_ B=$abc$29949$new_n792_ C1=$abc$29949$new_n783_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n793_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[3] B=$abc$29949$new_n791_ C1=$abc$29949$new_n789_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n794_
.subckt NOR3_X1 A1=$abc$29949$decoded_rs_address[1] A2=$abc$29949$new_n793_ A3=$abc$29949$new_n794_ ZN=$abc$29949$new_n795_
.subckt MUX2_X1 A=$abc$29949$registers[11][4] B=$abc$29949$registers[15][4] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n796_
.subckt NOR2_X1 A1=$abc$29949$registers[10][4] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n797_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n797_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n465_ ZN=$abc$29949$new_n798_
.subckt AOI211_X1 A=$abc$29949$new_n509_ B=$abc$29949$new_n798_ C1=$abc$29949$new_n796_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n799_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[3] B1=$abc$29949$new_n786_ B2=$abc$29949$new_n788_ ZN=$abc$29949$new_n800_
.subckt NOR3_X1 A1=$abc$29949$new_n508_ A2=$abc$29949$new_n799_ A3=$abc$29949$new_n800_ ZN=$abc$29949$new_n801_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n795_ A3=$abc$29949$new_n801_ ZN=$abc$29949$new_n802_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n802_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n374_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25878
.subckt MUX2_X1 A=$abc$29949$registers[9][5] B=$abc$29949$registers[13][5] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n804_
.subckt NOR2_X1 A1=$abc$29949$registers[8][5] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n805_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[6][5] ZN=$abc$29949$new_n806_
.subckt OAI21_X1 A=$abc$29949$new_n806_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n468_ ZN=$abc$29949$new_n807_
.subckt NAND2_X1 A1=$abc$29949$registers[7][5] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n808_
.subckt OAI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n808_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n469_ ZN=$abc$29949$new_n809_
.subckt MUX2_X1 A=$abc$29949$registers[1][5] B=$abc$29949$registers[5][5] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n810_
.subckt NOR2_X1 A1=$abc$29949$registers[0][5] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n811_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n811_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n470_ ZN=$abc$29949$new_n812_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[3] B=$abc$29949$new_n812_ C1=$abc$29949$new_n810_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n813_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n805_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n478_ ZN=$abc$29949$new_n814_
.subckt AOI211_X1 A=$abc$29949$new_n509_ B=$abc$29949$new_n814_ C1=$abc$29949$new_n804_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n815_
.subckt NOR3_X1 A1=$abc$29949$decoded_rs_address[1] A2=$abc$29949$new_n813_ A3=$abc$29949$new_n815_ ZN=$abc$29949$new_n816_
.subckt MUX2_X1 A=$abc$29949$registers[11][5] B=$abc$29949$registers[15][5] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n817_
.subckt NOR2_X1 A1=$abc$29949$registers[10][5] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n818_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n818_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n479_ ZN=$abc$29949$new_n819_
.subckt AOI211_X1 A=$abc$29949$new_n509_ B=$abc$29949$new_n819_ C1=$abc$29949$new_n817_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n820_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[3] B1=$abc$29949$new_n807_ B2=$abc$29949$new_n809_ ZN=$abc$29949$new_n821_
.subckt NOR3_X1 A1=$abc$29949$new_n508_ A2=$abc$29949$new_n820_ A3=$abc$29949$new_n821_ ZN=$abc$29949$new_n822_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n816_ A3=$abc$29949$new_n822_ ZN=$abc$29949$new_n823_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n823_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n373_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25882
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[6][6] ZN=$abc$29949$new_n825_
.subckt OAI21_X1 A=$abc$29949$new_n825_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n482_ ZN=$abc$29949$new_n826_
.subckt NAND2_X1 A1=$abc$29949$registers[7][6] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n827_
.subckt OAI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n827_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n483_ ZN=$abc$29949$new_n828_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[4][6] ZN=$abc$29949$new_n829_
.subckt OAI21_X1 A=$abc$29949$new_n829_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n480_ ZN=$abc$29949$new_n830_
.subckt NAND2_X1 A1=$abc$29949$registers[5][6] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n831_
.subckt OAI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n831_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n481_ ZN=$abc$29949$new_n832_
.subckt NOR2_X1 A1=$abc$29949$registers[8][6] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n833_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n833_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n492_ ZN=$abc$29949$new_n834_
.subckt MUX2_X1 A=$abc$29949$registers[9][6] B=$abc$29949$registers[13][6] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n835_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[1] B=$abc$29949$new_n834_ C1=$abc$29949$new_n835_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n836_
.subckt MUX2_X1 A=$abc$29949$registers[11][6] B=$abc$29949$registers[15][6] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n837_
.subckt NOR2_X1 A1=$abc$29949$registers[10][6] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n838_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n838_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n493_ ZN=$abc$29949$new_n839_
.subckt AOI211_X1 A=$abc$29949$new_n508_ B=$abc$29949$new_n839_ C1=$abc$29949$new_n837_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n840_
.subckt NOR3_X1 A1=$abc$29949$new_n509_ A2=$abc$29949$new_n836_ A3=$abc$29949$new_n840_ ZN=$abc$29949$new_n841_
.subckt NAND3_X1 A1=$abc$29949$decoded_rs_address[1] A2=$abc$29949$new_n826_ A3=$abc$29949$new_n828_ ZN=$abc$29949$new_n842_
.subckt NAND3_X1 A1=$abc$29949$new_n508_ A2=$abc$29949$new_n830_ A3=$abc$29949$new_n832_ ZN=$abc$29949$new_n843_
.subckt AOI21_X1 A=$abc$29949$decoded_rs_address[3] B1=$abc$29949$new_n842_ B2=$abc$29949$new_n843_ ZN=$abc$29949$new_n844_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n841_ A3=$abc$29949$new_n844_ ZN=$abc$29949$new_n845_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n845_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n372_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25886
.subckt NOR2_X1 A1=$abc$29949$registers[0][7] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n847_
.subckt MUX2_X1 A=$abc$29949$registers[1][7] B=$abc$29949$registers[5][7] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n848_
.subckt NOR2_X1 A1=$abc$29949$registers[8][7] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n849_
.subckt MUX2_X1 A=$abc$29949$registers[9][7] B=$abc$29949$registers[13][7] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n850_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n849_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n506_ ZN=$abc$29949$new_n851_
.subckt AOI211_X1 A=$abc$29949$new_n509_ B=$abc$29949$new_n851_ C1=$abc$29949$new_n850_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n852_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n847_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n498_ ZN=$abc$29949$new_n853_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[3] B=$abc$29949$new_n853_ C1=$abc$29949$new_n848_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n854_
.subckt NOR3_X1 A1=$abc$29949$decoded_rs_address[1] A2=$abc$29949$new_n852_ A3=$abc$29949$new_n854_ ZN=$abc$29949$new_n855_
.subckt OAI21_X1 A=$abc$29949$decoded_rs_address[0] B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$registers[3][7] ZN=$abc$29949$new_n856_
.subckt AOI21_X1 A=$abc$29949$new_n856_ B1=$abc$29949$decoded_rs_address[2] B2=$abc$29949$new_n501_ ZN=$abc$29949$new_n857_
.subckt NOR2_X1 A1=$abc$29949$registers[2][7] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n858_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n858_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n500_ ZN=$abc$29949$new_n859_
.subckt NOR3_X1 A1=$abc$29949$decoded_rs_address[3] A2=$abc$29949$new_n857_ A3=$abc$29949$new_n859_ ZN=$abc$29949$new_n860_
.subckt MUX2_X1 A=$abc$29949$registers[11][7] B=$abc$29949$registers[15][7] S=$abc$29949$decoded_rs_address[2] Z=$abc$29949$new_n861_
.subckt NOR2_X1 A1=$abc$29949$registers[10][7] A2=$abc$29949$decoded_rs_address[2] ZN=$abc$29949$new_n862_
.subckt AOI211_X1 A=$abc$29949$decoded_rs_address[0] B=$abc$29949$new_n862_ C1=$abc$29949$decoded_rs_address[2] C2=$abc$29949$new_n507_ ZN=$abc$29949$new_n863_
.subckt AOI211_X1 A=$abc$29949$new_n509_ B=$abc$29949$new_n863_ C1=$abc$29949$new_n861_ C2=$abc$29949$decoded_rs_address[0] ZN=$abc$29949$new_n864_
.subckt NOR3_X1 A1=$abc$29949$new_n508_ A2=$abc$29949$new_n860_ A3=$abc$29949$new_n864_ ZN=$abc$29949$new_n865_
.subckt NOR3_X1 A1=$abc$29949$new_n518_ A2=$abc$29949$new_n855_ A3=$abc$29949$new_n865_ ZN=$abc$29949$new_n866_
.subckt AOI211_X1 A=$abc$29949$reset B=$abc$29949$new_n866_ C1=$abc$29949$new_n518_ C2=$abc$29949$new_n371_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25890
.subckt NAND2_X1 A1=$abc$29949$rd_address[2] A2=$abc$29949$rd_address[3] ZN=$abc$29949$new_n868_
.subckt OR2_X1 A1=$abc$29949$rd_address[0] A2=$abc$29949$rd_address[1] ZN=$abc$29949$new_n869_
.subckt OAI211_X1 A=$abc$29949$rd_address[2] B=$abc$29949$rd_address[3] C1=$abc$29949$rd_address[0] C2=$abc$29949$rd_address[1] ZN=$abc$29949$new_n870_
.subckt AND3_X1 A1=$abc$29949$reg_write_enable A2=$abc$29949$new_n393_ A3=$abc$29949$new_n870_ ZN=$abc$29949$new_n871_
.subckt NOR3_X1 A1=$abc$29949$new_n390_ A2=$abc$29949$core_state[0] A3=$abc$29949$new_n391_ ZN=$abc$29949$new_n872_
.subckt NOR3_X1 A1=$abc$29949$new_n389_ A2=$abc$29949$reg_input_mux[1] A3=$abc$29949$new_n392_ ZN=$abc$29949$new_n873_
.subckt NAND3_X1 A1=$abc$29949$new_n871_ A2=$abc$29949$new_n872_ A3=$abc$29949$new_n873_ ZN=$abc$29949$new_n874_
.subckt NOR2_X1 A1=$abc$29949$new_n389_ A2=$abc$29949$reg_input_mux[0] ZN=$abc$29949$new_n875_
.subckt OAI211_X1 A=$abc$29949$new_n871_ B=$abc$29949$new_n872_ C1=$abc$29949$new_n873_ C2=$abc$29949$new_n875_ ZN=$abc$29949$new_n876_
.subckt OR3_X1 A1=$abc$29949$new_n868_ A2=$abc$29949$new_n869_ A3=$abc$29949$new_n876_ ZN=$abc$29949$new_n877_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n877_ ZN=$abc$29949$new_n878_
.subckt NAND4_X1 A1=$abc$29949$reg_input_mux[1] A2=$abc$29949$new_n871_ A3=$abc$29949$new_n872_ A4=$abc$29949$new_n875_ ZN=$abc$29949$new_n879_
.subckt MUX2_X1 A=$abc$29949$lsu_out[0] B=$abc$29949$alu_out[0] S=$abc$29949$new_n874_ Z=$abc$29949$new_n880_
.subckt NOR2_X1 A1=$abc$29949$new_n510_ A2=$abc$29949$new_n879_ ZN=$abc$29949$new_n881_
.subckt AOI21_X1 A=$abc$29949$new_n881_ B1=$abc$29949$new_n880_ B2=$abc$29949$new_n879_ ZN=$abc$29949$new_n882_
.subckt OAI22_X1 A1=$abc$29949$new_n407_ A2=$abc$29949$new_n878_ B1=$abc$29949$new_n882_ B2=$abc$29949$new_n877_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25894
.subckt MUX2_X1 A=$abc$29949$lsu_out[1] B=$abc$29949$alu_out[1] S=$abc$29949$new_n874_ Z=$abc$29949$new_n884_
.subckt NOR2_X1 A1=$abc$29949$new_n511_ A2=$abc$29949$new_n879_ ZN=$abc$29949$new_n885_
.subckt AOI21_X1 A=$abc$29949$new_n885_ B1=$abc$29949$new_n884_ B2=$abc$29949$new_n879_ ZN=$abc$29949$new_n886_
.subckt OAI22_X1 A1=$abc$29949$new_n422_ A2=$abc$29949$new_n878_ B1=$abc$29949$new_n886_ B2=$abc$29949$new_n877_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25898
.subckt MUX2_X1 A=$abc$29949$lsu_out[2] B=$abc$29949$alu_out[2] S=$abc$29949$new_n874_ Z=$abc$29949$new_n888_
.subckt NOR2_X1 A1=$abc$29949$new_n512_ A2=$abc$29949$new_n879_ ZN=$abc$29949$new_n889_
.subckt AOI21_X1 A=$abc$29949$new_n889_ B1=$abc$29949$new_n888_ B2=$abc$29949$new_n879_ ZN=$abc$29949$new_n890_
.subckt OAI22_X1 A1=$abc$29949$new_n436_ A2=$abc$29949$new_n878_ B1=$abc$29949$new_n890_ B2=$abc$29949$new_n877_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25902
.subckt MUX2_X1 A=$abc$29949$lsu_out[3] B=$abc$29949$alu_out[3] S=$abc$29949$new_n874_ Z=$abc$29949$new_n892_
.subckt NOR2_X1 A1=$abc$29949$new_n513_ A2=$abc$29949$new_n879_ ZN=$abc$29949$new_n893_
.subckt AOI21_X1 A=$abc$29949$new_n893_ B1=$abc$29949$new_n892_ B2=$abc$29949$new_n879_ ZN=$abc$29949$new_n894_
.subckt OAI22_X1 A1=$abc$29949$new_n450_ A2=$abc$29949$new_n878_ B1=$abc$29949$new_n894_ B2=$abc$29949$new_n877_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25906
.subckt MUX2_X1 A=$abc$29949$lsu_out[4] B=$abc$29949$alu_out[4] S=$abc$29949$new_n874_ Z=$abc$29949$new_n896_
.subckt NOR2_X1 A1=$abc$29949$new_n514_ A2=$abc$29949$new_n879_ ZN=$abc$29949$new_n897_
.subckt AOI21_X1 A=$abc$29949$new_n897_ B1=$abc$29949$new_n896_ B2=$abc$29949$new_n879_ ZN=$abc$29949$new_n898_
.subckt OAI22_X1 A1=$abc$29949$new_n464_ A2=$abc$29949$new_n878_ B1=$abc$29949$new_n898_ B2=$abc$29949$new_n877_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25910
.subckt MUX2_X1 A=$abc$29949$lsu_out[5] B=$abc$29949$alu_out[5] S=$abc$29949$new_n874_ Z=$abc$29949$new_n900_
.subckt NOR2_X1 A1=$abc$29949$new_n515_ A2=$abc$29949$new_n879_ ZN=$abc$29949$new_n901_
.subckt AOI21_X1 A=$abc$29949$new_n901_ B1=$abc$29949$new_n900_ B2=$abc$29949$new_n879_ ZN=$abc$29949$new_n902_
.subckt OAI22_X1 A1=$abc$29949$new_n478_ A2=$abc$29949$new_n878_ B1=$abc$29949$new_n902_ B2=$abc$29949$new_n877_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25914
.subckt MUX2_X1 A=$abc$29949$lsu_out[6] B=$abc$29949$alu_out[6] S=$abc$29949$new_n874_ Z=$abc$29949$new_n904_
.subckt NOR2_X1 A1=$abc$29949$new_n516_ A2=$abc$29949$new_n879_ ZN=$abc$29949$new_n905_
.subckt AOI21_X1 A=$abc$29949$new_n905_ B1=$abc$29949$new_n904_ B2=$abc$29949$new_n879_ ZN=$abc$29949$new_n906_
.subckt OAI22_X1 A1=$abc$29949$new_n492_ A2=$abc$29949$new_n878_ B1=$abc$29949$new_n906_ B2=$abc$29949$new_n877_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25918
.subckt MUX2_X1 A=$abc$29949$lsu_out[7] B=$abc$29949$alu_out[7] S=$abc$29949$new_n874_ Z=$abc$29949$new_n908_
.subckt NOR2_X1 A1=$abc$29949$new_n517_ A2=$abc$29949$new_n879_ ZN=$abc$29949$new_n909_
.subckt AOI21_X1 A=$abc$29949$new_n909_ B1=$abc$29949$new_n908_ B2=$abc$29949$new_n879_ ZN=$abc$29949$new_n910_
.subckt OAI22_X1 A1=$abc$29949$new_n506_ A2=$abc$29949$new_n878_ B1=$abc$29949$new_n910_ B2=$abc$29949$new_n877_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25922
.subckt NAND2_X1 A1=$abc$29949$new_n387_ A2=$abc$29949$rd_address[1] ZN=$abc$29949$new_n912_
.subckt OR4_X1 A1=$abc$29949$rd_address[2] A2=$abc$29949$new_n388_ A3=$abc$29949$new_n876_ A4=$abc$29949$new_n912_ ZN=$abc$29949$new_n913_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n913_ ZN=$abc$29949$new_n914_
.subckt OAI22_X1 A1=$abc$29949$new_n882_ A2=$abc$29949$new_n913_ B1=$abc$29949$new_n914_ B2=$abc$29949$new_n405_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25926
.subckt OAI22_X1 A1=$abc$29949$new_n886_ A2=$abc$29949$new_n913_ B1=$abc$29949$new_n914_ B2=$abc$29949$new_n420_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25930
.subckt OAI22_X1 A1=$abc$29949$new_n890_ A2=$abc$29949$new_n913_ B1=$abc$29949$new_n914_ B2=$abc$29949$new_n434_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25934
.subckt OAI22_X1 A1=$abc$29949$new_n894_ A2=$abc$29949$new_n913_ B1=$abc$29949$new_n914_ B2=$abc$29949$new_n448_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25938
.subckt OAI22_X1 A1=$abc$29949$new_n898_ A2=$abc$29949$new_n913_ B1=$abc$29949$new_n914_ B2=$abc$29949$new_n462_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25942
.subckt OAI22_X1 A1=$abc$29949$new_n902_ A2=$abc$29949$new_n913_ B1=$abc$29949$new_n914_ B2=$abc$29949$new_n476_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25946
.subckt OAI22_X1 A1=$abc$29949$new_n906_ A2=$abc$29949$new_n913_ B1=$abc$29949$new_n914_ B2=$abc$29949$new_n490_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25950
.subckt OAI22_X1 A1=$abc$29949$new_n910_ A2=$abc$29949$new_n913_ B1=$abc$29949$new_n914_ B2=$abc$29949$new_n504_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25954
.subckt NOR4_X1 A1=$abc$29949$new_n389_ A2=$abc$29949$core_state[1] A3=$abc$29949$core_state[0] A4=$abc$29949$core_state[2] ZN=$abc$29949$new_n923_
.subckt NOR2_X1 A1=$abc$29949$reset A2=$abc$29949$new_n923_ ZN=$abc$29949$new_n924_
.subckt AND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n923_ ZN=$abc$29949$new_n925_
.subckt AOI22_X1 A1=$abc$29949$registers[13][0] A2=$abc$29949$new_n924_ B1=$abc$29949$new_n925_ B2=$abc$29949$block_id[0] ZN=$abc$29949$new_n926_
.subckt INV_X1 A=$abc$29949$new_n926_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25956
.subckt AOI22_X1 A1=$abc$29949$registers[13][1] A2=$abc$29949$new_n924_ B1=$abc$29949$new_n925_ B2=$abc$29949$block_id[1] ZN=$abc$29949$new_n928_
.subckt INV_X1 A=$abc$29949$new_n928_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25958
.subckt AOI22_X1 A1=$abc$29949$registers[13][2] A2=$abc$29949$new_n924_ B1=$abc$29949$new_n925_ B2=$abc$29949$block_id[2] ZN=$abc$29949$new_n930_
.subckt INV_X1 A=$abc$29949$new_n930_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25960
.subckt AOI22_X1 A1=$abc$29949$registers[13][3] A2=$abc$29949$new_n924_ B1=$abc$29949$new_n925_ B2=$abc$29949$block_id[3] ZN=$abc$29949$new_n932_
.subckt INV_X1 A=$abc$29949$new_n932_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25962
.subckt AOI22_X1 A1=$abc$29949$registers[13][4] A2=$abc$29949$new_n924_ B1=$abc$29949$new_n925_ B2=$abc$29949$block_id[4] ZN=$abc$29949$new_n934_
.subckt INV_X1 A=$abc$29949$new_n934_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25964
.subckt AOI22_X1 A1=$abc$29949$registers[13][5] A2=$abc$29949$new_n924_ B1=$abc$29949$new_n925_ B2=$abc$29949$block_id[5] ZN=$abc$29949$new_n936_
.subckt INV_X1 A=$abc$29949$new_n936_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25966
.subckt AOI22_X1 A1=$abc$29949$registers[13][6] A2=$abc$29949$new_n924_ B1=$abc$29949$new_n925_ B2=$abc$29949$block_id[6] ZN=$abc$29949$new_n938_
.subckt INV_X1 A=$abc$29949$new_n938_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25968
.subckt AOI22_X1 A1=$abc$29949$registers[13][7] A2=$abc$29949$new_n924_ B1=$abc$29949$new_n925_ B2=$abc$29949$block_id[7] ZN=$abc$29949$new_n940_
.subckt INV_X1 A=$abc$29949$new_n940_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25970
.subckt NAND2_X1 A1=$abc$29949$rd_address[2] A2=$abc$29949$new_n388_ ZN=$abc$29949$new_n942_
.subckt OR3_X1 A1=$abc$29949$new_n869_ A2=$abc$29949$new_n876_ A3=$abc$29949$new_n942_ ZN=$abc$29949$new_n943_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n943_ ZN=$abc$29949$new_n944_
.subckt OAI22_X1 A1=$abc$29949$new_n882_ A2=$abc$29949$new_n943_ B1=$abc$29949$new_n944_ B2=$abc$29949$new_n399_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25974
.subckt OAI22_X1 A1=$abc$29949$new_n886_ A2=$abc$29949$new_n943_ B1=$abc$29949$new_n944_ B2=$abc$29949$new_n414_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25978
.subckt OAI22_X1 A1=$abc$29949$new_n890_ A2=$abc$29949$new_n943_ B1=$abc$29949$new_n944_ B2=$abc$29949$new_n428_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25982
.subckt OAI22_X1 A1=$abc$29949$new_n894_ A2=$abc$29949$new_n943_ B1=$abc$29949$new_n944_ B2=$abc$29949$new_n442_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25986
.subckt OAI22_X1 A1=$abc$29949$new_n898_ A2=$abc$29949$new_n943_ B1=$abc$29949$new_n944_ B2=$abc$29949$new_n456_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25990
.subckt OAI22_X1 A1=$abc$29949$new_n902_ A2=$abc$29949$new_n943_ B1=$abc$29949$new_n944_ B2=$abc$29949$new_n470_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25994
.subckt OAI22_X1 A1=$abc$29949$new_n906_ A2=$abc$29949$new_n943_ B1=$abc$29949$new_n944_ B2=$abc$29949$new_n484_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$25998
.subckt OAI22_X1 A1=$abc$29949$new_n910_ A2=$abc$29949$new_n943_ B1=$abc$29949$new_n944_ B2=$abc$29949$new_n498_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26002
.subckt OR4_X1 A1=$abc$29949$rd_address[2] A2=$abc$29949$rd_address[3] A3=$abc$29949$new_n876_ A4=$abc$29949$new_n912_ ZN=$abc$29949$new_n953_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n953_ ZN=$abc$29949$new_n954_
.subckt OAI22_X1 A1=$abc$29949$new_n882_ A2=$abc$29949$new_n953_ B1=$abc$29949$new_n954_ B2=$abc$29949$new_n396_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26006
.subckt OAI22_X1 A1=$abc$29949$new_n886_ A2=$abc$29949$new_n953_ B1=$abc$29949$new_n954_ B2=$abc$29949$new_n412_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26010
.subckt OAI22_X1 A1=$abc$29949$new_n890_ A2=$abc$29949$new_n953_ B1=$abc$29949$new_n954_ B2=$abc$29949$new_n426_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26014
.subckt OAI22_X1 A1=$abc$29949$new_n894_ A2=$abc$29949$new_n953_ B1=$abc$29949$new_n954_ B2=$abc$29949$new_n440_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26018
.subckt OAI22_X1 A1=$abc$29949$new_n898_ A2=$abc$29949$new_n953_ B1=$abc$29949$new_n954_ B2=$abc$29949$new_n454_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26022
.subckt OAI22_X1 A1=$abc$29949$new_n902_ A2=$abc$29949$new_n953_ B1=$abc$29949$new_n954_ B2=$abc$29949$new_n468_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26026
.subckt OAI22_X1 A1=$abc$29949$new_n906_ A2=$abc$29949$new_n953_ B1=$abc$29949$new_n954_ B2=$abc$29949$new_n482_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26030
.subckt OAI22_X1 A1=$abc$29949$new_n910_ A2=$abc$29949$new_n953_ B1=$abc$29949$new_n954_ B2=$abc$29949$new_n496_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26034
.subckt OR2_X1 A1=$abc$29949$new_n387_ A2=$abc$29949$rd_address[1] ZN=$abc$29949$new_n963_
.subckt OR4_X1 A1=$abc$29949$rd_address[2] A2=$abc$29949$rd_address[3] A3=$abc$29949$new_n876_ A4=$abc$29949$new_n963_ ZN=$abc$29949$new_n964_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n964_ ZN=$abc$29949$new_n965_
.subckt OAI22_X1 A1=$abc$29949$new_n882_ A2=$abc$29949$new_n964_ B1=$abc$29949$new_n965_ B2=$abc$29949$new_n395_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26038
.subckt OAI22_X1 A1=$abc$29949$new_n886_ A2=$abc$29949$new_n964_ B1=$abc$29949$new_n965_ B2=$abc$29949$new_n411_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26042
.subckt OAI22_X1 A1=$abc$29949$new_n890_ A2=$abc$29949$new_n964_ B1=$abc$29949$new_n965_ B2=$abc$29949$new_n425_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26046
.subckt OAI22_X1 A1=$abc$29949$new_n894_ A2=$abc$29949$new_n964_ B1=$abc$29949$new_n965_ B2=$abc$29949$new_n439_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26050
.subckt OAI22_X1 A1=$abc$29949$new_n898_ A2=$abc$29949$new_n964_ B1=$abc$29949$new_n965_ B2=$abc$29949$new_n453_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26054
.subckt OAI22_X1 A1=$abc$29949$new_n902_ A2=$abc$29949$new_n964_ B1=$abc$29949$new_n965_ B2=$abc$29949$new_n467_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26058
.subckt OAI22_X1 A1=$abc$29949$new_n906_ A2=$abc$29949$new_n964_ B1=$abc$29949$new_n965_ B2=$abc$29949$new_n481_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26062
.subckt OAI22_X1 A1=$abc$29949$new_n910_ A2=$abc$29949$new_n964_ B1=$abc$29949$new_n965_ B2=$abc$29949$new_n495_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26066
.subckt OR3_X1 A1=$abc$29949$new_n876_ A2=$abc$29949$new_n912_ A3=$abc$29949$new_n942_ ZN=$abc$29949$new_n974_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n974_ ZN=$abc$29949$new_n975_
.subckt OAI22_X1 A1=$abc$29949$new_n882_ A2=$abc$29949$new_n974_ B1=$abc$29949$new_n975_ B2=$abc$29949$new_n401_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26070
.subckt OAI22_X1 A1=$abc$29949$new_n886_ A2=$abc$29949$new_n974_ B1=$abc$29949$new_n975_ B2=$abc$29949$new_n416_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26074
.subckt OAI22_X1 A1=$abc$29949$new_n890_ A2=$abc$29949$new_n974_ B1=$abc$29949$new_n975_ B2=$abc$29949$new_n430_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26078
.subckt OAI22_X1 A1=$abc$29949$new_n894_ A2=$abc$29949$new_n974_ B1=$abc$29949$new_n975_ B2=$abc$29949$new_n444_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26082
.subckt OAI22_X1 A1=$abc$29949$new_n898_ A2=$abc$29949$new_n974_ B1=$abc$29949$new_n975_ B2=$abc$29949$new_n458_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26086
.subckt OAI22_X1 A1=$abc$29949$new_n902_ A2=$abc$29949$new_n974_ B1=$abc$29949$new_n975_ B2=$abc$29949$new_n472_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26090
.subckt OAI22_X1 A1=$abc$29949$new_n906_ A2=$abc$29949$new_n974_ B1=$abc$29949$new_n975_ B2=$abc$29949$new_n486_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26094
.subckt OAI22_X1 A1=$abc$29949$new_n910_ A2=$abc$29949$new_n974_ B1=$abc$29949$new_n975_ B2=$abc$29949$new_n500_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26098
.subckt NAND2_X1 A1=$abc$29949$rd_address[0] A2=$abc$29949$rd_address[1] ZN=$abc$29949$new_n984_
.subckt OR4_X1 A1=$abc$29949$rd_address[2] A2=$abc$29949$new_n388_ A3=$abc$29949$new_n876_ A4=$abc$29949$new_n984_ ZN=$abc$29949$new_n985_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n985_ ZN=$abc$29949$new_n986_
.subckt OAI22_X1 A1=$abc$29949$new_n882_ A2=$abc$29949$new_n985_ B1=$abc$29949$new_n986_ B2=$abc$29949$new_n406_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26102
.subckt OAI22_X1 A1=$abc$29949$new_n886_ A2=$abc$29949$new_n985_ B1=$abc$29949$new_n986_ B2=$abc$29949$new_n421_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26106
.subckt OAI22_X1 A1=$abc$29949$new_n890_ A2=$abc$29949$new_n985_ B1=$abc$29949$new_n986_ B2=$abc$29949$new_n435_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26110
.subckt OAI22_X1 A1=$abc$29949$new_n894_ A2=$abc$29949$new_n985_ B1=$abc$29949$new_n986_ B2=$abc$29949$new_n449_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26114
.subckt OAI22_X1 A1=$abc$29949$new_n898_ A2=$abc$29949$new_n985_ B1=$abc$29949$new_n986_ B2=$abc$29949$new_n463_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26118
.subckt OAI22_X1 A1=$abc$29949$new_n902_ A2=$abc$29949$new_n985_ B1=$abc$29949$new_n986_ B2=$abc$29949$new_n477_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26122
.subckt OAI22_X1 A1=$abc$29949$new_n906_ A2=$abc$29949$new_n985_ B1=$abc$29949$new_n986_ B2=$abc$29949$new_n491_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26126
.subckt OAI22_X1 A1=$abc$29949$new_n910_ A2=$abc$29949$new_n985_ B1=$abc$29949$new_n986_ B2=$abc$29949$new_n505_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26130
.subckt OR4_X1 A1=$abc$29949$rd_address[2] A2=$abc$29949$rd_address[3] A3=$abc$29949$new_n869_ A4=$abc$29949$new_n876_ ZN=$abc$29949$new_n995_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n995_ ZN=$abc$29949$new_n996_
.subckt OAI22_X1 A1=$abc$29949$new_n882_ A2=$abc$29949$new_n995_ B1=$abc$29949$new_n996_ B2=$abc$29949$new_n394_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26134
.subckt OAI22_X1 A1=$abc$29949$new_n886_ A2=$abc$29949$new_n995_ B1=$abc$29949$new_n996_ B2=$abc$29949$new_n410_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26138
.subckt OAI22_X1 A1=$abc$29949$new_n890_ A2=$abc$29949$new_n995_ B1=$abc$29949$new_n996_ B2=$abc$29949$new_n424_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26142
.subckt OAI22_X1 A1=$abc$29949$new_n894_ A2=$abc$29949$new_n995_ B1=$abc$29949$new_n996_ B2=$abc$29949$new_n438_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26146
.subckt OAI22_X1 A1=$abc$29949$new_n898_ A2=$abc$29949$new_n995_ B1=$abc$29949$new_n996_ B2=$abc$29949$new_n452_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26150
.subckt OAI22_X1 A1=$abc$29949$new_n902_ A2=$abc$29949$new_n995_ B1=$abc$29949$new_n996_ B2=$abc$29949$new_n466_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26154
.subckt OAI22_X1 A1=$abc$29949$new_n906_ A2=$abc$29949$new_n995_ B1=$abc$29949$new_n996_ B2=$abc$29949$new_n480_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26158
.subckt OAI22_X1 A1=$abc$29949$new_n910_ A2=$abc$29949$new_n995_ B1=$abc$29949$new_n996_ B2=$abc$29949$new_n494_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26162
.subckt NOR2_X1 A1=$abc$29949$reset A2=$abc$29949$new_n408_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26166
.subckt NOR2_X1 A1=$abc$29949$reset A2=$abc$29949$new_n423_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26170
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n437_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26174
.subckt NOR2_X1 A1=$abc$29949$reset A2=$abc$29949$new_n451_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26178
.subckt NOR2_X1 A1=$abc$29949$reset A2=$abc$29949$new_n465_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26182
.subckt NOR2_X1 A1=$abc$29949$reset A2=$abc$29949$new_n479_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26186
.subckt NOR2_X1 A1=$abc$29949$reset A2=$abc$29949$new_n493_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26190
.subckt NOR2_X1 A1=$abc$29949$reset A2=$abc$29949$new_n507_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26194
.subckt OR4_X1 A1=$abc$29949$rd_address[2] A2=$abc$29949$rd_address[3] A3=$abc$29949$new_n876_ A4=$abc$29949$new_n984_ ZN=$abc$29949$new_n1013_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n1013_ ZN=$abc$29949$new_n1014_
.subckt OAI22_X1 A1=$abc$29949$new_n882_ A2=$abc$29949$new_n1013_ B1=$abc$29949$new_n1014_ B2=$abc$29949$new_n397_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26198
.subckt OAI22_X1 A1=$abc$29949$new_n886_ A2=$abc$29949$new_n1013_ B1=$abc$29949$new_n1014_ B2=$abc$29949$new_n413_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26202
.subckt OAI22_X1 A1=$abc$29949$new_n890_ A2=$abc$29949$new_n1013_ B1=$abc$29949$new_n1014_ B2=$abc$29949$new_n427_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26206
.subckt OAI22_X1 A1=$abc$29949$new_n894_ A2=$abc$29949$new_n1013_ B1=$abc$29949$new_n1014_ B2=$abc$29949$new_n441_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26210
.subckt OAI22_X1 A1=$abc$29949$new_n898_ A2=$abc$29949$new_n1013_ B1=$abc$29949$new_n1014_ B2=$abc$29949$new_n455_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26214
.subckt OAI22_X1 A1=$abc$29949$new_n902_ A2=$abc$29949$new_n1013_ B1=$abc$29949$new_n1014_ B2=$abc$29949$new_n469_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26218
.subckt OAI22_X1 A1=$abc$29949$new_n906_ A2=$abc$29949$new_n1013_ B1=$abc$29949$new_n1014_ B2=$abc$29949$new_n483_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26222
.subckt OAI22_X1 A1=$abc$29949$new_n910_ A2=$abc$29949$new_n1013_ B1=$abc$29949$new_n1014_ B2=$abc$29949$new_n497_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26226
.subckt OR4_X1 A1=$abc$29949$rd_address[2] A2=$abc$29949$new_n388_ A3=$abc$29949$new_n869_ A4=$abc$29949$new_n876_ ZN=$abc$29949$new_n1023_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n1023_ ZN=$abc$29949$new_n1024_
.subckt OAI22_X1 A1=$abc$29949$new_n882_ A2=$abc$29949$new_n1023_ B1=$abc$29949$new_n1024_ B2=$abc$29949$new_n403_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26230
.subckt OAI22_X1 A1=$abc$29949$new_n886_ A2=$abc$29949$new_n1023_ B1=$abc$29949$new_n1024_ B2=$abc$29949$new_n418_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26234
.subckt OAI22_X1 A1=$abc$29949$new_n890_ A2=$abc$29949$new_n1023_ B1=$abc$29949$new_n1024_ B2=$abc$29949$new_n432_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26238
.subckt OAI22_X1 A1=$abc$29949$new_n894_ A2=$abc$29949$new_n1023_ B1=$abc$29949$new_n1024_ B2=$abc$29949$new_n446_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26242
.subckt OAI22_X1 A1=$abc$29949$new_n898_ A2=$abc$29949$new_n1023_ B1=$abc$29949$new_n1024_ B2=$abc$29949$new_n460_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26246
.subckt OAI22_X1 A1=$abc$29949$new_n902_ A2=$abc$29949$new_n1023_ B1=$abc$29949$new_n1024_ B2=$abc$29949$new_n474_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26250
.subckt OAI22_X1 A1=$abc$29949$new_n906_ A2=$abc$29949$new_n1023_ B1=$abc$29949$new_n1024_ B2=$abc$29949$new_n488_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26254
.subckt OAI22_X1 A1=$abc$29949$new_n910_ A2=$abc$29949$new_n1023_ B1=$abc$29949$new_n1024_ B2=$abc$29949$new_n502_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26258
.subckt OR3_X1 A1=$abc$29949$new_n876_ A2=$abc$29949$new_n942_ A3=$abc$29949$new_n963_ ZN=$abc$29949$new_n1033_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n1033_ ZN=$abc$29949$new_n1034_
.subckt OAI22_X1 A1=$abc$29949$new_n882_ A2=$abc$29949$new_n1033_ B1=$abc$29949$new_n1034_ B2=$abc$29949$new_n400_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26262
.subckt OAI22_X1 A1=$abc$29949$new_n886_ A2=$abc$29949$new_n1033_ B1=$abc$29949$new_n1034_ B2=$abc$29949$new_n415_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26266
.subckt OAI22_X1 A1=$abc$29949$new_n890_ A2=$abc$29949$new_n1033_ B1=$abc$29949$new_n1034_ B2=$abc$29949$new_n429_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26270
.subckt OAI22_X1 A1=$abc$29949$new_n894_ A2=$abc$29949$new_n1033_ B1=$abc$29949$new_n1034_ B2=$abc$29949$new_n443_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26274
.subckt OAI22_X1 A1=$abc$29949$new_n898_ A2=$abc$29949$new_n1033_ B1=$abc$29949$new_n1034_ B2=$abc$29949$new_n457_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26278
.subckt OAI22_X1 A1=$abc$29949$new_n902_ A2=$abc$29949$new_n1033_ B1=$abc$29949$new_n1034_ B2=$abc$29949$new_n471_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26282
.subckt OAI22_X1 A1=$abc$29949$new_n906_ A2=$abc$29949$new_n1033_ B1=$abc$29949$new_n1034_ B2=$abc$29949$new_n485_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26286
.subckt OAI22_X1 A1=$abc$29949$new_n910_ A2=$abc$29949$new_n1033_ B1=$abc$29949$new_n1034_ B2=$abc$29949$new_n499_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26290
.subckt OR2_X1 A1=$abc$29949$reset A2=$abc$29949$registers[15][0] ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26294
.subckt AND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$registers[15][1] ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26298
.subckt AND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$registers[15][2] ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26302
.subckt AND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$registers[15][3] ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26306
.subckt AND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$registers[15][4] ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26310
.subckt AND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$registers[15][5] ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26314
.subckt AND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$registers[15][6] ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26318
.subckt AND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$registers[15][7] ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26322
.subckt OR3_X1 A1=$abc$29949$new_n876_ A2=$abc$29949$new_n942_ A3=$abc$29949$new_n984_ ZN=$abc$29949$new_n1051_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n1051_ ZN=$abc$29949$new_n1052_
.subckt OAI22_X1 A1=$abc$29949$new_n882_ A2=$abc$29949$new_n1051_ B1=$abc$29949$new_n1052_ B2=$abc$29949$new_n402_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26326
.subckt OAI22_X1 A1=$abc$29949$new_n886_ A2=$abc$29949$new_n1051_ B1=$abc$29949$new_n1052_ B2=$abc$29949$new_n417_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26330
.subckt OAI22_X1 A1=$abc$29949$new_n890_ A2=$abc$29949$new_n1051_ B1=$abc$29949$new_n1052_ B2=$abc$29949$new_n431_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26334
.subckt OAI22_X1 A1=$abc$29949$new_n894_ A2=$abc$29949$new_n1051_ B1=$abc$29949$new_n1052_ B2=$abc$29949$new_n445_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26338
.subckt OAI22_X1 A1=$abc$29949$new_n898_ A2=$abc$29949$new_n1051_ B1=$abc$29949$new_n1052_ B2=$abc$29949$new_n459_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26342
.subckt OAI22_X1 A1=$abc$29949$new_n902_ A2=$abc$29949$new_n1051_ B1=$abc$29949$new_n1052_ B2=$abc$29949$new_n473_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26346
.subckt OAI22_X1 A1=$abc$29949$new_n906_ A2=$abc$29949$new_n1051_ B1=$abc$29949$new_n1052_ B2=$abc$29949$new_n487_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26350
.subckt OAI22_X1 A1=$abc$29949$new_n910_ A2=$abc$29949$new_n1051_ B1=$abc$29949$new_n1052_ B2=$abc$29949$new_n501_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26354
.subckt OR4_X1 A1=$abc$29949$rd_address[2] A2=$abc$29949$new_n388_ A3=$abc$29949$new_n876_ A4=$abc$29949$new_n963_ ZN=$abc$29949$new_n1061_
.subckt NAND2_X1 A1=$abc$29949$new_n393_ A2=$abc$29949$new_n1061_ ZN=$abc$29949$new_n1062_
.subckt OAI22_X1 A1=$abc$29949$new_n882_ A2=$abc$29949$new_n1061_ B1=$abc$29949$new_n1062_ B2=$abc$29949$new_n404_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26358
.subckt OAI22_X1 A1=$abc$29949$new_n886_ A2=$abc$29949$new_n1061_ B1=$abc$29949$new_n1062_ B2=$abc$29949$new_n419_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26362
.subckt OAI22_X1 A1=$abc$29949$new_n890_ A2=$abc$29949$new_n1061_ B1=$abc$29949$new_n1062_ B2=$abc$29949$new_n433_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26366
.subckt OAI22_X1 A1=$abc$29949$new_n894_ A2=$abc$29949$new_n1061_ B1=$abc$29949$new_n1062_ B2=$abc$29949$new_n447_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26370
.subckt OAI22_X1 A1=$abc$29949$new_n898_ A2=$abc$29949$new_n1061_ B1=$abc$29949$new_n1062_ B2=$abc$29949$new_n461_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26374
.subckt OAI22_X1 A1=$abc$29949$new_n902_ A2=$abc$29949$new_n1061_ B1=$abc$29949$new_n1062_ B2=$abc$29949$new_n475_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26378
.subckt OAI22_X1 A1=$abc$29949$new_n906_ A2=$abc$29949$new_n1061_ B1=$abc$29949$new_n1062_ B2=$abc$29949$new_n489_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26382
.subckt OAI22_X1 A1=$abc$29949$new_n910_ A2=$abc$29949$new_n1061_ B1=$abc$29949$new_n1062_ B2=$abc$29949$new_n503_ ZN=$abc$29949$auto$rtlil.cc:2714:MuxGate$26386
.subckt NOR2_X1 A1=$abc$29949$reset A2=$abc$29949$new_n518_ ZN=$abc$29949$new_n1071_
.subckt MUX2_X1 A=$abc$29949$immediate[0] B=$abc$29949$decoded_immediate[0] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26388
.subckt MUX2_X1 A=$abc$29949$immediate[1] B=$abc$29949$decoded_immediate[1] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26390
.subckt MUX2_X1 A=$abc$29949$immediate[2] B=$abc$29949$decoded_immediate[2] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26392
.subckt MUX2_X1 A=$abc$29949$immediate[3] B=$abc$29949$decoded_immediate[3] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26394
.subckt MUX2_X1 A=$abc$29949$immediate[4] B=$abc$29949$decoded_immediate[4] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26396
.subckt MUX2_X1 A=$abc$29949$immediate[5] B=$abc$29949$decoded_immediate[5] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26398
.subckt MUX2_X1 A=$abc$29949$immediate[6] B=$abc$29949$decoded_immediate[6] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26400
.subckt MUX2_X1 A=$abc$29949$immediate[7] B=$abc$29949$decoded_immediate[7] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26402
.subckt MUX2_X1 A=$abc$29949$rd_address[0] B=$abc$29949$decoded_rd_address[0] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26404
.subckt MUX2_X1 A=$abc$29949$rd_address[1] B=$abc$29949$decoded_rd_address[1] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26406
.subckt MUX2_X1 A=$abc$29949$rd_address[2] B=$abc$29949$decoded_rd_address[2] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26408
.subckt MUX2_X1 A=$abc$29949$rd_address[3] B=$abc$29949$decoded_rd_address[3] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26410
.subckt MUX2_X1 A=$abc$29949$reg_write_enable B=$abc$29949$decoded_reg_write_enable S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26412
.subckt MUX2_X1 A=$abc$29949$reg_input_mux[0] B=$abc$29949$decoded_reg_input_mux[0] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26414
.subckt MUX2_X1 A=$abc$29949$reg_input_mux[1] B=$abc$29949$decoded_reg_input_mux[1] S=$abc$29949$new_n1071_ Z=$abc$29949$auto$rtlil.cc:2714:MuxGate$26416
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25830 Q=rt[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27514
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25834 Q=rt[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27513
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25838 Q=rt[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27512
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25842 Q=rt[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27511
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25846 Q=rt[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27510
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25850 Q=rt[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27509
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25854 Q=rt[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27508
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25858 Q=rt[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27507
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25862 Q=rs[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27506
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25866 Q=rs[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27505
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25870 Q=rs[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27504
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25874 Q=rs[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27503
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25878 Q=rs[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27502
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25882 Q=rs[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27501
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25886 Q=rs[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27500
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25890 Q=rs[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27499
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25894 Q=registers[12][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27498
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25898 Q=registers[12][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27497
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25902 Q=registers[12][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27496
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25906 Q=registers[12][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27495
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25910 Q=registers[12][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27494
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25914 Q=registers[12][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27493
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25918 Q=registers[12][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27492
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25922 Q=registers[12][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27491
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25926 Q=registers[10][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27490
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25930 Q=registers[10][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27489
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25934 Q=registers[10][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27488
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25938 Q=registers[10][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27487
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25942 Q=registers[10][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27486
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25946 Q=registers[10][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27485
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25950 Q=registers[10][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27484
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25954 Q=registers[10][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27483
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25956 Q=registers[13][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27482
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25958 Q=registers[13][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27481
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25960 Q=registers[13][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27480
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25962 Q=registers[13][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27479
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25964 Q=registers[13][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27478
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25966 Q=registers[13][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27477
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25968 Q=registers[13][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27476
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25970 Q=registers[13][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27475
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25974 Q=registers[4][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27474
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25978 Q=registers[4][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27473
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25982 Q=registers[4][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27472
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25986 Q=registers[4][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27471
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25990 Q=registers[4][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27470
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25994 Q=registers[4][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27469
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$25998 Q=registers[4][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27468
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26002 Q=registers[4][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27467
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26006 Q=registers[2][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27466
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26010 Q=registers[2][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27465
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26014 Q=registers[2][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27464
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26018 Q=registers[2][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27463
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26022 Q=registers[2][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27462
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26026 Q=registers[2][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27461
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26030 Q=registers[2][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27460
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26034 Q=registers[2][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27459
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26038 Q=registers[1][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27458
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26042 Q=registers[1][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27457
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26046 Q=registers[1][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27456
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26050 Q=registers[1][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27455
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26054 Q=registers[1][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27454
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26058 Q=registers[1][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27453
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26062 Q=registers[1][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27452
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26066 Q=registers[1][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27451
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26070 Q=registers[6][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27450
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26074 Q=registers[6][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27449
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26078 Q=registers[6][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27448
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26082 Q=registers[6][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27447
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26086 Q=registers[6][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27446
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26090 Q=registers[6][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27445
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26094 Q=registers[6][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27444
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26098 Q=registers[6][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27443
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26102 Q=registers[11][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27442
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26106 Q=registers[11][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27441
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26110 Q=registers[11][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27440
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26114 Q=registers[11][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27439
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26118 Q=registers[11][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27438
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26122 Q=registers[11][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27437
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26126 Q=registers[11][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27436
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26130 Q=registers[11][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27435
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26134 Q=registers[0][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27434
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26138 Q=registers[0][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27433
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26142 Q=registers[0][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27432
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26146 Q=registers[0][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27431
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26150 Q=registers[0][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27430
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26154 Q=registers[0][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27429
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26158 Q=registers[0][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27428
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26162 Q=registers[0][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27427
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26166 Q=registers[14][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27426
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26170 Q=registers[14][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27425
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26174 Q=registers[14][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27424
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26178 Q=registers[14][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27423
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26182 Q=registers[14][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27422
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26186 Q=registers[14][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27421
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26190 Q=registers[14][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27420
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26194 Q=registers[14][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27419
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26198 Q=registers[3][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27418
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26202 Q=registers[3][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27417
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26206 Q=registers[3][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27416
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26210 Q=registers[3][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27415
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26214 Q=registers[3][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27414
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26218 Q=registers[3][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27413
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26222 Q=registers[3][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27412
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26226 Q=registers[3][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27411
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26230 Q=registers[8][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27410
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26234 Q=registers[8][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27409
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26238 Q=registers[8][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27408
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26242 Q=registers[8][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27407
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26246 Q=registers[8][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27406
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26250 Q=registers[8][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27405
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26254 Q=registers[8][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27404
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26258 Q=registers[8][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27403
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26262 Q=registers[5][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27402
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26266 Q=registers[5][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27401
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26270 Q=registers[5][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27400
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26274 Q=registers[5][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27399
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26278 Q=registers[5][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27398
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26282 Q=registers[5][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27397
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26286 Q=registers[5][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27396
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26290 Q=registers[5][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27395
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26294 Q=registers[15][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27394
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26298 Q=registers[15][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27393
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26302 Q=registers[15][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27392
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26306 Q=registers[15][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27391
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26310 Q=registers[15][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27390
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26314 Q=registers[15][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27389
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26318 Q=registers[15][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27388
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26322 Q=registers[15][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27387
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26326 Q=registers[7][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27386
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26330 Q=registers[7][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27385
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26334 Q=registers[7][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27384
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26338 Q=registers[7][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27383
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26342 Q=registers[7][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27382
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26346 Q=registers[7][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27381
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26350 Q=registers[7][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27380
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26354 Q=registers[7][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27379
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26358 Q=registers[9][0] QN=$auto$dfflibmap.cc:405:dfflibmap$27378
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26362 Q=registers[9][1] QN=$auto$dfflibmap.cc:405:dfflibmap$27377
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26366 Q=registers[9][2] QN=$auto$dfflibmap.cc:405:dfflibmap$27376
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26370 Q=registers[9][3] QN=$auto$dfflibmap.cc:405:dfflibmap$27375
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26374 Q=registers[9][4] QN=$auto$dfflibmap.cc:405:dfflibmap$27374
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26378 Q=registers[9][5] QN=$auto$dfflibmap.cc:405:dfflibmap$27373
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26382 Q=registers[9][6] QN=$auto$dfflibmap.cc:405:dfflibmap$27372
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26386 Q=registers[9][7] QN=$auto$dfflibmap.cc:405:dfflibmap$27371
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26388 Q=immediate[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27370
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26390 Q=immediate[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27369
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26392 Q=immediate[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27368
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26394 Q=immediate[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27367
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26396 Q=immediate[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27366
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26398 Q=immediate[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27365
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26400 Q=immediate[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27364
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26402 Q=immediate[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27363
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26404 Q=rd_address[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27362
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26406 Q=rd_address[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27361
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26408 Q=rd_address[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27360
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26410 Q=rd_address[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27359
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26412 Q=reg_write_enable QN=$auto$dfflibmap.cc:405:dfflibmap$27358
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26414 Q=reg_input_mux[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27357
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26416 Q=reg_input_mux[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27356
.names rs[7] $abc$29949$rs[7]
1 1
.names rs[6] $abc$29949$rs[6]
1 1
.names rs[5] $abc$29949$rs[5]
1 1
.names rs[4] $abc$29949$rs[4]
1 1
.names rs[3] $abc$29949$rs[3]
1 1
.names rs[2] $abc$29949$rs[2]
1 1
.names rs[1] $abc$29949$rs[1]
1 1
.names rs[0] $abc$29949$rs[0]
1 1
.names rt[7] $abc$29949$rt[7]
1 1
.names rt[6] $abc$29949$rt[6]
1 1
.names rt[5] $abc$29949$rt[5]
1 1
.names rt[4] $abc$29949$rt[4]
1 1
.names rt[3] $abc$29949$rt[3]
1 1
.names rt[2] $abc$29949$rt[2]
1 1
.names rt[1] $abc$29949$rt[1]
1 1
.names rt[0] $abc$29949$rt[0]
1 1
.names rd_address[0] $abc$29949$rd_address[0]
1 1
.names rd_address[1] $abc$29949$rd_address[1]
1 1
.names rd_address[2] $abc$29949$rd_address[2]
1 1
.names rd_address[3] $abc$29949$rd_address[3]
1 1
.names enable $abc$29949$enable
1 1
.names core_state[1] $abc$29949$core_state[1]
1 1
.names core_state[0] $abc$29949$core_state[0]
1 1
.names core_state[2] $abc$29949$core_state[2]
1 1
.names reg_write_enable $abc$29949$reg_write_enable
1 1
.names reg_input_mux[1] $abc$29949$reg_input_mux[1]
1 1
.names reg_input_mux[0] $abc$29949$reg_input_mux[0]
1 1
.names reset $abc$29949$reset
1 1
.names registers[0][0] $abc$29949$registers[0][0]
1 1
.names registers[1][0] $abc$29949$registers[1][0]
1 1
.names decoded_rt_address[0] $abc$29949$decoded_rt_address[0]
1 1
.names registers[2][0] $abc$29949$registers[2][0]
1 1
.names registers[3][0] $abc$29949$registers[3][0]
1 1
.names decoded_rt_address[1] $abc$29949$decoded_rt_address[1]
1 1
.names registers[4][0] $abc$29949$registers[4][0]
1 1
.names registers[5][0] $abc$29949$registers[5][0]
1 1
.names registers[6][0] $abc$29949$registers[6][0]
1 1
.names registers[7][0] $abc$29949$registers[7][0]
1 1
.names decoded_rt_address[2] $abc$29949$decoded_rt_address[2]
1 1
.names registers[8][0] $abc$29949$registers[8][0]
1 1
.names registers[9][0] $abc$29949$registers[9][0]
1 1
.names registers[10][0] $abc$29949$registers[10][0]
1 1
.names registers[11][0] $abc$29949$registers[11][0]
1 1
.names registers[12][0] $abc$29949$registers[12][0]
1 1
.names registers[13][0] $abc$29949$registers[13][0]
1 1
.names registers[14][0] $abc$29949$registers[14][0]
1 1
.names registers[15][0] $abc$29949$registers[15][0]
1 1
.names decoded_rt_address[3] $abc$29949$decoded_rt_address[3]
1 1
.names registers[0][1] $abc$29949$registers[0][1]
1 1
.names registers[1][1] $abc$29949$registers[1][1]
1 1
.names registers[2][1] $abc$29949$registers[2][1]
1 1
.names registers[3][1] $abc$29949$registers[3][1]
1 1
.names registers[4][1] $abc$29949$registers[4][1]
1 1
.names registers[5][1] $abc$29949$registers[5][1]
1 1
.names registers[6][1] $abc$29949$registers[6][1]
1 1
.names registers[7][1] $abc$29949$registers[7][1]
1 1
.names registers[8][1] $abc$29949$registers[8][1]
1 1
.names registers[9][1] $abc$29949$registers[9][1]
1 1
.names registers[10][1] $abc$29949$registers[10][1]
1 1
.names registers[11][1] $abc$29949$registers[11][1]
1 1
.names registers[12][1] $abc$29949$registers[12][1]
1 1
.names registers[13][1] $abc$29949$registers[13][1]
1 1
.names registers[14][1] $abc$29949$registers[14][1]
1 1
.names registers[15][1] $abc$29949$registers[15][1]
1 1
.names registers[0][2] $abc$29949$registers[0][2]
1 1
.names registers[1][2] $abc$29949$registers[1][2]
1 1
.names registers[2][2] $abc$29949$registers[2][2]
1 1
.names registers[3][2] $abc$29949$registers[3][2]
1 1
.names registers[4][2] $abc$29949$registers[4][2]
1 1
.names registers[5][2] $abc$29949$registers[5][2]
1 1
.names registers[6][2] $abc$29949$registers[6][2]
1 1
.names registers[7][2] $abc$29949$registers[7][2]
1 1
.names registers[8][2] $abc$29949$registers[8][2]
1 1
.names registers[9][2] $abc$29949$registers[9][2]
1 1
.names registers[10][2] $abc$29949$registers[10][2]
1 1
.names registers[11][2] $abc$29949$registers[11][2]
1 1
.names registers[12][2] $abc$29949$registers[12][2]
1 1
.names registers[13][2] $abc$29949$registers[13][2]
1 1
.names registers[14][2] $abc$29949$registers[14][2]
1 1
.names registers[15][2] $abc$29949$registers[15][2]
1 1
.names registers[0][3] $abc$29949$registers[0][3]
1 1
.names registers[1][3] $abc$29949$registers[1][3]
1 1
.names registers[2][3] $abc$29949$registers[2][3]
1 1
.names registers[3][3] $abc$29949$registers[3][3]
1 1
.names registers[4][3] $abc$29949$registers[4][3]
1 1
.names registers[5][3] $abc$29949$registers[5][3]
1 1
.names registers[6][3] $abc$29949$registers[6][3]
1 1
.names registers[7][3] $abc$29949$registers[7][3]
1 1
.names registers[8][3] $abc$29949$registers[8][3]
1 1
.names registers[9][3] $abc$29949$registers[9][3]
1 1
.names registers[10][3] $abc$29949$registers[10][3]
1 1
.names registers[11][3] $abc$29949$registers[11][3]
1 1
.names registers[12][3] $abc$29949$registers[12][3]
1 1
.names registers[13][3] $abc$29949$registers[13][3]
1 1
.names registers[14][3] $abc$29949$registers[14][3]
1 1
.names registers[15][3] $abc$29949$registers[15][3]
1 1
.names registers[0][4] $abc$29949$registers[0][4]
1 1
.names registers[1][4] $abc$29949$registers[1][4]
1 1
.names registers[2][4] $abc$29949$registers[2][4]
1 1
.names registers[3][4] $abc$29949$registers[3][4]
1 1
.names registers[4][4] $abc$29949$registers[4][4]
1 1
.names registers[5][4] $abc$29949$registers[5][4]
1 1
.names registers[6][4] $abc$29949$registers[6][4]
1 1
.names registers[7][4] $abc$29949$registers[7][4]
1 1
.names registers[8][4] $abc$29949$registers[8][4]
1 1
.names registers[9][4] $abc$29949$registers[9][4]
1 1
.names registers[10][4] $abc$29949$registers[10][4]
1 1
.names registers[11][4] $abc$29949$registers[11][4]
1 1
.names registers[12][4] $abc$29949$registers[12][4]
1 1
.names registers[13][4] $abc$29949$registers[13][4]
1 1
.names registers[14][4] $abc$29949$registers[14][4]
1 1
.names registers[15][4] $abc$29949$registers[15][4]
1 1
.names registers[0][5] $abc$29949$registers[0][5]
1 1
.names registers[1][5] $abc$29949$registers[1][5]
1 1
.names registers[2][5] $abc$29949$registers[2][5]
1 1
.names registers[3][5] $abc$29949$registers[3][5]
1 1
.names registers[4][5] $abc$29949$registers[4][5]
1 1
.names registers[5][5] $abc$29949$registers[5][5]
1 1
.names registers[6][5] $abc$29949$registers[6][5]
1 1
.names registers[7][5] $abc$29949$registers[7][5]
1 1
.names registers[8][5] $abc$29949$registers[8][5]
1 1
.names registers[9][5] $abc$29949$registers[9][5]
1 1
.names registers[10][5] $abc$29949$registers[10][5]
1 1
.names registers[11][5] $abc$29949$registers[11][5]
1 1
.names registers[12][5] $abc$29949$registers[12][5]
1 1
.names registers[13][5] $abc$29949$registers[13][5]
1 1
.names registers[14][5] $abc$29949$registers[14][5]
1 1
.names registers[15][5] $abc$29949$registers[15][5]
1 1
.names registers[0][6] $abc$29949$registers[0][6]
1 1
.names registers[1][6] $abc$29949$registers[1][6]
1 1
.names registers[2][6] $abc$29949$registers[2][6]
1 1
.names registers[3][6] $abc$29949$registers[3][6]
1 1
.names registers[4][6] $abc$29949$registers[4][6]
1 1
.names registers[5][6] $abc$29949$registers[5][6]
1 1
.names registers[6][6] $abc$29949$registers[6][6]
1 1
.names registers[7][6] $abc$29949$registers[7][6]
1 1
.names registers[8][6] $abc$29949$registers[8][6]
1 1
.names registers[9][6] $abc$29949$registers[9][6]
1 1
.names registers[10][6] $abc$29949$registers[10][6]
1 1
.names registers[11][6] $abc$29949$registers[11][6]
1 1
.names registers[12][6] $abc$29949$registers[12][6]
1 1
.names registers[13][6] $abc$29949$registers[13][6]
1 1
.names registers[14][6] $abc$29949$registers[14][6]
1 1
.names registers[15][6] $abc$29949$registers[15][6]
1 1
.names registers[0][7] $abc$29949$registers[0][7]
1 1
.names registers[1][7] $abc$29949$registers[1][7]
1 1
.names registers[2][7] $abc$29949$registers[2][7]
1 1
.names registers[3][7] $abc$29949$registers[3][7]
1 1
.names registers[4][7] $abc$29949$registers[4][7]
1 1
.names registers[5][7] $abc$29949$registers[5][7]
1 1
.names registers[6][7] $abc$29949$registers[6][7]
1 1
.names registers[7][7] $abc$29949$registers[7][7]
1 1
.names registers[8][7] $abc$29949$registers[8][7]
1 1
.names registers[9][7] $abc$29949$registers[9][7]
1 1
.names registers[10][7] $abc$29949$registers[10][7]
1 1
.names registers[11][7] $abc$29949$registers[11][7]
1 1
.names registers[12][7] $abc$29949$registers[12][7]
1 1
.names registers[13][7] $abc$29949$registers[13][7]
1 1
.names registers[14][7] $abc$29949$registers[14][7]
1 1
.names registers[15][7] $abc$29949$registers[15][7]
1 1
.names decoded_rs_address[0] $abc$29949$decoded_rs_address[0]
1 1
.names decoded_rs_address[1] $abc$29949$decoded_rs_address[1]
1 1
.names decoded_rs_address[2] $abc$29949$decoded_rs_address[2]
1 1
.names decoded_rs_address[3] $abc$29949$decoded_rs_address[3]
1 1
.names lsu_out[0] $abc$29949$lsu_out[0]
1 1
.names alu_out[0] $abc$29949$alu_out[0]
1 1
.names immediate[0] $abc$29949$immediate[0]
1 1
.names block_id[0] $abc$29949$block_id[0]
1 1
.names lsu_out[1] $abc$29949$lsu_out[1]
1 1
.names alu_out[1] $abc$29949$alu_out[1]
1 1
.names immediate[1] $abc$29949$immediate[1]
1 1
.names block_id[1] $abc$29949$block_id[1]
1 1
.names lsu_out[2] $abc$29949$lsu_out[2]
1 1
.names alu_out[2] $abc$29949$alu_out[2]
1 1
.names immediate[2] $abc$29949$immediate[2]
1 1
.names block_id[2] $abc$29949$block_id[2]
1 1
.names lsu_out[3] $abc$29949$lsu_out[3]
1 1
.names alu_out[3] $abc$29949$alu_out[3]
1 1
.names immediate[3] $abc$29949$immediate[3]
1 1
.names block_id[3] $abc$29949$block_id[3]
1 1
.names lsu_out[4] $abc$29949$lsu_out[4]
1 1
.names alu_out[4] $abc$29949$alu_out[4]
1 1
.names immediate[4] $abc$29949$immediate[4]
1 1
.names block_id[4] $abc$29949$block_id[4]
1 1
.names lsu_out[5] $abc$29949$lsu_out[5]
1 1
.names alu_out[5] $abc$29949$alu_out[5]
1 1
.names immediate[5] $abc$29949$immediate[5]
1 1
.names block_id[5] $abc$29949$block_id[5]
1 1
.names lsu_out[6] $abc$29949$lsu_out[6]
1 1
.names alu_out[6] $abc$29949$alu_out[6]
1 1
.names immediate[6] $abc$29949$immediate[6]
1 1
.names block_id[6] $abc$29949$block_id[6]
1 1
.names lsu_out[7] $abc$29949$lsu_out[7]
1 1
.names alu_out[7] $abc$29949$alu_out[7]
1 1
.names immediate[7] $abc$29949$immediate[7]
1 1
.names block_id[7] $abc$29949$block_id[7]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25830 $auto$rtlil.cc:2714:MuxGate$25830
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25834 $auto$rtlil.cc:2714:MuxGate$25834
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25838 $auto$rtlil.cc:2714:MuxGate$25838
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25842 $auto$rtlil.cc:2714:MuxGate$25842
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25846 $auto$rtlil.cc:2714:MuxGate$25846
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25850 $auto$rtlil.cc:2714:MuxGate$25850
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25854 $auto$rtlil.cc:2714:MuxGate$25854
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25858 $auto$rtlil.cc:2714:MuxGate$25858
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25862 $auto$rtlil.cc:2714:MuxGate$25862
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25866 $auto$rtlil.cc:2714:MuxGate$25866
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25870 $auto$rtlil.cc:2714:MuxGate$25870
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25874 $auto$rtlil.cc:2714:MuxGate$25874
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25878 $auto$rtlil.cc:2714:MuxGate$25878
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25882 $auto$rtlil.cc:2714:MuxGate$25882
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25886 $auto$rtlil.cc:2714:MuxGate$25886
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25890 $auto$rtlil.cc:2714:MuxGate$25890
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25894 $auto$rtlil.cc:2714:MuxGate$25894
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25898 $auto$rtlil.cc:2714:MuxGate$25898
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25902 $auto$rtlil.cc:2714:MuxGate$25902
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25906 $auto$rtlil.cc:2714:MuxGate$25906
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25910 $auto$rtlil.cc:2714:MuxGate$25910
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25914 $auto$rtlil.cc:2714:MuxGate$25914
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25918 $auto$rtlil.cc:2714:MuxGate$25918
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25922 $auto$rtlil.cc:2714:MuxGate$25922
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25926 $auto$rtlil.cc:2714:MuxGate$25926
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25930 $auto$rtlil.cc:2714:MuxGate$25930
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25934 $auto$rtlil.cc:2714:MuxGate$25934
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25938 $auto$rtlil.cc:2714:MuxGate$25938
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25942 $auto$rtlil.cc:2714:MuxGate$25942
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25946 $auto$rtlil.cc:2714:MuxGate$25946
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25950 $auto$rtlil.cc:2714:MuxGate$25950
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25954 $auto$rtlil.cc:2714:MuxGate$25954
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25956 $auto$rtlil.cc:2714:MuxGate$25956
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25958 $auto$rtlil.cc:2714:MuxGate$25958
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25960 $auto$rtlil.cc:2714:MuxGate$25960
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25962 $auto$rtlil.cc:2714:MuxGate$25962
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25964 $auto$rtlil.cc:2714:MuxGate$25964
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25966 $auto$rtlil.cc:2714:MuxGate$25966
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25968 $auto$rtlil.cc:2714:MuxGate$25968
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25970 $auto$rtlil.cc:2714:MuxGate$25970
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25974 $auto$rtlil.cc:2714:MuxGate$25974
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25978 $auto$rtlil.cc:2714:MuxGate$25978
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25982 $auto$rtlil.cc:2714:MuxGate$25982
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25986 $auto$rtlil.cc:2714:MuxGate$25986
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25990 $auto$rtlil.cc:2714:MuxGate$25990
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25994 $auto$rtlil.cc:2714:MuxGate$25994
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$25998 $auto$rtlil.cc:2714:MuxGate$25998
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26002 $auto$rtlil.cc:2714:MuxGate$26002
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26006 $auto$rtlil.cc:2714:MuxGate$26006
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26010 $auto$rtlil.cc:2714:MuxGate$26010
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26014 $auto$rtlil.cc:2714:MuxGate$26014
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26018 $auto$rtlil.cc:2714:MuxGate$26018
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26022 $auto$rtlil.cc:2714:MuxGate$26022
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26026 $auto$rtlil.cc:2714:MuxGate$26026
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26030 $auto$rtlil.cc:2714:MuxGate$26030
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26034 $auto$rtlil.cc:2714:MuxGate$26034
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26038 $auto$rtlil.cc:2714:MuxGate$26038
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26042 $auto$rtlil.cc:2714:MuxGate$26042
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26046 $auto$rtlil.cc:2714:MuxGate$26046
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26050 $auto$rtlil.cc:2714:MuxGate$26050
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26054 $auto$rtlil.cc:2714:MuxGate$26054
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26058 $auto$rtlil.cc:2714:MuxGate$26058
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26062 $auto$rtlil.cc:2714:MuxGate$26062
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26066 $auto$rtlil.cc:2714:MuxGate$26066
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26070 $auto$rtlil.cc:2714:MuxGate$26070
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26074 $auto$rtlil.cc:2714:MuxGate$26074
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26078 $auto$rtlil.cc:2714:MuxGate$26078
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26082 $auto$rtlil.cc:2714:MuxGate$26082
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26086 $auto$rtlil.cc:2714:MuxGate$26086
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26090 $auto$rtlil.cc:2714:MuxGate$26090
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26094 $auto$rtlil.cc:2714:MuxGate$26094
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26098 $auto$rtlil.cc:2714:MuxGate$26098
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26102 $auto$rtlil.cc:2714:MuxGate$26102
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26106 $auto$rtlil.cc:2714:MuxGate$26106
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26110 $auto$rtlil.cc:2714:MuxGate$26110
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26114 $auto$rtlil.cc:2714:MuxGate$26114
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26118 $auto$rtlil.cc:2714:MuxGate$26118
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26122 $auto$rtlil.cc:2714:MuxGate$26122
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26126 $auto$rtlil.cc:2714:MuxGate$26126
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26130 $auto$rtlil.cc:2714:MuxGate$26130
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26134 $auto$rtlil.cc:2714:MuxGate$26134
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26138 $auto$rtlil.cc:2714:MuxGate$26138
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26142 $auto$rtlil.cc:2714:MuxGate$26142
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26146 $auto$rtlil.cc:2714:MuxGate$26146
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26150 $auto$rtlil.cc:2714:MuxGate$26150
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26154 $auto$rtlil.cc:2714:MuxGate$26154
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26158 $auto$rtlil.cc:2714:MuxGate$26158
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26162 $auto$rtlil.cc:2714:MuxGate$26162
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26166 $auto$rtlil.cc:2714:MuxGate$26166
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26170 $auto$rtlil.cc:2714:MuxGate$26170
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26174 $auto$rtlil.cc:2714:MuxGate$26174
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26178 $auto$rtlil.cc:2714:MuxGate$26178
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26182 $auto$rtlil.cc:2714:MuxGate$26182
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26186 $auto$rtlil.cc:2714:MuxGate$26186
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26190 $auto$rtlil.cc:2714:MuxGate$26190
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26194 $auto$rtlil.cc:2714:MuxGate$26194
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26198 $auto$rtlil.cc:2714:MuxGate$26198
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26202 $auto$rtlil.cc:2714:MuxGate$26202
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26206 $auto$rtlil.cc:2714:MuxGate$26206
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26210 $auto$rtlil.cc:2714:MuxGate$26210
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26214 $auto$rtlil.cc:2714:MuxGate$26214
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26218 $auto$rtlil.cc:2714:MuxGate$26218
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26222 $auto$rtlil.cc:2714:MuxGate$26222
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26226 $auto$rtlil.cc:2714:MuxGate$26226
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26230 $auto$rtlil.cc:2714:MuxGate$26230
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26234 $auto$rtlil.cc:2714:MuxGate$26234
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26238 $auto$rtlil.cc:2714:MuxGate$26238
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26242 $auto$rtlil.cc:2714:MuxGate$26242
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26246 $auto$rtlil.cc:2714:MuxGate$26246
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26250 $auto$rtlil.cc:2714:MuxGate$26250
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26254 $auto$rtlil.cc:2714:MuxGate$26254
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26258 $auto$rtlil.cc:2714:MuxGate$26258
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26262 $auto$rtlil.cc:2714:MuxGate$26262
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26266 $auto$rtlil.cc:2714:MuxGate$26266
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26270 $auto$rtlil.cc:2714:MuxGate$26270
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26274 $auto$rtlil.cc:2714:MuxGate$26274
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26278 $auto$rtlil.cc:2714:MuxGate$26278
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26282 $auto$rtlil.cc:2714:MuxGate$26282
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26286 $auto$rtlil.cc:2714:MuxGate$26286
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26290 $auto$rtlil.cc:2714:MuxGate$26290
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26294 $auto$rtlil.cc:2714:MuxGate$26294
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26298 $auto$rtlil.cc:2714:MuxGate$26298
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26302 $auto$rtlil.cc:2714:MuxGate$26302
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26306 $auto$rtlil.cc:2714:MuxGate$26306
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26310 $auto$rtlil.cc:2714:MuxGate$26310
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26314 $auto$rtlil.cc:2714:MuxGate$26314
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26318 $auto$rtlil.cc:2714:MuxGate$26318
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26322 $auto$rtlil.cc:2714:MuxGate$26322
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26326 $auto$rtlil.cc:2714:MuxGate$26326
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26330 $auto$rtlil.cc:2714:MuxGate$26330
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26334 $auto$rtlil.cc:2714:MuxGate$26334
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26338 $auto$rtlil.cc:2714:MuxGate$26338
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26342 $auto$rtlil.cc:2714:MuxGate$26342
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26346 $auto$rtlil.cc:2714:MuxGate$26346
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26350 $auto$rtlil.cc:2714:MuxGate$26350
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26354 $auto$rtlil.cc:2714:MuxGate$26354
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26358 $auto$rtlil.cc:2714:MuxGate$26358
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26362 $auto$rtlil.cc:2714:MuxGate$26362
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26366 $auto$rtlil.cc:2714:MuxGate$26366
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26370 $auto$rtlil.cc:2714:MuxGate$26370
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26374 $auto$rtlil.cc:2714:MuxGate$26374
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26378 $auto$rtlil.cc:2714:MuxGate$26378
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26382 $auto$rtlil.cc:2714:MuxGate$26382
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26386 $auto$rtlil.cc:2714:MuxGate$26386
1 1
.names decoded_immediate[0] $abc$29949$decoded_immediate[0]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26388 $auto$rtlil.cc:2714:MuxGate$26388
1 1
.names decoded_immediate[1] $abc$29949$decoded_immediate[1]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26390 $auto$rtlil.cc:2714:MuxGate$26390
1 1
.names decoded_immediate[2] $abc$29949$decoded_immediate[2]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26392 $auto$rtlil.cc:2714:MuxGate$26392
1 1
.names decoded_immediate[3] $abc$29949$decoded_immediate[3]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26394 $auto$rtlil.cc:2714:MuxGate$26394
1 1
.names decoded_immediate[4] $abc$29949$decoded_immediate[4]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26396 $auto$rtlil.cc:2714:MuxGate$26396
1 1
.names decoded_immediate[5] $abc$29949$decoded_immediate[5]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26398 $auto$rtlil.cc:2714:MuxGate$26398
1 1
.names decoded_immediate[6] $abc$29949$decoded_immediate[6]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26400 $auto$rtlil.cc:2714:MuxGate$26400
1 1
.names decoded_immediate[7] $abc$29949$decoded_immediate[7]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26402 $auto$rtlil.cc:2714:MuxGate$26402
1 1
.names decoded_rd_address[0] $abc$29949$decoded_rd_address[0]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26404 $auto$rtlil.cc:2714:MuxGate$26404
1 1
.names decoded_rd_address[1] $abc$29949$decoded_rd_address[1]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26406 $auto$rtlil.cc:2714:MuxGate$26406
1 1
.names decoded_rd_address[2] $abc$29949$decoded_rd_address[2]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26408 $auto$rtlil.cc:2714:MuxGate$26408
1 1
.names decoded_rd_address[3] $abc$29949$decoded_rd_address[3]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26410 $auto$rtlil.cc:2714:MuxGate$26410
1 1
.names decoded_reg_write_enable $abc$29949$decoded_reg_write_enable
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26412 $auto$rtlil.cc:2714:MuxGate$26412
1 1
.names decoded_reg_input_mux[0] $abc$29949$decoded_reg_input_mux[0]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26414 $auto$rtlil.cc:2714:MuxGate$26414
1 1
.names decoded_reg_input_mux[1] $abc$29949$decoded_reg_input_mux[1]
1 1
.names $abc$29949$auto$rtlil.cc:2714:MuxGate$26416 $auto$rtlil.cc:2714:MuxGate$26416
1 1
.end

.model $paramod\scheduler\THREADS_PER_BLOCK?s32'00000000000000000000000000000100
.inputs clk reset start[0] start[1] decoded_mem_read_enable decoded_mem_write_enable decoded_ret fetcher_state[0] fetcher_state[1] fetcher_state[2] lsu_state_1[0] lsu_state_1[1] lsu_state_1[2] lsu_state_1[3] lsu_state_1[4] lsu_state_1[5] lsu_state_1[6] lsu_state_1[7] lsu_state_2[0] lsu_state_2[1] lsu_state_2[2] lsu_state_2[3] lsu_state_2[4] lsu_state_2[5] lsu_state_2[6] lsu_state_2[7] next_pc[0] next_pc[1] next_pc[2] next_pc[3] next_pc[4] next_pc[5] next_pc[6] next_pc[7] next_pc[8] next_pc[9] next_pc[10] next_pc[11] next_pc[12] next_pc[13] next_pc[14] next_pc[15] next_pc[16] next_pc[17] next_pc[18] next_pc[19] next_pc[20] next_pc[21] next_pc[22] next_pc[23] next_pc[24] next_pc[25] next_pc[26] next_pc[27] next_pc[28] next_pc[29] next_pc[30] next_pc[31] core_state_1[0] core_state_1[1] core_state_1[2] core_state_2[0] core_state_2[1] core_state_2[2] current_pc_2[0] current_pc_2[1] current_pc_2[2] current_pc_2[3] current_pc_2[4] current_pc_2[5] current_pc_2[6] current_pc_2[7] current_pc_1[0] current_pc_1[1] current_pc_1[2] current_pc_1[3] current_pc_1[4] current_pc_1[5] current_pc_1[6] current_pc_1[7]
.outputs current_pc[0] current_pc[1] current_pc[2] current_pc[3] current_pc[4] current_pc[5] current_pc[6] current_pc[7] core_state[0] core_state[1] core_state[2] done[0] done[1] warp_select
.names $false
.names $true
1
.names $undef
.subckt INV_X1 A=$abc$30666$core_state[2] ZN=$abc$30666$new_n84_
.subckt INV_X1 A=$abc$30666$core_state[1] ZN=$abc$30666$new_n85_
.subckt INV_X1 A=$abc$30666$core_state[0] ZN=$abc$30666$new_n86_
.subckt INV_X1 A=$abc$30666$warp_select ZN=$abc$30666$new_n87_
.subckt INV_X1 A=$abc$30666$auto$dfflibmap.cc:405:dfflibmap$27521 ZN=$abc$30666$new_n88_
.subckt INV_X1 A=$abc$30666$lsu_state_2[0] ZN=$abc$30666$new_n89_
.subckt INV_X1 A=$abc$30666$lsu_state_1[3] ZN=$abc$30666$new_n90_
.subckt INV_X1 A=$abc$30666$auto$dfflibmap.cc:405:dfflibmap$27517 ZN=$abc$30666$new_n91_
.subckt INV_X1 A=$abc$30666$fetcher_state[1] ZN=$abc$30666$new_n92_
.subckt INV_X1 A=$abc$30666$decoded_ret ZN=$abc$30666$new_n93_
.subckt NOR2_X1 A1=$abc$30666$core_state[1] A2=$abc$30666$core_state[0] ZN=$abc$30666$new_n94_
.subckt OR2_X1 A1=$abc$30666$core_state[1] A2=$abc$30666$core_state[0] ZN=$abc$30666$new_n95_
.subckt NAND2_X1 A1=$abc$30666$core_state[2] A2=$abc$30666$new_n94_ ZN=$abc$30666$new_n96_
.subckt OR2_X1 A1=$abc$30666$new_n90_ A2=$abc$30666$lsu_state_1[2] ZN=$abc$30666$new_n97_
.subckt XOR2_X1 A=$abc$30666$lsu_state_1[7] B=$abc$30666$lsu_state_1[6] Z=$abc$30666$new_n98_
.subckt AOI21_X1 A=$abc$30666$warp_select B1=$abc$30666$new_n90_ B2=$abc$30666$lsu_state_1[2] ZN=$abc$30666$new_n99_
.subckt XOR2_X1 A=$abc$30666$lsu_state_1[5] B=$abc$30666$lsu_state_1[4] Z=$abc$30666$new_n100_
.subckt NOR2_X1 A1=$abc$30666$new_n98_ A2=$abc$30666$new_n100_ ZN=$abc$30666$new_n101_
.subckt XNOR2_X1 A=$abc$30666$lsu_state_1[1] B=$abc$30666$lsu_state_1[0] ZN=$abc$30666$new_n102_
.subckt AND4_X1 A1=$abc$30666$new_n97_ A2=$abc$30666$new_n99_ A3=$abc$30666$new_n101_ A4=$abc$30666$new_n102_ ZN=$abc$30666$new_n103_
.subckt NAND4_X1 A1=$abc$30666$new_n97_ A2=$abc$30666$new_n99_ A3=$abc$30666$new_n101_ A4=$abc$30666$new_n102_ ZN=$abc$30666$new_n104_
.subckt AND2_X1 A1=$abc$30666$lsu_state_2[1] A2=$abc$30666$new_n89_ ZN=$abc$30666$new_n105_
.subckt XNOR2_X1 A=$abc$30666$lsu_state_2[3] B=$abc$30666$lsu_state_2[2] ZN=$abc$30666$new_n106_
.subckt XNOR2_X1 A=$abc$30666$lsu_state_2[7] B=$abc$30666$lsu_state_2[6] ZN=$abc$30666$new_n107_
.subckt XOR2_X1 A=$abc$30666$lsu_state_2[5] B=$abc$30666$lsu_state_2[4] Z=$abc$30666$new_n108_
.subckt OAI21_X1 A=$abc$30666$warp_select B1=$abc$30666$lsu_state_2[1] B2=$abc$30666$new_n89_ ZN=$abc$30666$new_n109_
.subckt NAND2_X1 A1=$abc$30666$new_n106_ A2=$abc$30666$new_n107_ ZN=$abc$30666$new_n110_
.subckt NOR4_X1 A1=$abc$30666$new_n105_ A2=$abc$30666$new_n108_ A3=$abc$30666$new_n109_ A4=$abc$30666$new_n110_ ZN=$abc$30666$new_n111_
.subckt OR4_X1 A1=$abc$30666$new_n105_ A2=$abc$30666$new_n108_ A3=$abc$30666$new_n109_ A4=$abc$30666$new_n110_ ZN=$abc$30666$new_n112_
.subckt AOI21_X1 A=$abc$30666$new_n96_ B1=$abc$30666$new_n104_ B2=$abc$30666$new_n112_ ZN=$abc$30666$new_n113_
.subckt OAI211_X1 A=$abc$30666$core_state[2] B=$abc$30666$new_n94_ C1=$abc$30666$new_n103_ C2=$abc$30666$new_n111_ ZN=$abc$30666$new_n114_
.subckt NAND2_X1 A1=$abc$30666$core_state[2] A2=$abc$30666$core_state[1] ZN=$abc$30666$new_n115_
.subckt NOR2_X1 A1=$abc$30666$core_state[0] A2=$abc$30666$new_n115_ ZN=$abc$30666$new_n116_
.subckt MUX2_X1 A=$abc$30666$start[1] B=$abc$30666$start[0] S=$abc$30666$warp_select Z=$abc$30666$new_n117_
.subckt OAI21_X1 A=$abc$30666$new_n117_ B1=$abc$30666$new_n85_ B2=$abc$30666$core_state[2] ZN=$abc$30666$new_n118_
.subckt OAI21_X1 A=$abc$30666$new_n118_ B1=$abc$30666$new_n115_ B2=$abc$30666$core_state[0] ZN=$abc$30666$new_n119_
.subckt NAND3_X1 A1=$abc$30666$core_state[2] A2=$abc$30666$new_n85_ A3=$abc$30666$core_state[0] ZN=$abc$30666$new_n120_
.subckt NOR3_X1 A1=$abc$30666$core_state[1] A2=$abc$30666$new_n86_ A3=$abc$30666$new_n91_ ZN=$abc$30666$new_n121_
.subckt NAND3_X1 A1=$abc$30666$new_n85_ A2=$abc$30666$core_state[0] A3=$abc$30666$auto$dfflibmap.cc:405:dfflibmap$27517 ZN=$abc$30666$new_n122_
.subckt NOR3_X1 A1=$abc$30666$fetcher_state[0] A2=$abc$30666$new_n92_ A3=$abc$30666$fetcher_state[2] ZN=$abc$30666$new_n123_
.subckt NAND2_X1 A1=$abc$30666$new_n121_ A2=$abc$30666$new_n123_ ZN=$abc$30666$new_n124_
.subckt NAND2_X1 A1=$abc$30666$new_n120_ A2=$abc$30666$new_n124_ ZN=$abc$30666$new_n125_
.subckt MUX2_X1 A=$abc$30666$start[0] B=$abc$30666$start[1] S=$abc$30666$warp_select Z=$abc$30666$new_n126_
.subckt NAND3_X1 A1=$abc$30666$new_n84_ A2=$abc$30666$new_n94_ A3=$abc$30666$new_n126_ ZN=$abc$30666$new_n127_
.subckt AND4_X1 A1=$abc$30666$new_n119_ A2=$abc$30666$new_n120_ A3=$abc$30666$new_n124_ A4=$abc$30666$new_n127_ ZN=$abc$30666$new_n128_
.subckt NAND4_X1 A1=$abc$30666$new_n119_ A2=$abc$30666$new_n120_ A3=$abc$30666$new_n124_ A4=$abc$30666$new_n127_ ZN=$abc$30666$new_n129_
.subckt MUX2_X1 A=$abc$30666$current_pc_2[0] B=$abc$30666$current_pc_1[0] S=$abc$30666$warp_select Z=$abc$30666$new_n130_
.subckt MUX2_X1 A=$abc$30666$new_n130_ B=$abc$30666$next_pc[24] S=$abc$30666$new_n116_ Z=$abc$30666$new_n131_
.subckt NAND3_X1 A1=$abc$30666$new_n114_ A2=$abc$30666$new_n128_ A3=$abc$30666$new_n131_ ZN=$abc$30666$new_n132_
.subckt OAI21_X1 A=$abc$30666$current_pc[0] B1=$abc$30666$new_n113_ B2=$abc$30666$new_n129_ ZN=$abc$30666$new_n133_
.subckt AOI21_X1 A=$abc$30666$reset B1=$abc$30666$new_n132_ B2=$abc$30666$new_n133_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26420
.subckt MUX2_X1 A=$abc$30666$current_pc_2[1] B=$abc$30666$current_pc_1[1] S=$abc$30666$warp_select Z=$abc$30666$new_n135_
.subckt MUX2_X1 A=$abc$30666$new_n135_ B=$abc$30666$next_pc[25] S=$abc$30666$new_n116_ Z=$abc$30666$new_n136_
.subckt NAND3_X1 A1=$abc$30666$new_n114_ A2=$abc$30666$new_n128_ A3=$abc$30666$new_n136_ ZN=$abc$30666$new_n137_
.subckt OAI21_X1 A=$abc$30666$current_pc[1] B1=$abc$30666$new_n113_ B2=$abc$30666$new_n129_ ZN=$abc$30666$new_n138_
.subckt AOI21_X1 A=$abc$30666$reset B1=$abc$30666$new_n137_ B2=$abc$30666$new_n138_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26424
.subckt MUX2_X1 A=$abc$30666$current_pc_2[2] B=$abc$30666$current_pc_1[2] S=$abc$30666$warp_select Z=$abc$30666$new_n140_
.subckt MUX2_X1 A=$abc$30666$new_n140_ B=$abc$30666$next_pc[26] S=$abc$30666$new_n116_ Z=$abc$30666$new_n141_
.subckt NAND3_X1 A1=$abc$30666$new_n114_ A2=$abc$30666$new_n128_ A3=$abc$30666$new_n141_ ZN=$abc$30666$new_n142_
.subckt OAI21_X1 A=$abc$30666$current_pc[2] B1=$abc$30666$new_n113_ B2=$abc$30666$new_n129_ ZN=$abc$30666$new_n143_
.subckt AOI21_X1 A=$abc$30666$reset B1=$abc$30666$new_n142_ B2=$abc$30666$new_n143_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26428
.subckt MUX2_X1 A=$abc$30666$current_pc_2[3] B=$abc$30666$current_pc_1[3] S=$abc$30666$warp_select Z=$abc$30666$new_n145_
.subckt MUX2_X1 A=$abc$30666$new_n145_ B=$abc$30666$next_pc[27] S=$abc$30666$new_n116_ Z=$abc$30666$new_n146_
.subckt NAND3_X1 A1=$abc$30666$new_n114_ A2=$abc$30666$new_n128_ A3=$abc$30666$new_n146_ ZN=$abc$30666$new_n147_
.subckt OAI21_X1 A=$abc$30666$current_pc[3] B1=$abc$30666$new_n113_ B2=$abc$30666$new_n129_ ZN=$abc$30666$new_n148_
.subckt AOI21_X1 A=$abc$30666$reset B1=$abc$30666$new_n147_ B2=$abc$30666$new_n148_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26432
.subckt MUX2_X1 A=$abc$30666$current_pc_2[4] B=$abc$30666$current_pc_1[4] S=$abc$30666$warp_select Z=$abc$30666$new_n150_
.subckt MUX2_X1 A=$abc$30666$new_n150_ B=$abc$30666$next_pc[28] S=$abc$30666$new_n116_ Z=$abc$30666$new_n151_
.subckt NAND3_X1 A1=$abc$30666$new_n114_ A2=$abc$30666$new_n128_ A3=$abc$30666$new_n151_ ZN=$abc$30666$new_n152_
.subckt OAI21_X1 A=$abc$30666$current_pc[4] B1=$abc$30666$new_n113_ B2=$abc$30666$new_n129_ ZN=$abc$30666$new_n153_
.subckt AOI21_X1 A=$abc$30666$reset B1=$abc$30666$new_n152_ B2=$abc$30666$new_n153_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26436
.subckt MUX2_X1 A=$abc$30666$current_pc_2[5] B=$abc$30666$current_pc_1[5] S=$abc$30666$warp_select Z=$abc$30666$new_n155_
.subckt MUX2_X1 A=$abc$30666$new_n155_ B=$abc$30666$next_pc[29] S=$abc$30666$new_n116_ Z=$abc$30666$new_n156_
.subckt NAND3_X1 A1=$abc$30666$new_n114_ A2=$abc$30666$new_n128_ A3=$abc$30666$new_n156_ ZN=$abc$30666$new_n157_
.subckt OAI21_X1 A=$abc$30666$current_pc[5] B1=$abc$30666$new_n113_ B2=$abc$30666$new_n129_ ZN=$abc$30666$new_n158_
.subckt AOI21_X1 A=$abc$30666$reset B1=$abc$30666$new_n157_ B2=$abc$30666$new_n158_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26440
.subckt MUX2_X1 A=$abc$30666$current_pc_2[6] B=$abc$30666$current_pc_1[6] S=$abc$30666$warp_select Z=$abc$30666$new_n160_
.subckt MUX2_X1 A=$abc$30666$new_n160_ B=$abc$30666$next_pc[30] S=$abc$30666$new_n116_ Z=$abc$30666$new_n161_
.subckt NAND3_X1 A1=$abc$30666$new_n114_ A2=$abc$30666$new_n128_ A3=$abc$30666$new_n161_ ZN=$abc$30666$new_n162_
.subckt OAI21_X1 A=$abc$30666$current_pc[6] B1=$abc$30666$new_n113_ B2=$abc$30666$new_n129_ ZN=$abc$30666$new_n163_
.subckt AOI21_X1 A=$abc$30666$reset B1=$abc$30666$new_n162_ B2=$abc$30666$new_n163_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26444
.subckt MUX2_X1 A=$abc$30666$current_pc_2[7] B=$abc$30666$current_pc_1[7] S=$abc$30666$warp_select Z=$abc$30666$new_n165_
.subckt MUX2_X1 A=$abc$30666$new_n165_ B=$abc$30666$next_pc[31] S=$abc$30666$new_n116_ Z=$abc$30666$new_n166_
.subckt NAND3_X1 A1=$abc$30666$new_n114_ A2=$abc$30666$new_n128_ A3=$abc$30666$new_n166_ ZN=$abc$30666$new_n167_
.subckt OAI21_X1 A=$abc$30666$current_pc[7] B1=$abc$30666$new_n113_ B2=$abc$30666$new_n129_ ZN=$abc$30666$new_n168_
.subckt AOI21_X1 A=$abc$30666$reset B1=$abc$30666$new_n167_ B2=$abc$30666$new_n168_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26448
.subckt NAND2_X1 A1=$abc$30666$core_state[1] A2=$abc$30666$core_state[0] ZN=$abc$30666$new_n170_
.subckt OAI211_X1 A=$abc$30666$new_n95_ B=$abc$30666$new_n122_ C1=$abc$30666$new_n170_ C2=$abc$30666$new_n84_ ZN=$abc$30666$new_n171_
.subckt AND4_X1 A1=$abc$30666$new_n117_ A2=$abc$30666$new_n124_ A3=$abc$30666$new_n127_ A4=$abc$30666$new_n171_ ZN=$abc$30666$new_n172_
.subckt AOI21_X1 A=$abc$30666$warp_select B1=$abc$30666$new_n114_ B2=$abc$30666$new_n172_ ZN=$abc$30666$new_n173_
.subckt AND3_X1 A1=$abc$30666$new_n88_ A2=$abc$30666$new_n114_ A3=$abc$30666$new_n172_ ZN=$abc$30666$new_n174_
.subckt NOR3_X1 A1=$abc$30666$reset A2=$abc$30666$new_n173_ A3=$abc$30666$new_n174_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26452
.subckt AOI21_X1 A=$abc$30666$core_state[2] B1=$abc$30666$auto$dfflibmap.cc:405:dfflibmap$27517 B2=$abc$30666$new_n95_ ZN=$abc$30666$new_n176_
.subckt NAND4_X1 A1=$abc$30666$core_state[2] A2=$abc$30666$core_state[1] A3=$abc$30666$core_state[0] A4=$abc$30666$new_n117_ ZN=$abc$30666$new_n177_
.subckt OAI211_X1 A=$abc$30666$new_n96_ B=$abc$30666$new_n177_ C1=$abc$30666$new_n123_ C2=$abc$30666$new_n122_ ZN=$abc$30666$new_n178_
.subckt MUX2_X1 A=$abc$30666$core_state_2[0] B=$abc$30666$core_state_1[0] S=$abc$30666$warp_select Z=$abc$30666$new_n179_
.subckt MUX2_X1 A=$abc$30666$core_state[0] B=$abc$30666$new_n179_ S=$abc$30666$new_n117_ Z=$abc$30666$new_n180_
.subckt OAI21_X1 A=$abc$30666$new_n180_ B1=$abc$30666$new_n178_ B2=$abc$30666$new_n176_ ZN=$abc$30666$new_n181_
.subckt NAND4_X1 A1=$abc$30666$core_state[2] A2=$abc$30666$core_state[1] A3=$abc$30666$core_state[0] A4=$abc$30666$new_n126_ ZN=$abc$30666$new_n182_
.subckt OAI211_X1 A=$abc$30666$core_state[1] B=$abc$30666$auto$dfflibmap.cc:405:dfflibmap$27517 C1=$abc$30666$decoded_ret C2=$abc$30666$new_n86_ ZN=$abc$30666$new_n183_
.subckt OAI21_X1 A=$abc$30666$new_n183_ B1=$abc$30666$new_n182_ B2=$abc$30666$new_n117_ ZN=$abc$30666$new_n184_
.subckt AOI211_X1 A=$abc$30666$new_n116_ B=$abc$30666$new_n184_ C1=$abc$30666$new_n176_ C2=$abc$30666$new_n126_ ZN=$abc$30666$new_n185_
.subckt AND2_X1 A1=$abc$30666$new_n181_ A2=$abc$30666$new_n185_ ZN=$abc$30666$new_n186_
.subckt AOI21_X1 A=$abc$30666$reset B1=$abc$30666$new_n114_ B2=$abc$30666$new_n186_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26456
.subckt NOR3_X1 A1=$abc$30666$new_n96_ A2=$abc$30666$new_n103_ A3=$abc$30666$new_n111_ ZN=$abc$30666$new_n188_
.subckt AOI211_X1 A=$abc$30666$core_state[2] B=$abc$30666$new_n126_ C1=$abc$30666$new_n95_ C2=$abc$30666$auto$dfflibmap.cc:405:dfflibmap$27517 ZN=$abc$30666$new_n189_
.subckt NOR2_X1 A1=$abc$30666$new_n121_ A2=$abc$30666$new_n189_ ZN=$abc$30666$new_n190_
.subckt NAND2_X1 A1=$abc$30666$new_n177_ A2=$abc$30666$new_n190_ ZN=$abc$30666$new_n191_
.subckt MUX2_X1 A=$abc$30666$core_state_2[1] B=$abc$30666$core_state_1[1] S=$abc$30666$warp_select Z=$abc$30666$new_n192_
.subckt MUX2_X1 A=$abc$30666$core_state[1] B=$abc$30666$new_n192_ S=$abc$30666$new_n117_ Z=$abc$30666$new_n193_
.subckt OAI21_X1 A=$abc$30666$new_n193_ B1=$abc$30666$new_n191_ B2=$abc$30666$new_n188_ ZN=$abc$30666$new_n194_
.subckt NOR2_X1 A1=$abc$30666$new_n125_ A2=$abc$30666$new_n184_ ZN=$abc$30666$new_n195_
.subckt AOI21_X1 A=$abc$30666$reset B1=$abc$30666$new_n194_ B2=$abc$30666$new_n195_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26460
.subckt MUX2_X1 A=$abc$30666$core_state_2[2] B=$abc$30666$core_state_1[2] S=$abc$30666$warp_select Z=$abc$30666$new_n197_
.subckt MUX2_X1 A=$abc$30666$core_state[2] B=$abc$30666$new_n197_ S=$abc$30666$new_n117_ Z=$abc$30666$new_n198_
.subckt OAI21_X1 A=$abc$30666$new_n198_ B1=$abc$30666$new_n189_ B2=$abc$30666$new_n178_ ZN=$abc$30666$new_n199_
.subckt OAI221_X1 A=$abc$30666$new_n120_ B1=$abc$30666$new_n170_ B2=$abc$30666$new_n91_ C1=$abc$30666$new_n182_ C2=$abc$30666$new_n117_ ZN=$abc$30666$new_n200_
.subckt NOR2_X1 A1=$abc$30666$new_n113_ A2=$abc$30666$new_n200_ ZN=$abc$30666$new_n201_
.subckt AOI21_X1 A=$abc$30666$reset B1=$abc$30666$new_n199_ B2=$abc$30666$new_n201_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26464
.subckt AOI221_X1 A=$abc$30666$new_n170_ B1=$abc$30666$new_n93_ B2=$abc$30666$auto$dfflibmap.cc:405:dfflibmap$27517 C1=$abc$30666$core_state[2] C2=$abc$30666$new_n126_ ZN=$abc$30666$new_n203_
.subckt AOI21_X1 A=$abc$30666$done[0] B1=$abc$30666$new_n87_ B2=$abc$30666$new_n203_ ZN=$abc$30666$new_n204_
.subckt NOR2_X1 A1=$abc$30666$reset A2=$abc$30666$new_n204_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26468
.subckt AOI21_X1 A=$abc$30666$done[1] B1=$abc$30666$warp_select B2=$abc$30666$new_n203_ ZN=$abc$30666$new_n206_
.subckt NOR2_X1 A1=$abc$30666$reset A2=$abc$30666$new_n206_ ZN=$abc$30666$auto$rtlil.cc:2714:MuxGate$26472
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26420 Q=current_pc[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27530
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26424 Q=current_pc[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27529
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26428 Q=current_pc[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27528
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26432 Q=current_pc[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27527
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26436 Q=current_pc[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27526
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26440 Q=current_pc[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27525
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26444 Q=current_pc[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27524
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26448 Q=current_pc[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27523
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26452 Q=warp_select QN=$auto$dfflibmap.cc:405:dfflibmap$27521
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26456 Q=core_state[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27520
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26460 Q=core_state[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27519
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26464 Q=core_state[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27517
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26468 Q=done[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27516
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26472 Q=done[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27515
.names $true $auto$alumacc.cc:485:replace_alu$7119.BB[1]
1 1
.names $auto$dfflibmap.cc:405:dfflibmap$27517 $abc$22473$new_n112_
1 1
.names $auto$dfflibmap.cc:405:dfflibmap$27521 $auto$alumacc.cc:485:replace_alu$7119.BB[0]
1 1
.names done[1] $abc$30666$done[1]
1 1
.names done[0] $abc$30666$done[0]
1 1
.names core_state[2] $abc$30666$core_state[2]
1 1
.names core_state[1] $abc$30666$core_state[1]
1 1
.names core_state[0] $abc$30666$core_state[0]
1 1
.names warp_select $abc$30666$warp_select
1 1
.names $auto$dfflibmap.cc:405:dfflibmap$27521 $abc$30666$auto$dfflibmap.cc:405:dfflibmap$27521
1 1
.names current_pc[7] $abc$30666$current_pc[7]
1 1
.names current_pc[6] $abc$30666$current_pc[6]
1 1
.names current_pc[5] $abc$30666$current_pc[5]
1 1
.names current_pc[4] $abc$30666$current_pc[4]
1 1
.names current_pc[3] $abc$30666$current_pc[3]
1 1
.names current_pc[2] $abc$30666$current_pc[2]
1 1
.names current_pc[1] $abc$30666$current_pc[1]
1 1
.names current_pc[0] $abc$30666$current_pc[0]
1 1
.names start[0] $abc$30666$start[0]
1 1
.names start[1] $abc$30666$start[1]
1 1
.names lsu_state_2[1] $abc$30666$lsu_state_2[1]
1 1
.names lsu_state_2[0] $abc$30666$lsu_state_2[0]
1 1
.names lsu_state_1[1] $abc$30666$lsu_state_1[1]
1 1
.names lsu_state_1[0] $abc$30666$lsu_state_1[0]
1 1
.names lsu_state_2[3] $abc$30666$lsu_state_2[3]
1 1
.names lsu_state_2[2] $abc$30666$lsu_state_2[2]
1 1
.names lsu_state_1[3] $abc$30666$lsu_state_1[3]
1 1
.names lsu_state_1[2] $abc$30666$lsu_state_1[2]
1 1
.names lsu_state_2[5] $abc$30666$lsu_state_2[5]
1 1
.names lsu_state_2[4] $abc$30666$lsu_state_2[4]
1 1
.names lsu_state_1[5] $abc$30666$lsu_state_1[5]
1 1
.names lsu_state_1[4] $abc$30666$lsu_state_1[4]
1 1
.names lsu_state_2[7] $abc$30666$lsu_state_2[7]
1 1
.names lsu_state_2[6] $abc$30666$lsu_state_2[6]
1 1
.names lsu_state_1[7] $abc$30666$lsu_state_1[7]
1 1
.names lsu_state_1[6] $abc$30666$lsu_state_1[6]
1 1
.names $auto$dfflibmap.cc:405:dfflibmap$27517 $abc$30666$auto$dfflibmap.cc:405:dfflibmap$27517
1 1
.names fetcher_state[0] $abc$30666$fetcher_state[0]
1 1
.names fetcher_state[1] $abc$30666$fetcher_state[1]
1 1
.names fetcher_state[2] $abc$30666$fetcher_state[2]
1 1
.names decoded_ret $abc$30666$decoded_ret
1 1
.names current_pc_2[0] $abc$30666$current_pc_2[0]
1 1
.names current_pc_1[0] $abc$30666$current_pc_1[0]
1 1
.names next_pc[24] $abc$30666$next_pc[24]
1 1
.names current_pc_2[1] $abc$30666$current_pc_2[1]
1 1
.names current_pc_1[1] $abc$30666$current_pc_1[1]
1 1
.names next_pc[25] $abc$30666$next_pc[25]
1 1
.names current_pc_2[2] $abc$30666$current_pc_2[2]
1 1
.names current_pc_1[2] $abc$30666$current_pc_1[2]
1 1
.names next_pc[26] $abc$30666$next_pc[26]
1 1
.names current_pc_2[3] $abc$30666$current_pc_2[3]
1 1
.names current_pc_1[3] $abc$30666$current_pc_1[3]
1 1
.names next_pc[27] $abc$30666$next_pc[27]
1 1
.names current_pc_2[4] $abc$30666$current_pc_2[4]
1 1
.names current_pc_1[4] $abc$30666$current_pc_1[4]
1 1
.names next_pc[28] $abc$30666$next_pc[28]
1 1
.names current_pc_2[5] $abc$30666$current_pc_2[5]
1 1
.names current_pc_1[5] $abc$30666$current_pc_1[5]
1 1
.names next_pc[29] $abc$30666$next_pc[29]
1 1
.names current_pc_2[6] $abc$30666$current_pc_2[6]
1 1
.names current_pc_1[6] $abc$30666$current_pc_1[6]
1 1
.names next_pc[30] $abc$30666$next_pc[30]
1 1
.names current_pc_2[7] $abc$30666$current_pc_2[7]
1 1
.names current_pc_1[7] $abc$30666$current_pc_1[7]
1 1
.names next_pc[31] $abc$30666$next_pc[31]
1 1
.names core_state_2[0] $abc$30666$core_state_2[0]
1 1
.names core_state_1[0] $abc$30666$core_state_1[0]
1 1
.names core_state_2[1] $abc$30666$core_state_2[1]
1 1
.names core_state_1[1] $abc$30666$core_state_1[1]
1 1
.names core_state_2[2] $abc$30666$core_state_2[2]
1 1
.names core_state_1[2] $abc$30666$core_state_1[2]
1 1
.names reset $abc$30666$reset
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26420 $auto$rtlil.cc:2714:MuxGate$26420
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26424 $auto$rtlil.cc:2714:MuxGate$26424
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26428 $auto$rtlil.cc:2714:MuxGate$26428
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26432 $auto$rtlil.cc:2714:MuxGate$26432
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26436 $auto$rtlil.cc:2714:MuxGate$26436
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26440 $auto$rtlil.cc:2714:MuxGate$26440
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26444 $auto$rtlil.cc:2714:MuxGate$26444
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26448 $auto$rtlil.cc:2714:MuxGate$26448
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26452 $auto$rtlil.cc:2714:MuxGate$26452
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26456 $auto$rtlil.cc:2714:MuxGate$26456
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26460 $auto$rtlil.cc:2714:MuxGate$26460
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26464 $auto$rtlil.cc:2714:MuxGate$26464
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26468 $auto$rtlil.cc:2714:MuxGate$26468
1 1
.names $abc$30666$auto$rtlil.cc:2714:MuxGate$26472 $auto$rtlil.cc:2714:MuxGate$26472
1 1
.end

.model $paramod\warp_controller\THREADS_PER_BLOCK?s32'00000000000000000000000000000100
.inputs clk reset[0] reset[1] warp_select core_state[0] core_state[1] core_state[2] current_pc[0] current_pc[1] current_pc[2] current_pc[3] current_pc[4] current_pc[5] current_pc[6] current_pc[7] decoded_mem_read_enable decoded_mem_write_enable
.outputs current_pc_out[0] current_pc_out[1] current_pc_out[2] current_pc_out[3] current_pc_out[4] current_pc_out[5] current_pc_out[6] current_pc_out[7] current_pc_out[8] current_pc_out[9] current_pc_out[10] current_pc_out[11] current_pc_out[12] current_pc_out[13] current_pc_out[14] current_pc_out[15] core_state_out[0] core_state_out[1] core_state_out[2] core_state_out[3] core_state_out[4] core_state_out[5] decoded_mem_read_enable_out[0] decoded_mem_read_enable_out[1] decoded_mem_write_enable_out[0] decoded_mem_write_enable_out[1]
.names $false
.names $true
1
.names $undef
.subckt INV_X1 A=$abc$30791$core_state[0] ZN=$abc$30791$new_n96_
.subckt INV_X1 A=$abc$30791$core_state[1] ZN=$abc$30791$new_n97_
.subckt INV_X1 A=$abc$30791$core_state[2] ZN=$abc$30791$new_n98_
.subckt INV_X1 A=$abc$30791$warp_select ZN=$abc$30791$new_n99_
.subckt INV_X1 A=$abc$30791$reset[0] ZN=$abc$30791$new_n100_
.subckt INV_X1 A=$abc$30791$current_pc[0] ZN=$abc$30791$new_n101_
.subckt INV_X1 A=$abc$30791$current_pc[1] ZN=$abc$30791$new_n102_
.subckt INV_X1 A=$abc$30791$current_pc[2] ZN=$abc$30791$new_n103_
.subckt INV_X1 A=$abc$30791$current_pc[3] ZN=$abc$30791$new_n104_
.subckt INV_X1 A=$abc$30791$current_pc[4] ZN=$abc$30791$new_n105_
.subckt INV_X1 A=$abc$30791$current_pc[5] ZN=$abc$30791$new_n106_
.subckt INV_X1 A=$abc$30791$current_pc[6] ZN=$abc$30791$new_n107_
.subckt INV_X1 A=$abc$30791$current_pc[7] ZN=$abc$30791$new_n108_
.subckt INV_X1 A=$abc$30791$decoded_mem_read_enable ZN=$abc$30791$new_n109_
.subckt INV_X1 A=$abc$30791$decoded_mem_read_enable_out[1] ZN=$abc$30791$new_n110_
.subckt INV_X1 A=$abc$30791$decoded_mem_write_enable_out[1] ZN=$abc$30791$new_n111_
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26474
.subckt NOR2_X1 A1=$abc$30791$current_pc_out[8] A2=$abc$30791$warp_select ZN=$abc$30791$new_n113_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n113_ C1=$abc$30791$new_n101_ C2=$abc$30791$warp_select ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26570
.subckt NOR2_X1 A1=$abc$30791$current_pc_out[9] A2=$abc$30791$warp_select ZN=$abc$30791$new_n115_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n115_ C1=$abc$30791$new_n102_ C2=$abc$30791$warp_select ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26564
.subckt NOR2_X1 A1=$abc$30791$current_pc_out[10] A2=$abc$30791$warp_select ZN=$abc$30791$new_n117_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n117_ C1=$abc$30791$new_n103_ C2=$abc$30791$warp_select ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26558
.subckt NOR2_X1 A1=$abc$30791$current_pc_out[11] A2=$abc$30791$warp_select ZN=$abc$30791$new_n119_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n119_ C1=$abc$30791$new_n104_ C2=$abc$30791$warp_select ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26552
.subckt NOR2_X1 A1=$abc$30791$current_pc_out[12] A2=$abc$30791$warp_select ZN=$abc$30791$new_n121_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n121_ C1=$abc$30791$new_n105_ C2=$abc$30791$warp_select ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26546
.subckt NOR2_X1 A1=$abc$30791$current_pc_out[13] A2=$abc$30791$warp_select ZN=$abc$30791$new_n123_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n123_ C1=$abc$30791$new_n106_ C2=$abc$30791$warp_select ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26540
.subckt NOR2_X1 A1=$abc$30791$current_pc_out[14] A2=$abc$30791$warp_select ZN=$abc$30791$new_n125_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n125_ C1=$abc$30791$new_n107_ C2=$abc$30791$warp_select ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26534
.subckt NOR2_X1 A1=$abc$30791$current_pc_out[15] A2=$abc$30791$warp_select ZN=$abc$30791$new_n127_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n127_ C1=$abc$30791$new_n108_ C2=$abc$30791$warp_select ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26528
.subckt NOR2_X1 A1=$abc$30791$core_state_out[3] A2=$abc$30791$warp_select ZN=$abc$30791$new_n129_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n129_ C1=$abc$30791$warp_select C2=$abc$30791$new_n96_ ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26522
.subckt NOR2_X1 A1=$abc$30791$core_state_out[4] A2=$abc$30791$warp_select ZN=$abc$30791$new_n131_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n131_ C1=$abc$30791$warp_select C2=$abc$30791$new_n97_ ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26516
.subckt NOR2_X1 A1=$abc$30791$core_state_out[5] A2=$abc$30791$warp_select ZN=$abc$30791$new_n133_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n133_ C1=$abc$30791$warp_select C2=$abc$30791$new_n98_ ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26510
.subckt NAND4_X1 A1=$abc$30791$new_n96_ A2=$abc$30791$core_state[1] A3=$abc$30791$new_n98_ A4=$abc$30791$warp_select ZN=$abc$30791$new_n135_
.subckt NOR2_X1 A1=$abc$30791$decoded_mem_read_enable A2=$abc$30791$new_n135_ ZN=$abc$30791$new_n136_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n136_ C1=$abc$30791$new_n135_ C2=$abc$30791$new_n110_ ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26504
.subckt NOR2_X1 A1=$abc$30791$decoded_mem_write_enable A2=$abc$30791$new_n135_ ZN=$abc$30791$new_n138_
.subckt AOI211_X1 A=$abc$30791$reset[1] B=$abc$30791$new_n138_ C1=$abc$30791$new_n135_ C2=$abc$30791$new_n111_ ZN=$abc$30791$auto$rtlil.cc:2714:MuxGate$26500
.subckt NAND2_X1 A1=$abc$30791$reset[1] A2=$abc$30791$reset[0] ZN=$abc$30791$new_n140_
.subckt NOR4_X1 A1=$abc$30791$core_state[0] A2=$abc$30791$new_n97_ A3=$abc$30791$core_state[2] A4=$abc$30791$warp_select ZN=$abc$30791$new_n141_
.subckt AOI21_X1 A=$abc$30791$warp_select B1=$abc$30791$reset[0] B2=$abc$30791$reset[1] ZN=$abc$30791$new_n142_
.subckt NAND3_X1 A1=$abc$30791$decoded_mem_write_enable A2=$abc$30791$new_n140_ A3=$abc$30791$new_n141_ ZN=$abc$30791$new_n143_
.subckt NAND2_X1 A1=$abc$30791$decoded_mem_write_enable_out[0] A2=$abc$30791$new_n100_ ZN=$abc$30791$new_n144_
.subckt OAI21_X1 A=$abc$30791$new_n143_ B1=$abc$30791$new_n144_ B2=$abc$30791$new_n141_ ZN=$abc$30791$0$lookahead\decoded_mem_write_enable_out$2509[1:0]$2522
.subckt AOI21_X1 A=$abc$30791$new_n142_ B1=$abc$30791$current_pc_out[0] B2=$abc$30791$new_n100_ ZN=$abc$30791$new_n146_
.subckt AOI21_X1 A=$abc$30791$new_n146_ B1=$abc$30791$new_n101_ B2=$abc$30791$new_n99_ ZN=$abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[0]
.subckt AOI21_X1 A=$abc$30791$new_n142_ B1=$abc$30791$current_pc_out[1] B2=$abc$30791$new_n100_ ZN=$abc$30791$new_n148_
.subckt AOI21_X1 A=$abc$30791$new_n148_ B1=$abc$30791$new_n102_ B2=$abc$30791$new_n99_ ZN=$abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[1]
.subckt AOI21_X1 A=$abc$30791$new_n142_ B1=$abc$30791$current_pc_out[2] B2=$abc$30791$new_n100_ ZN=$abc$30791$new_n150_
.subckt AOI21_X1 A=$abc$30791$new_n150_ B1=$abc$30791$new_n103_ B2=$abc$30791$new_n99_ ZN=$abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[2]
.subckt AOI21_X1 A=$abc$30791$new_n142_ B1=$abc$30791$current_pc_out[3] B2=$abc$30791$new_n100_ ZN=$abc$30791$new_n152_
.subckt AOI21_X1 A=$abc$30791$new_n152_ B1=$abc$30791$new_n104_ B2=$abc$30791$new_n99_ ZN=$abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[3]
.subckt AOI21_X1 A=$abc$30791$new_n142_ B1=$abc$30791$current_pc_out[4] B2=$abc$30791$new_n100_ ZN=$abc$30791$new_n154_
.subckt AOI21_X1 A=$abc$30791$new_n154_ B1=$abc$30791$new_n105_ B2=$abc$30791$new_n99_ ZN=$abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[4]
.subckt AOI21_X1 A=$abc$30791$new_n142_ B1=$abc$30791$current_pc_out[5] B2=$abc$30791$new_n100_ ZN=$abc$30791$new_n156_
.subckt AOI21_X1 A=$abc$30791$new_n156_ B1=$abc$30791$new_n106_ B2=$abc$30791$new_n99_ ZN=$abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[5]
.subckt AOI21_X1 A=$abc$30791$new_n142_ B1=$abc$30791$current_pc_out[6] B2=$abc$30791$new_n100_ ZN=$abc$30791$new_n158_
.subckt AOI21_X1 A=$abc$30791$new_n158_ B1=$abc$30791$new_n107_ B2=$abc$30791$new_n99_ ZN=$abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[6]
.subckt AOI21_X1 A=$abc$30791$new_n142_ B1=$abc$30791$current_pc_out[7] B2=$abc$30791$new_n100_ ZN=$abc$30791$new_n160_
.subckt AOI21_X1 A=$abc$30791$new_n160_ B1=$abc$30791$new_n108_ B2=$abc$30791$new_n99_ ZN=$abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[7]
.subckt NOR2_X1 A1=$abc$30791$new_n99_ A2=$abc$30791$reset[0] ZN=$abc$30791$new_n162_
.subckt AOI22_X1 A1=$abc$30791$core_state[0] A2=$abc$30791$new_n142_ B1=$abc$30791$new_n162_ B2=$abc$30791$core_state_out[0] ZN=$abc$30791$new_n163_
.subckt INV_X1 A=$abc$30791$new_n163_ ZN=$abc$30791$0$lookahead\core_state_out$2507[5:0]$2520[0]
.subckt AOI22_X1 A1=$abc$30791$core_state[1] A2=$abc$30791$new_n142_ B1=$abc$30791$new_n162_ B2=$abc$30791$core_state_out[1] ZN=$abc$30791$new_n165_
.subckt INV_X1 A=$abc$30791$new_n165_ ZN=$abc$30791$0$lookahead\core_state_out$2507[5:0]$2520[1]
.subckt AOI22_X1 A1=$abc$30791$core_state[2] A2=$abc$30791$new_n142_ B1=$abc$30791$new_n162_ B2=$abc$30791$core_state_out[2] ZN=$abc$30791$new_n167_
.subckt INV_X1 A=$abc$30791$new_n167_ ZN=$abc$30791$0$lookahead\core_state_out$2507[5:0]$2520[2]
.subckt AOI22_X1 A1=$abc$30791$new_n100_ A2=$abc$30791$decoded_mem_read_enable_out[0] B1=$abc$30791$new_n140_ B2=$abc$30791$new_n141_ ZN=$abc$30791$new_n169_
.subckt AOI21_X1 A=$abc$30791$new_n169_ B1=$abc$30791$new_n141_ B2=$abc$30791$new_n109_ ZN=$abc$30791$0$lookahead\decoded_mem_read_enable_out$2508[1:0]$2521
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26476
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26478
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26480
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26482
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26484
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26486
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26488
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26490
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26492
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26494
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26496
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26498
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26502
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26506
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26512
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26518
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26524
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26530
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26536
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26542
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26548
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26554
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26560
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26566
.subckt INV_X1 A=$abc$30791$clk ZN=$abc$30791$auto$rtlil.cc:2705:NotGate$26572
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26474 D=$0$lookahead\current_pc_out$2506[15:0]$2519[0] Q=current_pc_out[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27556
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26476 D=$0$lookahead\current_pc_out$2506[15:0]$2519[1] Q=current_pc_out[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27555
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26478 D=$0$lookahead\current_pc_out$2506[15:0]$2519[2] Q=current_pc_out[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27554
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26480 D=$0$lookahead\current_pc_out$2506[15:0]$2519[3] Q=current_pc_out[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27553
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26482 D=$0$lookahead\current_pc_out$2506[15:0]$2519[4] Q=current_pc_out[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27552
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26484 D=$0$lookahead\current_pc_out$2506[15:0]$2519[5] Q=current_pc_out[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27551
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26486 D=$0$lookahead\current_pc_out$2506[15:0]$2519[6] Q=current_pc_out[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27550
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26488 D=$0$lookahead\current_pc_out$2506[15:0]$2519[7] Q=current_pc_out[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27549
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26490 D=$0$lookahead\core_state_out$2507[5:0]$2520[0] Q=core_state_out[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27548
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26492 D=$0$lookahead\core_state_out$2507[5:0]$2520[1] Q=core_state_out[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27547
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26494 D=$0$lookahead\core_state_out$2507[5:0]$2520[2] Q=core_state_out[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27546
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26496 D=$0$lookahead\decoded_mem_read_enable_out$2508[1:0]$2521 Q=decoded_mem_read_enable_out[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27545
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26498 D=$0$lookahead\decoded_mem_write_enable_out$2509[1:0]$2522 Q=decoded_mem_write_enable_out[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27544
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26502 D=$auto$rtlil.cc:2714:MuxGate$26500 Q=decoded_mem_write_enable_out[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27543
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26506 D=$auto$rtlil.cc:2714:MuxGate$26504 Q=decoded_mem_read_enable_out[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27542
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26512 D=$auto$rtlil.cc:2714:MuxGate$26510 Q=core_state_out[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27541
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26518 D=$auto$rtlil.cc:2714:MuxGate$26516 Q=core_state_out[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27540
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26524 D=$auto$rtlil.cc:2714:MuxGate$26522 Q=core_state_out[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27539
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26530 D=$auto$rtlil.cc:2714:MuxGate$26528 Q=current_pc_out[15] QN=$auto$dfflibmap.cc:405:dfflibmap$27538
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26536 D=$auto$rtlil.cc:2714:MuxGate$26534 Q=current_pc_out[14] QN=$auto$dfflibmap.cc:405:dfflibmap$27537
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26542 D=$auto$rtlil.cc:2714:MuxGate$26540 Q=current_pc_out[13] QN=$auto$dfflibmap.cc:405:dfflibmap$27536
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26548 D=$auto$rtlil.cc:2714:MuxGate$26546 Q=current_pc_out[12] QN=$auto$dfflibmap.cc:405:dfflibmap$27535
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26554 D=$auto$rtlil.cc:2714:MuxGate$26552 Q=current_pc_out[11] QN=$auto$dfflibmap.cc:405:dfflibmap$27534
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26560 D=$auto$rtlil.cc:2714:MuxGate$26558 Q=current_pc_out[10] QN=$auto$dfflibmap.cc:405:dfflibmap$27533
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26566 D=$auto$rtlil.cc:2714:MuxGate$26564 Q=current_pc_out[9] QN=$auto$dfflibmap.cc:405:dfflibmap$27532
.subckt DFF_X1 CK=$auto$rtlil.cc:2705:NotGate$26572 D=$auto$rtlil.cc:2714:MuxGate$26570 Q=current_pc_out[8] QN=$auto$dfflibmap.cc:405:dfflibmap$27531
.names reset[1] $abc$30791$reset[1]
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26570 $auto$rtlil.cc:2714:MuxGate$26570
1 1
.names current_pc_out[8] $abc$30791$current_pc_out[8]
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26564 $auto$rtlil.cc:2714:MuxGate$26564
1 1
.names current_pc_out[9] $abc$30791$current_pc_out[9]
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26558 $auto$rtlil.cc:2714:MuxGate$26558
1 1
.names current_pc_out[10] $abc$30791$current_pc_out[10]
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26552 $auto$rtlil.cc:2714:MuxGate$26552
1 1
.names current_pc_out[11] $abc$30791$current_pc_out[11]
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26546 $auto$rtlil.cc:2714:MuxGate$26546
1 1
.names current_pc_out[12] $abc$30791$current_pc_out[12]
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26540 $auto$rtlil.cc:2714:MuxGate$26540
1 1
.names current_pc_out[13] $abc$30791$current_pc_out[13]
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26534 $auto$rtlil.cc:2714:MuxGate$26534
1 1
.names current_pc_out[14] $abc$30791$current_pc_out[14]
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26528 $auto$rtlil.cc:2714:MuxGate$26528
1 1
.names current_pc_out[15] $abc$30791$current_pc_out[15]
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26522 $auto$rtlil.cc:2714:MuxGate$26522
1 1
.names core_state_out[3] $abc$30791$core_state_out[3]
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26516 $auto$rtlil.cc:2714:MuxGate$26516
1 1
.names core_state_out[4] $abc$30791$core_state_out[4]
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26510 $auto$rtlil.cc:2714:MuxGate$26510
1 1
.names core_state_out[5] $abc$30791$core_state_out[5]
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26504 $auto$rtlil.cc:2714:MuxGate$26504
1 1
.names $abc$30791$auto$rtlil.cc:2714:MuxGate$26500 $auto$rtlil.cc:2714:MuxGate$26500
1 1
.names core_state[0] $abc$30791$core_state[0]
1 1
.names core_state[1] $abc$30791$core_state[1]
1 1
.names core_state[2] $abc$30791$core_state[2]
1 1
.names decoded_mem_write_enable $abc$30791$decoded_mem_write_enable
1 1
.names decoded_mem_write_enable_out[0] $abc$30791$decoded_mem_write_enable_out[0]
1 1
.names warp_select $abc$30791$warp_select
1 1
.names reset[0] $abc$30791$reset[0]
1 1
.names $abc$30791$0$lookahead\decoded_mem_write_enable_out$2509[1:0]$2522 $0$lookahead\decoded_mem_write_enable_out$2509[1:0]$2522
1 1
.names current_pc[0] $abc$30791$current_pc[0]
1 1
.names current_pc_out[0] $abc$30791$current_pc_out[0]
1 1
.names $abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[0] $0$lookahead\current_pc_out$2506[15:0]$2519[0]
1 1
.names current_pc[1] $abc$30791$current_pc[1]
1 1
.names current_pc_out[1] $abc$30791$current_pc_out[1]
1 1
.names $abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[1] $0$lookahead\current_pc_out$2506[15:0]$2519[1]
1 1
.names current_pc[2] $abc$30791$current_pc[2]
1 1
.names current_pc_out[2] $abc$30791$current_pc_out[2]
1 1
.names $abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[2] $0$lookahead\current_pc_out$2506[15:0]$2519[2]
1 1
.names current_pc[3] $abc$30791$current_pc[3]
1 1
.names current_pc_out[3] $abc$30791$current_pc_out[3]
1 1
.names $abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[3] $0$lookahead\current_pc_out$2506[15:0]$2519[3]
1 1
.names current_pc[4] $abc$30791$current_pc[4]
1 1
.names current_pc_out[4] $abc$30791$current_pc_out[4]
1 1
.names $abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[4] $0$lookahead\current_pc_out$2506[15:0]$2519[4]
1 1
.names current_pc[5] $abc$30791$current_pc[5]
1 1
.names current_pc_out[5] $abc$30791$current_pc_out[5]
1 1
.names $abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[5] $0$lookahead\current_pc_out$2506[15:0]$2519[5]
1 1
.names current_pc[6] $abc$30791$current_pc[6]
1 1
.names current_pc_out[6] $abc$30791$current_pc_out[6]
1 1
.names $abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[6] $0$lookahead\current_pc_out$2506[15:0]$2519[6]
1 1
.names current_pc[7] $abc$30791$current_pc[7]
1 1
.names current_pc_out[7] $abc$30791$current_pc_out[7]
1 1
.names $abc$30791$0$lookahead\current_pc_out$2506[15:0]$2519[7] $0$lookahead\current_pc_out$2506[15:0]$2519[7]
1 1
.names core_state_out[0] $abc$30791$core_state_out[0]
1 1
.names $abc$30791$0$lookahead\core_state_out$2507[5:0]$2520[0] $0$lookahead\core_state_out$2507[5:0]$2520[0]
1 1
.names core_state_out[1] $abc$30791$core_state_out[1]
1 1
.names $abc$30791$0$lookahead\core_state_out$2507[5:0]$2520[1] $0$lookahead\core_state_out$2507[5:0]$2520[1]
1 1
.names core_state_out[2] $abc$30791$core_state_out[2]
1 1
.names $abc$30791$0$lookahead\core_state_out$2507[5:0]$2520[2] $0$lookahead\core_state_out$2507[5:0]$2520[2]
1 1
.names decoded_mem_read_enable $abc$30791$decoded_mem_read_enable
1 1
.names decoded_mem_read_enable_out[0] $abc$30791$decoded_mem_read_enable_out[0]
1 1
.names $abc$30791$0$lookahead\decoded_mem_read_enable_out$2508[1:0]$2521 $0$lookahead\decoded_mem_read_enable_out$2508[1:0]$2521
1 1
.names decoded_mem_read_enable_out[1] $abc$30791$decoded_mem_read_enable_out[1]
1 1
.names decoded_mem_write_enable_out[1] $abc$30791$decoded_mem_write_enable_out[1]
1 1
.names clk $abc$30791$clk
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26474 $auto$rtlil.cc:2705:NotGate$26474
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26476 $auto$rtlil.cc:2705:NotGate$26476
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26478 $auto$rtlil.cc:2705:NotGate$26478
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26480 $auto$rtlil.cc:2705:NotGate$26480
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26482 $auto$rtlil.cc:2705:NotGate$26482
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26484 $auto$rtlil.cc:2705:NotGate$26484
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26486 $auto$rtlil.cc:2705:NotGate$26486
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26488 $auto$rtlil.cc:2705:NotGate$26488
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26490 $auto$rtlil.cc:2705:NotGate$26490
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26492 $auto$rtlil.cc:2705:NotGate$26492
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26494 $auto$rtlil.cc:2705:NotGate$26494
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26496 $auto$rtlil.cc:2705:NotGate$26496
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26498 $auto$rtlil.cc:2705:NotGate$26498
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26502 $auto$rtlil.cc:2705:NotGate$26502
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26506 $auto$rtlil.cc:2705:NotGate$26506
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26512 $auto$rtlil.cc:2705:NotGate$26512
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26518 $auto$rtlil.cc:2705:NotGate$26518
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26524 $auto$rtlil.cc:2705:NotGate$26524
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26530 $auto$rtlil.cc:2705:NotGate$26530
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26536 $auto$rtlil.cc:2705:NotGate$26536
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26542 $auto$rtlil.cc:2705:NotGate$26542
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26548 $auto$rtlil.cc:2705:NotGate$26548
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26554 $auto$rtlil.cc:2705:NotGate$26554
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26560 $auto$rtlil.cc:2705:NotGate$26560
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26566 $auto$rtlil.cc:2705:NotGate$26566
1 1
.names $abc$30791$auto$rtlil.cc:2705:NotGate$26572 $auto$rtlil.cc:2705:NotGate$26572
1 1
.end

.model alu
.inputs clk reset enable core_state[0] core_state[1] core_state[2] decoded_alu_arithmetic_mux[0] decoded_alu_arithmetic_mux[1] decoded_alu_output_mux rs[0] rs[1] rs[2] rs[3] rs[4] rs[5] rs[6] rs[7] rt[0] rt[1] rt[2] rt[3] rt[4] rt[5] rt[6] rt[7]
.outputs alu_out[0] alu_out[1] alu_out[2] alu_out[3] alu_out[4] alu_out[5] alu_out[6] alu_out[7]
.names $false
.names $true
1
.names $undef
.subckt INV_X1 A=$abc$30892$core_state[1] ZN=$abc$30892$new_n41_
.subckt INV_X1 A=$abc$30892$rt[0] ZN=$abc$30892$new_n42_
.subckt INV_X1 A=$abc$30892$rs[0] ZN=$abc$30892$new_n43_
.subckt INV_X1 A=$abc$30892$decoded_alu_arithmetic_mux[1] ZN=$abc$30892$new_n44_
.subckt INV_X1 A=$abc$30892$decoded_alu_arithmetic_mux[0] ZN=$abc$30892$new_n45_
.subckt INV_X1 A=$abc$30892$rt[7] ZN=$abc$30892$new_n46_
.subckt INV_X1 A=$abc$30892$rs[7] ZN=$abc$30892$new_n47_
.subckt INV_X1 A=$abc$30892$rs[4] ZN=$abc$30892$new_n48_
.subckt INV_X1 A=$abc$30892$rs[5] ZN=$abc$30892$new_n49_
.subckt INV_X1 A=$abc$30892$rs[3] ZN=$abc$30892$new_n50_
.subckt INV_X1 A=$abc$30892$rs[1] ZN=$abc$30892$new_n51_
.subckt INV_X1 A=$abc$30892$rt[4] ZN=$abc$30892$new_n52_
.subckt INV_X1 A=$abc$30892$rt[3] ZN=$abc$30892$new_n53_
.subckt INV_X1 A=$abc$30892$rt[2] ZN=$abc$30892$new_n54_
.subckt INV_X1 A=$abc$30892$rt[1] ZN=$abc$30892$new_n55_
.subckt INV_X1 A=$abc$30892$rt[6] ZN=$abc$30892$new_n56_
.subckt INV_X1 A=$abc$30892$rt[5] ZN=$abc$30892$new_n57_
.subckt NAND4_X1 A1=$abc$30892$core_state[0] A2=$abc$30892$new_n41_ A3=$abc$30892$core_state[2] A4=$abc$30892$enable ZN=$abc$30892$new_n58_
.subckt NAND2_X1 A1=$abc$30892$alu_out_reg[0] A2=$abc$30892$new_n58_ ZN=$abc$30892$new_n59_
.subckt NOR2_X1 A1=$abc$30892$decoded_alu_output_mux A2=$abc$30892$new_n58_ ZN=$abc$30892$new_n60_
.subckt OR2_X1 A1=$abc$30892$decoded_alu_output_mux A2=$abc$30892$new_n58_ ZN=$abc$30892$new_n61_
.subckt NOR2_X1 A1=$abc$30892$new_n44_ A2=$abc$30892$new_n45_ ZN=$abc$30892$new_n62_
.subckt NAND2_X1 A1=$abc$30892$decoded_alu_arithmetic_mux[1] A2=$abc$30892$decoded_alu_arithmetic_mux[0] ZN=$abc$30892$new_n63_
.subckt NOR2_X1 A1=$abc$30892$rt[7] A2=$abc$30892$rt[6] ZN=$abc$30892$new_n64_
.subckt NAND2_X1 A1=$abc$30892$new_n57_ A2=$abc$30892$new_n64_ ZN=$abc$30892$new_n65_
.subckt NOR2_X1 A1=$abc$30892$rt[4] A2=$abc$30892$rt[5] ZN=$abc$30892$new_n66_
.subckt OR4_X1 A1=$abc$30892$rt[7] A2=$abc$30892$rt[4] A3=$abc$30892$rt[6] A4=$abc$30892$rt[5] ZN=$abc$30892$new_n67_
.subckt NOR3_X1 A1=$abc$30892$rt[3] A2=$abc$30892$rt[2] A3=$abc$30892$new_n67_ ZN=$abc$30892$new_n68_
.subckt OR3_X1 A1=$abc$30892$rt[3] A2=$abc$30892$rt[2] A3=$abc$30892$new_n67_ ZN=$abc$30892$new_n69_
.subckt OAI211_X1 A=$abc$30892$new_n55_ B=$abc$30892$new_n68_ C1=$abc$30892$new_n42_ C2=$abc$30892$rs[7] ZN=$abc$30892$new_n70_
.subckt NOR2_X1 A1=$abc$30892$new_n42_ A2=$abc$30892$rs[6] ZN=$abc$30892$new_n71_
.subckt XNOR2_X1 A=$abc$30892$rt[1] B=$abc$30892$new_n71_ ZN=$abc$30892$new_n72_
.subckt OAI221_X1 A=$abc$30892$rs[7] B1=$abc$30892$new_n69_ B2=$abc$30892$new_n72_ C1=$abc$30892$new_n70_ C2=$abc$30892$new_n42_ ZN=$abc$30892$new_n73_
.subckt INV_X1 A=$abc$30892$new_n73_ ZN=$abc$30892$new_n74_
.subckt NOR2_X1 A1=$abc$30892$new_n69_ A2=$abc$30892$new_n73_ ZN=$abc$30892$new_n75_
.subckt NAND2_X1 A1=$abc$30892$new_n68_ A2=$abc$30892$new_n74_ ZN=$abc$30892$new_n76_
.subckt OAI221_X1 A=$abc$30892$new_n68_ B1=$abc$30892$new_n55_ B2=$abc$30892$rs[7] C1=$abc$30892$new_n42_ C2=$abc$30892$rs[6] ZN=$abc$30892$new_n77_
.subckt OAI21_X1 A=$abc$30892$rs[6] B1=$abc$30892$new_n77_ B2=$abc$30892$new_n42_ ZN=$abc$30892$new_n78_
.subckt NOR2_X1 A1=$abc$30892$rt[1] A2=$abc$30892$new_n78_ ZN=$abc$30892$new_n79_
.subckt OR2_X1 A1=$abc$30892$rt[1] A2=$abc$30892$new_n78_ ZN=$abc$30892$new_n80_
.subckt AND2_X1 A1=$abc$30892$rt[1] A2=$abc$30892$new_n78_ ZN=$abc$30892$new_n81_
.subckt XNOR2_X1 A=$abc$30892$new_n55_ B=$abc$30892$new_n78_ ZN=$abc$30892$new_n82_
.subckt NAND2_X1 A1=$abc$30892$rt[0] A2=$abc$30892$rs[5] ZN=$abc$30892$new_n83_
.subckt XOR2_X1 A=$abc$30892$rt[0] B=$abc$30892$rs[5] Z=$abc$30892$new_n84_
.subckt XNOR2_X1 A=$abc$30892$rt[0] B=$abc$30892$rs[5] ZN=$abc$30892$new_n85_
.subckt NAND2_X1 A1=$abc$30892$rt[0] A2=$abc$30892$new_n48_ ZN=$abc$30892$new_n86_
.subckt INV_X1 A=$abc$30892$new_n86_ ZN=$abc$30892$new_n87_
.subckt NOR2_X1 A1=$abc$30892$new_n42_ A2=$abc$30892$rs[5] ZN=$abc$30892$new_n88_
.subckt NAND2_X1 A1=$abc$30892$rt[0] A2=$abc$30892$new_n49_ ZN=$abc$30892$new_n89_
.subckt AOI21_X1 A=$abc$30892$new_n79_ B1=$abc$30892$new_n82_ B2=$abc$30892$new_n89_ ZN=$abc$30892$new_n90_
.subckt OAI21_X1 A=$abc$30892$new_n80_ B1=$abc$30892$new_n81_ B2=$abc$30892$new_n88_ ZN=$abc$30892$new_n91_
.subckt NAND2_X1 A1=$abc$30892$rt[2] A2=$abc$30892$new_n73_ ZN=$abc$30892$new_n92_
.subckt NOR2_X1 A1=$abc$30892$rt[3] A2=$abc$30892$new_n67_ ZN=$abc$30892$new_n93_
.subckt AND2_X1 A1=$abc$30892$new_n92_ A2=$abc$30892$new_n93_ ZN=$abc$30892$new_n94_
.subckt NAND2_X1 A1=$abc$30892$new_n92_ A2=$abc$30892$new_n93_ ZN=$abc$30892$new_n95_
.subckt AOI21_X1 A=$abc$30892$new_n75_ B1=$abc$30892$new_n91_ B2=$abc$30892$new_n94_ ZN=$abc$30892$new_n96_
.subckt OAI21_X1 A=$abc$30892$new_n76_ B1=$abc$30892$new_n90_ B2=$abc$30892$new_n95_ ZN=$abc$30892$new_n97_
.subckt AND4_X1 A1=$abc$30892$new_n54_ A2=$abc$30892$new_n74_ A3=$abc$30892$new_n91_ A4=$abc$30892$new_n93_ ZN=$abc$30892$new_n98_
.subckt AOI21_X1 A=$abc$30892$new_n98_ B1=$abc$30892$new_n96_ B2=$abc$30892$new_n74_ ZN=$abc$30892$new_n99_
.subckt INV_X1 A=$abc$30892$new_n99_ ZN=$abc$30892$new_n100_
.subckt XNOR2_X1 A=$abc$30892$new_n82_ B=$abc$30892$new_n89_ ZN=$abc$30892$new_n101_
.subckt MUX2_X1 A=$abc$30892$new_n78_ B=$abc$30892$new_n101_ S=$abc$30892$new_n97_ Z=$abc$30892$new_n102_
.subckt INV_X1 A=$abc$30892$new_n102_ ZN=$abc$30892$new_n103_
.subckt NOR2_X1 A1=$abc$30892$rt[2] A2=$abc$30892$new_n102_ ZN=$abc$30892$new_n104_
.subckt NAND2_X1 A1=$abc$30892$new_n54_ A2=$abc$30892$new_n103_ ZN=$abc$30892$new_n105_
.subckt NOR2_X1 A1=$abc$30892$new_n54_ A2=$abc$30892$new_n103_ ZN=$abc$30892$new_n106_
.subckt XNOR2_X1 A=$abc$30892$new_n54_ B=$abc$30892$new_n102_ ZN=$abc$30892$new_n107_
.subckt AOI211_X1 A=$abc$30892$rs[5] B=$abc$30892$new_n75_ C1=$abc$30892$new_n91_ C2=$abc$30892$new_n94_ ZN=$abc$30892$new_n108_
.subckt OAI211_X1 A=$abc$30892$new_n49_ B=$abc$30892$new_n76_ C1=$abc$30892$new_n90_ C2=$abc$30892$new_n95_ ZN=$abc$30892$new_n109_
.subckt AOI211_X1 A=$abc$30892$new_n49_ B=$abc$30892$new_n75_ C1=$abc$30892$new_n91_ C2=$abc$30892$new_n94_ ZN=$abc$30892$new_n110_
.subckt AOI21_X1 A=$abc$30892$new_n108_ B1=$abc$30892$new_n97_ B2=$abc$30892$new_n85_ ZN=$abc$30892$new_n111_
.subckt AOI211_X1 A=$abc$30892$rt[1] B=$abc$30892$new_n108_ C1=$abc$30892$new_n97_ C2=$abc$30892$new_n85_ ZN=$abc$30892$new_n112_
.subckt OAI211_X1 A=$abc$30892$new_n55_ B=$abc$30892$new_n109_ C1=$abc$30892$new_n96_ C2=$abc$30892$new_n84_ ZN=$abc$30892$new_n113_
.subckt AOI211_X1 A=$abc$30892$new_n55_ B=$abc$30892$new_n110_ C1=$abc$30892$new_n97_ C2=$abc$30892$new_n84_ ZN=$abc$30892$new_n114_
.subckt OR2_X1 A1=$abc$30892$new_n55_ A2=$abc$30892$new_n111_ ZN=$abc$30892$new_n115_
.subckt NOR3_X1 A1=$abc$30892$new_n87_ A2=$abc$30892$new_n112_ A3=$abc$30892$new_n114_ ZN=$abc$30892$new_n116_
.subckt NOR2_X1 A1=$abc$30892$new_n112_ A2=$abc$30892$new_n116_ ZN=$abc$30892$new_n117_
.subckt OAI21_X1 A=$abc$30892$new_n113_ B1=$abc$30892$new_n114_ B2=$abc$30892$new_n87_ ZN=$abc$30892$new_n118_
.subckt OAI21_X1 A=$abc$30892$new_n105_ B1=$abc$30892$new_n106_ B2=$abc$30892$new_n117_ ZN=$abc$30892$new_n119_
.subckt XNOR2_X1 A=$abc$30892$new_n53_ B=$abc$30892$new_n119_ ZN=$abc$30892$new_n120_
.subckt OAI21_X1 A=$abc$30892$new_n100_ B1=$abc$30892$new_n120_ B2=$abc$30892$new_n67_ ZN=$abc$30892$new_n121_
.subckt NOR2_X1 A1=$abc$30892$rt[4] A2=$abc$30892$new_n121_ ZN=$abc$30892$new_n122_
.subckt NAND2_X1 A1=$abc$30892$rt[4] A2=$abc$30892$new_n99_ ZN=$abc$30892$new_n123_
.subckt AOI221_X1 A=$abc$30892$new_n104_ B1=$abc$30892$new_n107_ B2=$abc$30892$new_n118_ C1=$abc$30892$new_n100_ C2=$abc$30892$new_n53_ ZN=$abc$30892$new_n124_
.subckt OAI211_X1 A=$abc$30892$new_n64_ B=$abc$30892$new_n66_ C1=$abc$30892$new_n100_ C2=$abc$30892$new_n53_ ZN=$abc$30892$new_n125_
.subckt OR2_X1 A1=$abc$30892$new_n124_ A2=$abc$30892$new_n125_ ZN=$abc$30892$new_n126_
.subckt XNOR2_X1 A=$abc$30892$new_n107_ B=$abc$30892$new_n117_ ZN=$abc$30892$new_n127_
.subckt NOR2_X1 A1=$abc$30892$new_n126_ A2=$abc$30892$new_n127_ ZN=$abc$30892$new_n128_
.subckt AND2_X1 A1=$abc$30892$new_n102_ A2=$abc$30892$new_n126_ ZN=$abc$30892$new_n129_
.subckt MUX2_X1 A=$abc$30892$new_n127_ B=$abc$30892$new_n103_ S=$abc$30892$new_n126_ Z=$abc$30892$new_n130_
.subckt XNOR2_X1 A=$abc$30892$new_n53_ B=$abc$30892$new_n130_ ZN=$abc$30892$new_n131_
.subckt AOI21_X1 A=$abc$30892$new_n86_ B1=$abc$30892$new_n113_ B2=$abc$30892$new_n115_ ZN=$abc$30892$new_n132_
.subckt NOR2_X1 A1=$abc$30892$new_n116_ A2=$abc$30892$new_n132_ ZN=$abc$30892$new_n133_
.subckt MUX2_X1 A=$abc$30892$new_n133_ B=$abc$30892$new_n111_ S=$abc$30892$new_n126_ Z=$abc$30892$new_n134_
.subckt NOR2_X1 A1=$abc$30892$new_n54_ A2=$abc$30892$new_n134_ ZN=$abc$30892$new_n135_
.subckt XNOR2_X1 A=$abc$30892$rt[0] B=$abc$30892$rs[4] ZN=$abc$30892$new_n136_
.subckt OR3_X1 A1=$abc$30892$new_n124_ A2=$abc$30892$new_n125_ A3=$abc$30892$new_n136_ ZN=$abc$30892$new_n137_
.subckt OAI21_X1 A=$abc$30892$rs[4] B1=$abc$30892$new_n124_ B2=$abc$30892$new_n125_ ZN=$abc$30892$new_n138_
.subckt NAND2_X1 A1=$abc$30892$new_n137_ A2=$abc$30892$new_n138_ ZN=$abc$30892$new_n139_
.subckt AOI21_X1 A=$abc$30892$rt[1] B1=$abc$30892$new_n137_ B2=$abc$30892$new_n138_ ZN=$abc$30892$new_n140_
.subckt NAND2_X1 A1=$abc$30892$rt[0] A2=$abc$30892$new_n50_ ZN=$abc$30892$new_n141_
.subckt NAND3_X1 A1=$abc$30892$rt[1] A2=$abc$30892$new_n137_ A3=$abc$30892$new_n138_ ZN=$abc$30892$new_n142_
.subckt XNOR2_X1 A=$abc$30892$rt[1] B=$abc$30892$new_n139_ ZN=$abc$30892$new_n143_
.subckt AOI21_X1 A=$abc$30892$new_n140_ B1=$abc$30892$new_n141_ B2=$abc$30892$new_n142_ ZN=$abc$30892$new_n144_
.subckt AOI221_X1 A=$abc$30892$new_n140_ B1=$abc$30892$new_n141_ B2=$abc$30892$new_n142_ C1=$abc$30892$new_n134_ C2=$abc$30892$new_n54_ ZN=$abc$30892$new_n145_
.subckt OR2_X1 A1=$abc$30892$new_n135_ A2=$abc$30892$new_n145_ ZN=$abc$30892$new_n146_
.subckt OAI33_X1 A1=$abc$30892$rt[3] A2=$abc$30892$new_n128_ A3=$abc$30892$new_n129_ B1=$abc$30892$new_n131_ B2=$abc$30892$new_n135_ B3=$abc$30892$new_n145_ ZN=$abc$30892$new_n147_
.subckt AOI21_X1 A=$abc$30892$new_n122_ B1=$abc$30892$new_n123_ B2=$abc$30892$new_n147_ ZN=$abc$30892$new_n148_
.subckt NOR2_X1 A1=$abc$30892$new_n65_ A2=$abc$30892$new_n148_ ZN=$abc$30892$new_n149_
.subckt XNOR2_X1 A=$abc$30892$new_n131_ B=$abc$30892$new_n146_ ZN=$abc$30892$new_n150_
.subckt NAND2_X1 A1=$abc$30892$new_n149_ A2=$abc$30892$new_n150_ ZN=$abc$30892$new_n151_
.subckt OAI21_X1 A=$abc$30892$new_n151_ B1=$abc$30892$new_n149_ B2=$abc$30892$new_n130_ ZN=$abc$30892$new_n152_
.subckt NOR2_X1 A1=$abc$30892$rt[4] A2=$abc$30892$new_n152_ ZN=$abc$30892$new_n153_
.subckt XNOR2_X1 A=$abc$30892$new_n54_ B=$abc$30892$new_n134_ ZN=$abc$30892$new_n154_
.subckt XOR2_X1 A=$abc$30892$new_n144_ B=$abc$30892$new_n154_ Z=$abc$30892$new_n155_
.subckt MUX2_X1 A=$abc$30892$new_n134_ B=$abc$30892$new_n155_ S=$abc$30892$new_n149_ Z=$abc$30892$new_n156_
.subckt NAND2_X1 A1=$abc$30892$new_n53_ A2=$abc$30892$new_n156_ ZN=$abc$30892$new_n157_
.subckt XNOR2_X1 A=$abc$30892$new_n53_ B=$abc$30892$new_n156_ ZN=$abc$30892$new_n158_
.subckt XOR2_X1 A=$abc$30892$new_n141_ B=$abc$30892$new_n143_ Z=$abc$30892$new_n159_
.subckt MUX2_X1 A=$abc$30892$new_n139_ B=$abc$30892$new_n159_ S=$abc$30892$new_n149_ Z=$abc$30892$new_n160_
.subckt INV_X1 A=$abc$30892$new_n160_ ZN=$abc$30892$new_n161_
.subckt NOR2_X1 A1=$abc$30892$rt[2] A2=$abc$30892$new_n161_ ZN=$abc$30892$new_n162_
.subckt NAND2_X1 A1=$abc$30892$rt[2] A2=$abc$30892$new_n161_ ZN=$abc$30892$new_n163_
.subckt XNOR2_X1 A=$abc$30892$new_n54_ B=$abc$30892$new_n160_ ZN=$abc$30892$new_n164_
.subckt OR3_X1 A1=$abc$30892$new_n42_ A2=$abc$30892$new_n65_ A3=$abc$30892$new_n148_ ZN=$abc$30892$new_n165_
.subckt NOR3_X1 A1=$abc$30892$new_n65_ A2=$abc$30892$new_n141_ A3=$abc$30892$new_n148_ ZN=$abc$30892$new_n166_
.subckt AOI21_X1 A=$abc$30892$new_n166_ B1=$abc$30892$new_n165_ B2=$abc$30892$rs[3] ZN=$abc$30892$new_n167_
.subckt OR2_X1 A1=$abc$30892$rt[1] A2=$abc$30892$new_n167_ ZN=$abc$30892$new_n168_
.subckt NOR2_X1 A1=$abc$30892$new_n42_ A2=$abc$30892$rs[2] ZN=$abc$30892$new_n169_
.subckt XNOR2_X1 A=$abc$30892$rt[1] B=$abc$30892$new_n167_ ZN=$abc$30892$new_n170_
.subckt OAI21_X1 A=$abc$30892$new_n168_ B1=$abc$30892$new_n169_ B2=$abc$30892$new_n170_ ZN=$abc$30892$new_n171_
.subckt AOI21_X1 A=$abc$30892$new_n162_ B1=$abc$30892$new_n163_ B2=$abc$30892$new_n171_ ZN=$abc$30892$new_n172_
.subckt OAI21_X1 A=$abc$30892$new_n157_ B1=$abc$30892$new_n158_ B2=$abc$30892$new_n172_ ZN=$abc$30892$new_n173_
.subckt XNOR2_X1 A=$abc$30892$new_n52_ B=$abc$30892$new_n152_ ZN=$abc$30892$new_n174_
.subckt AOI21_X1 A=$abc$30892$new_n153_ B1=$abc$30892$new_n173_ B2=$abc$30892$new_n174_ ZN=$abc$30892$new_n175_
.subckt NOR2_X1 A1=$abc$30892$new_n121_ A2=$abc$30892$new_n149_ ZN=$abc$30892$new_n176_
.subckt NOR2_X1 A1=$abc$30892$new_n98_ A2=$abc$30892$new_n176_ ZN=$abc$30892$new_n177_
.subckt NOR2_X1 A1=$abc$30892$rt[5] A2=$abc$30892$new_n177_ ZN=$abc$30892$new_n178_
.subckt AOI211_X1 A=$abc$30892$new_n153_ B=$abc$30892$new_n178_ C1=$abc$30892$new_n174_ C2=$abc$30892$new_n173_ ZN=$abc$30892$new_n179_
.subckt NAND2_X1 A1=$abc$30892$rt[5] A2=$abc$30892$new_n177_ ZN=$abc$30892$new_n180_
.subckt NAND2_X1 A1=$abc$30892$new_n64_ A2=$abc$30892$new_n180_ ZN=$abc$30892$new_n181_
.subckt NOR2_X1 A1=$abc$30892$new_n179_ A2=$abc$30892$new_n181_ ZN=$abc$30892$new_n182_
.subckt XNOR2_X1 A=$abc$30892$new_n173_ B=$abc$30892$new_n174_ ZN=$abc$30892$new_n183_
.subckt MUX2_X1 A=$abc$30892$new_n152_ B=$abc$30892$new_n183_ S=$abc$30892$new_n182_ Z=$abc$30892$new_n184_
.subckt OR2_X1 A1=$abc$30892$rt[5] A2=$abc$30892$new_n184_ ZN=$abc$30892$new_n185_
.subckt XNOR2_X1 A=$abc$30892$new_n158_ B=$abc$30892$new_n172_ ZN=$abc$30892$new_n186_
.subckt NAND2_X1 A1=$abc$30892$new_n182_ A2=$abc$30892$new_n186_ ZN=$abc$30892$new_n187_
.subckt OAI21_X1 A=$abc$30892$new_n187_ B1=$abc$30892$new_n182_ B2=$abc$30892$new_n156_ ZN=$abc$30892$new_n188_
.subckt NOR2_X1 A1=$abc$30892$rt[4] A2=$abc$30892$new_n188_ ZN=$abc$30892$new_n189_
.subckt XNOR2_X1 A=$abc$30892$new_n52_ B=$abc$30892$new_n188_ ZN=$abc$30892$new_n190_
.subckt XNOR2_X1 A=$abc$30892$new_n164_ B=$abc$30892$new_n171_ ZN=$abc$30892$new_n191_
.subckt NOR3_X1 A1=$abc$30892$new_n179_ A2=$abc$30892$new_n181_ A3=$abc$30892$new_n191_ ZN=$abc$30892$new_n192_
.subckt NOR2_X1 A1=$abc$30892$new_n160_ A2=$abc$30892$new_n182_ ZN=$abc$30892$new_n193_
.subckt NOR2_X1 A1=$abc$30892$new_n192_ A2=$abc$30892$new_n193_ ZN=$abc$30892$new_n194_
.subckt XNOR2_X1 A=$abc$30892$new_n53_ B=$abc$30892$new_n194_ ZN=$abc$30892$new_n195_
.subckt XOR2_X1 A=$abc$30892$new_n169_ B=$abc$30892$new_n170_ Z=$abc$30892$new_n196_
.subckt NAND2_X1 A1=$abc$30892$new_n182_ A2=$abc$30892$new_n196_ ZN=$abc$30892$new_n197_
.subckt OAI21_X1 A=$abc$30892$new_n197_ B1=$abc$30892$new_n182_ B2=$abc$30892$new_n167_ ZN=$abc$30892$new_n198_
.subckt NOR2_X1 A1=$abc$30892$new_n54_ A2=$abc$30892$new_n198_ ZN=$abc$30892$new_n199_
.subckt AND3_X1 A1=$abc$30892$rt[0] A2=$abc$30892$rs[2] A3=$abc$30892$new_n182_ ZN=$abc$30892$new_n200_
.subckt AOI21_X1 A=$abc$30892$rs[2] B1=$abc$30892$new_n182_ B2=$abc$30892$rt[0] ZN=$abc$30892$new_n201_
.subckt NOR2_X1 A1=$abc$30892$new_n200_ A2=$abc$30892$new_n201_ ZN=$abc$30892$new_n202_
.subckt NOR3_X1 A1=$abc$30892$rt[1] A2=$abc$30892$new_n200_ A3=$abc$30892$new_n201_ ZN=$abc$30892$new_n203_
.subckt OAI21_X1 A=$abc$30892$rt[1] B1=$abc$30892$new_n200_ B2=$abc$30892$new_n201_ ZN=$abc$30892$new_n204_
.subckt XNOR2_X1 A=$abc$30892$new_n55_ B=$abc$30892$new_n202_ ZN=$abc$30892$new_n205_
.subckt NAND2_X1 A1=$abc$30892$rt[0] A2=$abc$30892$new_n51_ ZN=$abc$30892$new_n206_
.subckt AOI21_X1 A=$abc$30892$new_n203_ B1=$abc$30892$new_n204_ B2=$abc$30892$new_n206_ ZN=$abc$30892$new_n207_
.subckt AOI221_X1 A=$abc$30892$new_n203_ B1=$abc$30892$new_n204_ B2=$abc$30892$new_n206_ C1=$abc$30892$new_n198_ C2=$abc$30892$new_n54_ ZN=$abc$30892$new_n208_
.subckt NOR2_X1 A1=$abc$30892$new_n199_ A2=$abc$30892$new_n208_ ZN=$abc$30892$new_n209_
.subckt OAI33_X1 A1=$abc$30892$rt[3] A2=$abc$30892$new_n192_ A3=$abc$30892$new_n193_ B1=$abc$30892$new_n195_ B2=$abc$30892$new_n199_ B3=$abc$30892$new_n208_ ZN=$abc$30892$new_n210_
.subckt AOI21_X1 A=$abc$30892$new_n189_ B1=$abc$30892$new_n190_ B2=$abc$30892$new_n210_ ZN=$abc$30892$new_n211_
.subckt XNOR2_X1 A=$abc$30892$new_n57_ B=$abc$30892$new_n184_ ZN=$abc$30892$new_n212_
.subckt INV_X1 A=$abc$30892$new_n212_ ZN=$abc$30892$new_n213_
.subckt OAI21_X1 A=$abc$30892$new_n185_ B1=$abc$30892$new_n211_ B2=$abc$30892$new_n213_ ZN=$abc$30892$new_n214_
.subckt AND2_X1 A1=$abc$30892$new_n46_ A2=$abc$30892$new_n214_ ZN=$abc$30892$new_n215_
.subckt OAI21_X1 A=$abc$30892$new_n46_ B1=$abc$30892$new_n56_ B2=$abc$30892$new_n214_ ZN=$abc$30892$new_n216_
.subckt AOI211_X1 A=$abc$30892$new_n65_ B=$abc$30892$new_n153_ C1=$abc$30892$new_n173_ C2=$abc$30892$new_n174_ ZN=$abc$30892$new_n217_
.subckt NOR4_X1 A1=$abc$30892$rt[7] A2=$abc$30892$rt[6] A3=$abc$30892$new_n57_ A4=$abc$30892$new_n175_ ZN=$abc$30892$new_n218_
.subckt NOR3_X1 A1=$abc$30892$new_n177_ A2=$abc$30892$new_n217_ A3=$abc$30892$new_n218_ ZN=$abc$30892$new_n219_
.subckt AND2_X1 A1=$abc$30892$new_n56_ A2=$abc$30892$new_n214_ ZN=$abc$30892$new_n220_
.subckt AOI21_X1 A=$abc$30892$new_n219_ B1=$abc$30892$new_n214_ B2=$abc$30892$new_n56_ ZN=$abc$30892$new_n221_
.subckt NOR2_X1 A1=$abc$30892$new_n216_ A2=$abc$30892$new_n221_ ZN=$abc$30892$new_n222_
.subckt OR2_X1 A1=$abc$30892$new_n216_ A2=$abc$30892$new_n221_ ZN=$abc$30892$new_n223_
.subckt XNOR2_X1 A=$abc$30892$new_n195_ B=$abc$30892$new_n209_ ZN=$abc$30892$new_n224_
.subckt MUX2_X1 A=$abc$30892$new_n194_ B=$abc$30892$new_n224_ S=$abc$30892$new_n222_ Z=$abc$30892$new_n225_
.subckt NOR2_X1 A1=$abc$30892$new_n52_ A2=$abc$30892$new_n225_ ZN=$abc$30892$new_n226_
.subckt XNOR2_X1 A=$abc$30892$new_n190_ B=$abc$30892$new_n210_ ZN=$abc$30892$new_n227_
.subckt MUX2_X1 A=$abc$30892$new_n188_ B=$abc$30892$new_n227_ S=$abc$30892$new_n222_ Z=$abc$30892$new_n228_
.subckt NOR2_X1 A1=$abc$30892$rt[5] A2=$abc$30892$new_n228_ ZN=$abc$30892$new_n229_
.subckt OR2_X1 A1=$abc$30892$rt[5] A2=$abc$30892$new_n228_ ZN=$abc$30892$new_n230_
.subckt XNOR2_X1 A=$abc$30892$new_n211_ B=$abc$30892$new_n212_ ZN=$abc$30892$new_n231_
.subckt OAI21_X1 A=$abc$30892$new_n184_ B1=$abc$30892$new_n216_ B2=$abc$30892$new_n221_ ZN=$abc$30892$new_n232_
.subckt OAI221_X1 A=$abc$30892$new_n231_ B1=$abc$30892$new_n220_ B2=$abc$30892$new_n219_ C1=$abc$30892$new_n64_ C2=$abc$30892$new_n215_ ZN=$abc$30892$new_n233_
.subckt OAI211_X1 A=$abc$30892$new_n56_ B=$abc$30892$new_n232_ C1=$abc$30892$new_n231_ C2=$abc$30892$new_n223_ ZN=$abc$30892$new_n234_
.subckt AND2_X1 A1=$abc$30892$rt[5] A2=$abc$30892$new_n228_ ZN=$abc$30892$new_n235_
.subckt OAI211_X1 A=$abc$30892$rt[6] B=$abc$30892$new_n233_ C1=$abc$30892$new_n222_ C2=$abc$30892$new_n184_ ZN=$abc$30892$new_n236_
.subckt OAI21_X1 A=$abc$30892$new_n219_ B1=$abc$30892$new_n220_ B2=$abc$30892$new_n216_ ZN=$abc$30892$new_n237_
.subckt NAND2_X1 A1=$abc$30892$rt[7] A2=$abc$30892$new_n47_ ZN=$abc$30892$new_n238_
.subckt NOR2_X1 A1=$abc$30892$rt[7] A2=$abc$30892$new_n237_ ZN=$abc$30892$new_n239_
.subckt OR2_X1 A1=$abc$30892$rt[7] A2=$abc$30892$new_n237_ ZN=$abc$30892$new_n240_
.subckt XNOR2_X1 A=$abc$30892$new_n52_ B=$abc$30892$new_n225_ ZN=$abc$30892$new_n241_
.subckt NAND4_X1 A1=$abc$30892$new_n234_ A2=$abc$30892$new_n236_ A3=$abc$30892$new_n238_ A4=$abc$30892$new_n240_ ZN=$abc$30892$new_n242_
.subckt OR4_X1 A1=$abc$30892$new_n229_ A2=$abc$30892$new_n235_ A3=$abc$30892$new_n241_ A4=$abc$30892$new_n242_ ZN=$abc$30892$new_n243_
.subckt XNOR2_X1 A=$abc$30892$new_n54_ B=$abc$30892$new_n198_ ZN=$abc$30892$new_n244_
.subckt XNOR2_X1 A=$abc$30892$new_n207_ B=$abc$30892$new_n244_ ZN=$abc$30892$new_n245_
.subckt OR3_X1 A1=$abc$30892$new_n216_ A2=$abc$30892$new_n221_ A3=$abc$30892$new_n245_ ZN=$abc$30892$new_n246_
.subckt OAI21_X1 A=$abc$30892$new_n198_ B1=$abc$30892$new_n216_ B2=$abc$30892$new_n221_ ZN=$abc$30892$new_n247_
.subckt AOI21_X1 A=$abc$30892$rt[3] B1=$abc$30892$new_n246_ B2=$abc$30892$new_n247_ ZN=$abc$30892$new_n248_
.subckt AND3_X1 A1=$abc$30892$rt[3] A2=$abc$30892$new_n246_ A3=$abc$30892$new_n247_ ZN=$abc$30892$new_n249_
.subckt NAND3_X1 A1=$abc$30892$rt[3] A2=$abc$30892$new_n246_ A3=$abc$30892$new_n247_ ZN=$abc$30892$new_n250_
.subckt NOR2_X1 A1=$abc$30892$new_n248_ A2=$abc$30892$new_n249_ ZN=$abc$30892$new_n251_
.subckt XNOR2_X1 A=$abc$30892$new_n205_ B=$abc$30892$new_n206_ ZN=$abc$30892$new_n252_
.subckt MUX2_X1 A=$abc$30892$new_n202_ B=$abc$30892$new_n252_ S=$abc$30892$new_n222_ Z=$abc$30892$new_n253_
.subckt XNOR2_X1 A=$abc$30892$rt[2] B=$abc$30892$new_n253_ ZN=$abc$30892$new_n254_
.subckt NAND2_X1 A1=$abc$30892$new_n251_ A2=$abc$30892$new_n254_ ZN=$abc$30892$new_n255_
.subckt AOI21_X1 A=$abc$30892$new_n51_ B1=$abc$30892$new_n222_ B2=$abc$30892$rt[0] ZN=$abc$30892$new_n256_
.subckt NOR2_X1 A1=$abc$30892$new_n206_ A2=$abc$30892$new_n223_ ZN=$abc$30892$new_n257_
.subckt NOR3_X1 A1=$abc$30892$new_n55_ A2=$abc$30892$new_n256_ A3=$abc$30892$new_n257_ ZN=$abc$30892$new_n258_
.subckt OAI21_X1 A=$abc$30892$new_n55_ B1=$abc$30892$new_n256_ B2=$abc$30892$new_n257_ ZN=$abc$30892$new_n259_
.subckt OAI211_X1 A=$abc$30892$new_n42_ B=$abc$30892$rs[0] C1=$abc$30892$rs[1] C2=$abc$30892$new_n55_ ZN=$abc$30892$new_n260_
.subckt NAND4_X1 A1=$abc$30892$new_n251_ A2=$abc$30892$new_n254_ A3=$abc$30892$new_n259_ A4=$abc$30892$new_n260_ ZN=$abc$30892$new_n261_
.subckt OR3_X1 A1=$abc$30892$new_n54_ A2=$abc$30892$new_n248_ A3=$abc$30892$new_n253_ ZN=$abc$30892$new_n262_
.subckt AND2_X1 A1=$abc$30892$new_n250_ A2=$abc$30892$new_n262_ ZN=$abc$30892$new_n263_
.subckt AOI21_X1 A=$abc$30892$new_n243_ B1=$abc$30892$new_n261_ B2=$abc$30892$new_n263_ ZN=$abc$30892$new_n264_
.subckt AOI21_X1 A=$abc$30892$new_n235_ B1=$abc$30892$new_n230_ B2=$abc$30892$new_n226_ ZN=$abc$30892$new_n265_
.subckt NOR2_X1 A1=$abc$30892$new_n242_ A2=$abc$30892$new_n265_ ZN=$abc$30892$new_n266_
.subckt AOI21_X1 A=$abc$30892$new_n239_ B1=$abc$30892$new_n238_ B2=$abc$30892$new_n236_ ZN=$abc$30892$new_n267_
.subckt NAND2_X1 A1=$abc$30892$rt[0] A2=$abc$30892$new_n43_ ZN=$abc$30892$new_n268_
.subckt XOR2_X1 A=$abc$30892$rt[0] B=$abc$30892$rs[0] Z=$abc$30892$new_n269_
.subckt NOR2_X1 A1=$abc$30892$new_n258_ A2=$abc$30892$new_n269_ ZN=$abc$30892$new_n270_
.subckt NAND2_X1 A1=$abc$30892$new_n259_ A2=$abc$30892$new_n270_ ZN=$abc$30892$new_n271_
.subckt OAI33_X1 A1=$abc$30892$new_n264_ A2=$abc$30892$new_n266_ A3=$abc$30892$new_n267_ B1=$abc$30892$new_n271_ B2=$abc$30892$new_n243_ B3=$abc$30892$new_n255_ ZN=$abc$30892$new_n272_
.subckt NAND2_X1 A1=$abc$30892$decoded_alu_arithmetic_mux[1] A2=$abc$30892$new_n45_ ZN=$abc$30892$new_n273_
.subckt NOR2_X1 A1=$abc$30892$new_n43_ A2=$abc$30892$new_n273_ ZN=$abc$30892$new_n274_
.subckt AOI222_X1 A1=$abc$30892$new_n44_ A2=$abc$30892$new_n269_ B1=$abc$30892$new_n272_ B2=$abc$30892$new_n62_ C1=$abc$30892$new_n274_ C2=$abc$30892$rt[0] ZN=$abc$30892$new_n275_
.subckt OR2_X1 A1=$abc$30892$new_n61_ A2=$abc$30892$new_n275_ ZN=$abc$30892$new_n276_
.subckt AOI21_X1 A=$abc$30892$reset B1=$abc$30892$new_n59_ B2=$abc$30892$new_n276_ ZN=$abc$30892$auto$rtlil.cc:2714:MuxGate$26576
.subckt XOR2_X1 A=$abc$30892$rt[7] B=$abc$30892$rs[7] Z=$abc$30892$new_n278_
.subckt AOI22_X1 A1=$abc$30892$rs[3] A2=$abc$30892$new_n53_ B1=$abc$30892$new_n54_ B2=$abc$30892$rs[2] ZN=$abc$30892$new_n279_
.subckt OAI21_X1 A=$abc$30892$new_n268_ B1=$abc$30892$new_n55_ B2=$abc$30892$rs[1] ZN=$abc$30892$new_n280_
.subckt OAI21_X1 A=$abc$30892$new_n280_ B1=$abc$30892$rt[1] B2=$abc$30892$new_n51_ ZN=$abc$30892$new_n281_
.subckt OAI21_X1 A=$abc$30892$new_n281_ B1=$abc$30892$new_n54_ B2=$abc$30892$rs[2] ZN=$abc$30892$new_n282_
.subckt NAND2_X1 A1=$abc$30892$new_n279_ A2=$abc$30892$new_n282_ ZN=$abc$30892$new_n283_
.subckt OAI221_X1 A=$abc$30892$new_n283_ B1=$abc$30892$new_n53_ B2=$abc$30892$rs[3] C1=$abc$30892$rs[4] C2=$abc$30892$new_n52_ ZN=$abc$30892$new_n284_
.subckt AOI22_X1 A1=$abc$30892$rs[4] A2=$abc$30892$new_n52_ B1=$abc$30892$new_n57_ B2=$abc$30892$rs[5] ZN=$abc$30892$new_n285_
.subckt AOI22_X1 A1=$abc$30892$new_n49_ A2=$abc$30892$rt[5] B1=$abc$30892$new_n284_ B2=$abc$30892$new_n285_ ZN=$abc$30892$new_n286_
.subckt OAI22_X1 A1=$abc$30892$rs[6] A2=$abc$30892$new_n56_ B1=$abc$30892$new_n278_ B2=$abc$30892$new_n286_ ZN=$abc$30892$new_n287_
.subckt AOI21_X1 A=$abc$30892$new_n278_ B1=$abc$30892$new_n56_ B2=$abc$30892$rs[6] ZN=$abc$30892$new_n288_
.subckt OAI21_X1 A=$abc$30892$new_n287_ B1=$abc$30892$new_n288_ B2=$abc$30892$new_n286_ ZN=$abc$30892$new_n289_
.subckt OAI221_X1 A=$abc$30892$new_n285_ B1=$abc$30892$rt[1] B2=$abc$30892$new_n51_ C1=$abc$30892$rs[2] C2=$abc$30892$new_n54_ ZN=$abc$30892$new_n290_
.subckt OAI221_X1 A=$abc$30892$new_n279_ B1=$abc$30892$new_n53_ B2=$abc$30892$rs[3] C1=$abc$30892$rs[4] C2=$abc$30892$new_n52_ ZN=$abc$30892$new_n291_
.subckt OAI22_X1 A1=$abc$30892$rt[0] A2=$abc$30892$new_n43_ B1=$abc$30892$rs[5] B2=$abc$30892$new_n57_ ZN=$abc$30892$new_n292_
.subckt NOR4_X1 A1=$abc$30892$new_n280_ A2=$abc$30892$new_n290_ A3=$abc$30892$new_n291_ A4=$abc$30892$new_n292_ ZN=$abc$30892$new_n293_
.subckt OAI211_X1 A=$abc$30892$new_n289_ B=$abc$30892$new_n293_ C1=$abc$30892$new_n287_ C2=$abc$30892$new_n288_ ZN=$abc$30892$new_n294_
.subckt NAND2_X1 A1=$abc$30892$decoded_alu_output_mux A2=$abc$30892$new_n294_ ZN=$abc$30892$new_n295_
.subckt NOR2_X1 A1=$abc$30892$decoded_alu_arithmetic_mux[1] A2=$abc$30892$new_n45_ ZN=$abc$30892$new_n296_
.subckt NAND2_X1 A1=$abc$30892$new_n44_ A2=$abc$30892$decoded_alu_arithmetic_mux[0] ZN=$abc$30892$new_n297_
.subckt NAND2_X1 A1=$abc$30892$rt[0] A2=$abc$30892$new_n297_ ZN=$abc$30892$new_n298_
.subckt XNOR2_X1 A=$abc$30892$new_n55_ B=$abc$30892$new_n298_ ZN=$abc$30892$new_n299_
.subckt AND2_X1 A1=$abc$30892$rs[1] A2=$abc$30892$new_n299_ ZN=$abc$30892$new_n300_
.subckt XNOR2_X1 A=$abc$30892$new_n51_ B=$abc$30892$new_n299_ ZN=$abc$30892$new_n301_
.subckt AND2_X1 A1=$abc$30892$new_n268_ A2=$abc$30892$new_n301_ ZN=$abc$30892$new_n302_
.subckt OAI21_X1 A=$abc$30892$new_n44_ B1=$abc$30892$new_n268_ B2=$abc$30892$new_n301_ ZN=$abc$30892$new_n303_
.subckt OR2_X1 A1=$abc$30892$new_n302_ A2=$abc$30892$new_n303_ ZN=$abc$30892$new_n304_
.subckt AOI22_X1 A1=$abc$30892$rt[0] A2=$abc$30892$rs[1] B1=$abc$30892$rt[1] B2=$abc$30892$rs[0] ZN=$abc$30892$new_n305_
.subckt NAND4_X1 A1=$abc$30892$rt[0] A2=$abc$30892$rs[0] A3=$abc$30892$rs[1] A4=$abc$30892$rt[1] ZN=$abc$30892$new_n306_
.subckt NOR2_X1 A1=$abc$30892$new_n273_ A2=$abc$30892$new_n305_ ZN=$abc$30892$new_n307_
.subckt AOI221_X1 A=$abc$30892$decoded_alu_output_mux B1=$abc$30892$new_n62_ B2=$abc$30892$new_n222_ C1=$abc$30892$new_n306_ C2=$abc$30892$new_n307_ ZN=$abc$30892$new_n308_
.subckt AOI21_X1 A=$abc$30892$new_n58_ B1=$abc$30892$new_n304_ B2=$abc$30892$new_n308_ ZN=$abc$30892$new_n309_
.subckt AOI22_X1 A1=$abc$30892$alu_out_reg[1] A2=$abc$30892$new_n58_ B1=$abc$30892$new_n295_ B2=$abc$30892$new_n309_ ZN=$abc$30892$new_n310_
.subckt NOR2_X1 A1=$abc$30892$reset A2=$abc$30892$new_n310_ ZN=$abc$30892$auto$rtlil.cc:2714:MuxGate$26580
.subckt NOR2_X1 A1=$abc$30892$new_n58_ A2=$abc$30892$new_n295_ ZN=$abc$30892$new_n312_
.subckt NAND2_X1 A1=$abc$30892$new_n62_ A2=$abc$30892$new_n182_ ZN=$abc$30892$new_n313_
.subckt NAND2_X1 A1=$abc$30892$rs[1] A2=$abc$30892$rt[2] ZN=$abc$30892$new_n314_
.subckt NOR3_X1 A1=$abc$30892$new_n43_ A2=$abc$30892$new_n55_ A3=$abc$30892$new_n314_ ZN=$abc$30892$new_n315_
.subckt AOI22_X1 A1=$abc$30892$rs[0] A2=$abc$30892$rt[2] B1=$abc$30892$rt[1] B2=$abc$30892$rs[1] ZN=$abc$30892$new_n316_
.subckt NOR2_X1 A1=$abc$30892$new_n315_ A2=$abc$30892$new_n316_ ZN=$abc$30892$new_n317_
.subckt NAND2_X1 A1=$abc$30892$rt[0] A2=$abc$30892$rs[2] ZN=$abc$30892$new_n318_
.subckt NOR3_X1 A1=$abc$30892$new_n315_ A2=$abc$30892$new_n316_ A3=$abc$30892$new_n318_ ZN=$abc$30892$new_n319_
.subckt XOR2_X1 A=$abc$30892$new_n317_ B=$abc$30892$new_n318_ Z=$abc$30892$new_n320_
.subckt OR2_X1 A1=$abc$30892$new_n306_ A2=$abc$30892$new_n320_ ZN=$abc$30892$new_n321_
.subckt XNOR2_X1 A=$abc$30892$new_n306_ B=$abc$30892$new_n320_ ZN=$abc$30892$new_n322_
.subckt OAI21_X1 A=$abc$30892$new_n297_ B1=$abc$30892$rt[1] B2=$abc$30892$rt[0] ZN=$abc$30892$new_n323_
.subckt XNOR2_X1 A=$abc$30892$new_n54_ B=$abc$30892$new_n323_ ZN=$abc$30892$new_n324_
.subckt NAND2_X1 A1=$abc$30892$rs[2] A2=$abc$30892$new_n324_ ZN=$abc$30892$new_n325_
.subckt XOR2_X1 A=$abc$30892$rs[2] B=$abc$30892$new_n324_ Z=$abc$30892$new_n326_
.subckt OR3_X1 A1=$abc$30892$new_n300_ A2=$abc$30892$new_n302_ A3=$abc$30892$new_n326_ ZN=$abc$30892$new_n327_
.subckt OAI21_X1 A=$abc$30892$new_n326_ B1=$abc$30892$new_n302_ B2=$abc$30892$new_n300_ ZN=$abc$30892$new_n328_
.subckt NAND3_X1 A1=$abc$30892$new_n44_ A2=$abc$30892$new_n327_ A3=$abc$30892$new_n328_ ZN=$abc$30892$new_n329_
.subckt OAI211_X1 A=$abc$30892$new_n313_ B=$abc$30892$new_n329_ C1=$abc$30892$new_n322_ C2=$abc$30892$new_n273_ ZN=$abc$30892$new_n330_
.subckt AOI221_X1 A=$abc$30892$new_n312_ B1=$abc$30892$new_n330_ B2=$abc$30892$new_n60_ C1=$abc$30892$new_n58_ C2=$abc$30892$alu_out_reg[2] ZN=$abc$30892$new_n331_
.subckt NOR2_X1 A1=$abc$30892$reset A2=$abc$30892$new_n331_ ZN=$abc$30892$auto$rtlil.cc:2714:MuxGate$26584
.subckt NAND2_X1 A1=$abc$30892$alu_out_reg[3] A2=$abc$30892$new_n58_ ZN=$abc$30892$new_n333_
.subckt NAND2_X1 A1=$abc$30892$new_n325_ A2=$abc$30892$new_n328_ ZN=$abc$30892$new_n334_
.subckt OAI21_X1 A=$abc$30892$new_n323_ B1=$abc$30892$new_n296_ B2=$abc$30892$new_n54_ ZN=$abc$30892$new_n335_
.subckt XNOR2_X1 A=$abc$30892$new_n53_ B=$abc$30892$new_n335_ ZN=$abc$30892$new_n336_
.subckt XNOR2_X1 A=$abc$30892$rs[3] B=$abc$30892$new_n336_ ZN=$abc$30892$new_n337_
.subckt NAND2_X1 A1=$abc$30892$new_n334_ A2=$abc$30892$new_n337_ ZN=$abc$30892$new_n338_
.subckt XNOR2_X1 A=$abc$30892$new_n334_ B=$abc$30892$new_n337_ ZN=$abc$30892$new_n339_
.subckt NAND2_X1 A1=$abc$30892$rt[0] A2=$abc$30892$rs[3] ZN=$abc$30892$new_n340_
.subckt NAND3_X1 A1=$abc$30892$rt[0] A2=$abc$30892$rs[3] A3=$abc$30892$new_n315_ ZN=$abc$30892$new_n341_
.subckt XNOR2_X1 A=$abc$30892$new_n315_ B=$abc$30892$new_n340_ ZN=$abc$30892$new_n342_
.subckt NAND2_X1 A1=$abc$30892$rs[2] A2=$abc$30892$rt[1] ZN=$abc$30892$new_n343_
.subckt INV_X1 A=$abc$30892$new_n343_ ZN=$abc$30892$new_n344_
.subckt NOR3_X1 A1=$abc$30892$new_n43_ A2=$abc$30892$new_n53_ A3=$abc$30892$new_n314_ ZN=$abc$30892$new_n345_
.subckt AOI22_X1 A1=$abc$30892$rs[0] A2=$abc$30892$rt[3] B1=$abc$30892$rt[2] B2=$abc$30892$rs[1] ZN=$abc$30892$new_n346_
.subckt NOR2_X1 A1=$abc$30892$new_n345_ A2=$abc$30892$new_n346_ ZN=$abc$30892$new_n347_
.subckt XNOR2_X1 A=$abc$30892$new_n343_ B=$abc$30892$new_n347_ ZN=$abc$30892$new_n348_
.subckt NAND2_X1 A1=$abc$30892$new_n342_ A2=$abc$30892$new_n348_ ZN=$abc$30892$new_n349_
.subckt XOR2_X1 A=$abc$30892$new_n342_ B=$abc$30892$new_n348_ Z=$abc$30892$new_n350_
.subckt NAND2_X1 A1=$abc$30892$new_n319_ A2=$abc$30892$new_n350_ ZN=$abc$30892$new_n351_
.subckt XNOR2_X1 A=$abc$30892$new_n319_ B=$abc$30892$new_n350_ ZN=$abc$30892$new_n352_
.subckt XOR2_X1 A=$abc$30892$new_n321_ B=$abc$30892$new_n352_ Z=$abc$30892$new_n353_
.subckt AOI21_X1 A=$abc$30892$new_n61_ B1=$abc$30892$new_n339_ B2=$abc$30892$new_n44_ ZN=$abc$30892$new_n354_
.subckt OAI221_X1 A=$abc$30892$new_n354_ B1=$abc$30892$new_n353_ B2=$abc$30892$new_n273_ C1=$abc$30892$new_n63_ C2=$abc$30892$new_n149_ ZN=$abc$30892$new_n355_
.subckt AOI21_X1 A=$abc$30892$reset B1=$abc$30892$new_n333_ B2=$abc$30892$new_n355_ ZN=$abc$30892$auto$rtlil.cc:2714:MuxGate$26588
.subckt NAND2_X1 A1=$abc$30892$rt[0] A2=$abc$30892$rs[4] ZN=$abc$30892$new_n357_
.subckt AOI21_X1 A=$abc$30892$new_n345_ B1=$abc$30892$new_n347_ B2=$abc$30892$new_n344_ ZN=$abc$30892$new_n358_
.subckt NOR2_X1 A1=$abc$30892$new_n357_ A2=$abc$30892$new_n358_ ZN=$abc$30892$new_n359_
.subckt XOR2_X1 A=$abc$30892$new_n357_ B=$abc$30892$new_n358_ Z=$abc$30892$new_n360_
.subckt INV_X1 A=$abc$30892$new_n360_ ZN=$abc$30892$new_n361_
.subckt NOR2_X1 A1=$abc$30892$new_n50_ A2=$abc$30892$new_n55_ ZN=$abc$30892$new_n362_
.subckt NAND2_X1 A1=$abc$30892$rs[2] A2=$abc$30892$rt[3] ZN=$abc$30892$new_n363_
.subckt NOR2_X1 A1=$abc$30892$new_n314_ A2=$abc$30892$new_n363_ ZN=$abc$30892$new_n364_
.subckt AOI22_X1 A1=$abc$30892$rs[1] A2=$abc$30892$rt[3] B1=$abc$30892$rt[2] B2=$abc$30892$rs[2] ZN=$abc$30892$new_n365_
.subckt NOR2_X1 A1=$abc$30892$new_n364_ A2=$abc$30892$new_n365_ ZN=$abc$30892$new_n366_
.subckt XOR2_X1 A=$abc$30892$new_n362_ B=$abc$30892$new_n366_ Z=$abc$30892$new_n367_
.subckt NAND2_X1 A1=$abc$30892$rs[0] A2=$abc$30892$rt[4] ZN=$abc$30892$new_n368_
.subckt NAND3_X1 A1=$abc$30892$rs[0] A2=$abc$30892$rt[4] A3=$abc$30892$new_n367_ ZN=$abc$30892$new_n369_
.subckt XOR2_X1 A=$abc$30892$new_n367_ B=$abc$30892$new_n368_ Z=$abc$30892$new_n370_
.subckt NOR2_X1 A1=$abc$30892$new_n361_ A2=$abc$30892$new_n370_ ZN=$abc$30892$new_n371_
.subckt XOR2_X1 A=$abc$30892$new_n360_ B=$abc$30892$new_n370_ Z=$abc$30892$new_n372_
.subckt NOR2_X1 A1=$abc$30892$new_n349_ A2=$abc$30892$new_n372_ ZN=$abc$30892$new_n373_
.subckt XNOR2_X1 A=$abc$30892$new_n349_ B=$abc$30892$new_n372_ ZN=$abc$30892$new_n374_
.subckt NOR2_X1 A1=$abc$30892$new_n341_ A2=$abc$30892$new_n374_ ZN=$abc$30892$new_n375_
.subckt XNOR2_X1 A=$abc$30892$new_n341_ B=$abc$30892$new_n374_ ZN=$abc$30892$new_n376_
.subckt INV_X1 A=$abc$30892$new_n376_ ZN=$abc$30892$new_n377_
.subckt OAI21_X1 A=$abc$30892$new_n351_ B1=$abc$30892$new_n352_ B2=$abc$30892$new_n321_ ZN=$abc$30892$new_n378_
.subckt NAND2_X1 A1=$abc$30892$new_n377_ A2=$abc$30892$new_n378_ ZN=$abc$30892$new_n379_
.subckt XNOR2_X1 A=$abc$30892$new_n376_ B=$abc$30892$new_n378_ ZN=$abc$30892$new_n380_
.subckt OAI21_X1 A=$abc$30892$new_n338_ B1=$abc$30892$new_n336_ B2=$abc$30892$new_n50_ ZN=$abc$30892$new_n381_
.subckt NOR4_X1 A1=$abc$30892$rt[0] A2=$abc$30892$rt[3] A3=$abc$30892$rt[2] A4=$abc$30892$rt[1] ZN=$abc$30892$new_n382_
.subckt NOR2_X1 A1=$abc$30892$new_n296_ A2=$abc$30892$new_n382_ ZN=$abc$30892$new_n383_
.subckt XNOR2_X1 A=$abc$30892$rt[4] B=$abc$30892$new_n383_ ZN=$abc$30892$new_n384_
.subckt AND2_X1 A1=$abc$30892$rs[4] A2=$abc$30892$new_n384_ ZN=$abc$30892$new_n385_
.subckt XNOR2_X1 A=$abc$30892$new_n48_ B=$abc$30892$new_n384_ ZN=$abc$30892$new_n386_
.subckt AND2_X1 A1=$abc$30892$new_n381_ A2=$abc$30892$new_n386_ ZN=$abc$30892$new_n387_
.subckt XNOR2_X1 A=$abc$30892$new_n381_ B=$abc$30892$new_n386_ ZN=$abc$30892$new_n388_
.subckt OAI21_X1 A=$abc$30892$new_n60_ B1=$abc$30892$new_n273_ B2=$abc$30892$new_n380_ ZN=$abc$30892$new_n389_
.subckt AOI221_X1 A=$abc$30892$new_n389_ B1=$abc$30892$new_n126_ B2=$abc$30892$new_n62_ C1=$abc$30892$new_n44_ C2=$abc$30892$new_n388_ ZN=$abc$30892$new_n390_
.subckt AOI21_X1 A=$abc$30892$new_n390_ B1=$abc$30892$new_n58_ B2=$abc$30892$alu_out_reg[4] ZN=$abc$30892$new_n391_
.subckt NOR2_X1 A1=$abc$30892$reset A2=$abc$30892$new_n391_ ZN=$abc$30892$auto$rtlil.cc:2714:MuxGate$26592
.subckt NOR2_X1 A1=$abc$30892$new_n373_ A2=$abc$30892$new_n375_ ZN=$abc$30892$new_n393_
.subckt NOR2_X1 A1=$abc$30892$new_n43_ A2=$abc$30892$new_n57_ ZN=$abc$30892$new_n394_
.subckt AOI21_X1 A=$abc$30892$new_n364_ B1=$abc$30892$new_n366_ B2=$abc$30892$new_n362_ ZN=$abc$30892$new_n395_
.subckt NOR2_X1 A1=$abc$30892$new_n83_ A2=$abc$30892$new_n395_ ZN=$abc$30892$new_n396_
.subckt XOR2_X1 A=$abc$30892$new_n83_ B=$abc$30892$new_n395_ Z=$abc$30892$new_n397_
.subckt XOR2_X1 A=$abc$30892$new_n394_ B=$abc$30892$new_n397_ Z=$abc$30892$new_n398_
.subckt NAND2_X1 A1=$abc$30892$rs[4] A2=$abc$30892$rt[1] ZN=$abc$30892$new_n399_
.subckt NAND2_X1 A1=$abc$30892$rs[3] A2=$abc$30892$rt[2] ZN=$abc$30892$new_n400_
.subckt XOR2_X1 A=$abc$30892$new_n363_ B=$abc$30892$new_n400_ Z=$abc$30892$new_n401_
.subckt NAND3_X1 A1=$abc$30892$rs[4] A2=$abc$30892$rt[1] A3=$abc$30892$new_n401_ ZN=$abc$30892$new_n402_
.subckt XNOR2_X1 A=$abc$30892$new_n399_ B=$abc$30892$new_n401_ ZN=$abc$30892$new_n403_
.subckt NAND2_X1 A1=$abc$30892$rs[1] A2=$abc$30892$rt[4] ZN=$abc$30892$new_n404_
.subckt NAND3_X1 A1=$abc$30892$rs[1] A2=$abc$30892$rt[4] A3=$abc$30892$new_n403_ ZN=$abc$30892$new_n405_
.subckt XOR2_X1 A=$abc$30892$new_n403_ B=$abc$30892$new_n404_ Z=$abc$30892$new_n406_
.subckt OR2_X1 A1=$abc$30892$new_n369_ A2=$abc$30892$new_n406_ ZN=$abc$30892$new_n407_
.subckt XOR2_X1 A=$abc$30892$new_n369_ B=$abc$30892$new_n406_ Z=$abc$30892$new_n408_
.subckt NAND2_X1 A1=$abc$30892$new_n398_ A2=$abc$30892$new_n408_ ZN=$abc$30892$new_n409_
.subckt XNOR2_X1 A=$abc$30892$new_n398_ B=$abc$30892$new_n408_ ZN=$abc$30892$new_n410_
.subckt INV_X1 A=$abc$30892$new_n410_ ZN=$abc$30892$new_n411_
.subckt XOR2_X1 A=$abc$30892$new_n371_ B=$abc$30892$new_n410_ Z=$abc$30892$new_n412_
.subckt NOR3_X1 A1=$abc$30892$new_n357_ A2=$abc$30892$new_n358_ A3=$abc$30892$new_n410_ ZN=$abc$30892$new_n413_
.subckt XNOR2_X1 A=$abc$30892$new_n359_ B=$abc$30892$new_n412_ ZN=$abc$30892$new_n414_
.subckt OAI21_X1 A=$abc$30892$new_n414_ B1=$abc$30892$new_n375_ B2=$abc$30892$new_n373_ ZN=$abc$30892$new_n415_
.subckt XNOR2_X1 A=$abc$30892$new_n393_ B=$abc$30892$new_n414_ ZN=$abc$30892$new_n416_
.subckt NAND3_X1 A1=$abc$30892$new_n377_ A2=$abc$30892$new_n378_ A3=$abc$30892$new_n416_ ZN=$abc$30892$new_n417_
.subckt XNOR2_X1 A=$abc$30892$new_n379_ B=$abc$30892$new_n416_ ZN=$abc$30892$new_n418_
.subckt AOI21_X1 A=$abc$30892$new_n383_ B1=$abc$30892$new_n297_ B2=$abc$30892$rt[4] ZN=$abc$30892$new_n419_
.subckt XNOR2_X1 A=$abc$30892$new_n57_ B=$abc$30892$new_n419_ ZN=$abc$30892$new_n420_
.subckt NAND2_X1 A1=$abc$30892$rs[5] A2=$abc$30892$new_n420_ ZN=$abc$30892$new_n421_
.subckt XNOR2_X1 A=$abc$30892$new_n49_ B=$abc$30892$new_n420_ ZN=$abc$30892$new_n422_
.subckt OAI21_X1 A=$abc$30892$new_n422_ B1=$abc$30892$new_n387_ B2=$abc$30892$new_n385_ ZN=$abc$30892$new_n423_
.subckt OR3_X1 A1=$abc$30892$new_n385_ A2=$abc$30892$new_n387_ A3=$abc$30892$new_n422_ ZN=$abc$30892$new_n424_
.subckt AOI21_X1 A=$abc$30892$decoded_alu_arithmetic_mux[1] B1=$abc$30892$new_n423_ B2=$abc$30892$new_n424_ ZN=$abc$30892$new_n425_
.subckt OAI21_X1 A=$abc$30892$new_n60_ B1=$abc$30892$new_n273_ B2=$abc$30892$new_n418_ ZN=$abc$30892$new_n426_
.subckt AOI211_X1 A=$abc$30892$new_n425_ B=$abc$30892$new_n426_ C1=$abc$30892$new_n62_ C2=$abc$30892$new_n96_ ZN=$abc$30892$new_n427_
.subckt AOI21_X1 A=$abc$30892$new_n427_ B1=$abc$30892$new_n58_ B2=$abc$30892$alu_out_reg[5] ZN=$abc$30892$new_n428_
.subckt NOR2_X1 A1=$abc$30892$reset A2=$abc$30892$new_n428_ ZN=$abc$30892$auto$rtlil.cc:2714:MuxGate$26596
.subckt NAND2_X1 A1=$abc$30892$alu_out_reg[6] A2=$abc$30892$new_n58_ ZN=$abc$30892$new_n430_
.subckt AOI21_X1 A=$abc$30892$new_n413_ B1=$abc$30892$new_n411_ B2=$abc$30892$new_n371_ ZN=$abc$30892$new_n431_
.subckt AOI21_X1 A=$abc$30892$new_n396_ B1=$abc$30892$new_n397_ B2=$abc$30892$new_n394_ ZN=$abc$30892$new_n432_
.subckt NAND2_X1 A1=$abc$30892$rs[1] A2=$abc$30892$rt[5] ZN=$abc$30892$new_n433_
.subckt NAND2_X1 A1=$abc$30892$rt[0] A2=$abc$30892$rs[6] ZN=$abc$30892$new_n434_
.subckt OAI21_X1 A=$abc$30892$new_n402_ B1=$abc$30892$new_n400_ B2=$abc$30892$new_n363_ ZN=$abc$30892$new_n435_
.subckt NAND3_X1 A1=$abc$30892$rt[0] A2=$abc$30892$rs[6] A3=$abc$30892$new_n435_ ZN=$abc$30892$new_n436_
.subckt XNOR2_X1 A=$abc$30892$new_n434_ B=$abc$30892$new_n435_ ZN=$abc$30892$new_n437_
.subckt NAND3_X1 A1=$abc$30892$rs[1] A2=$abc$30892$rt[5] A3=$abc$30892$new_n437_ ZN=$abc$30892$new_n438_
.subckt XNOR2_X1 A=$abc$30892$new_n433_ B=$abc$30892$new_n437_ ZN=$abc$30892$new_n439_
.subckt NAND2_X1 A1=$abc$30892$rs[5] A2=$abc$30892$rt[1] ZN=$abc$30892$new_n440_
.subckt NAND2_X1 A1=$abc$30892$rs[4] A2=$abc$30892$rt[3] ZN=$abc$30892$new_n441_
.subckt NOR2_X1 A1=$abc$30892$new_n400_ A2=$abc$30892$new_n441_ ZN=$abc$30892$new_n442_
.subckt AOI22_X1 A1=$abc$30892$rs[3] A2=$abc$30892$rt[3] B1=$abc$30892$rt[2] B2=$abc$30892$rs[4] ZN=$abc$30892$new_n443_
.subckt NOR2_X1 A1=$abc$30892$new_n442_ A2=$abc$30892$new_n443_ ZN=$abc$30892$new_n444_
.subckt XOR2_X1 A=$abc$30892$new_n440_ B=$abc$30892$new_n444_ Z=$abc$30892$new_n445_
.subckt AND4_X1 A1=$abc$30892$rs[0] A2=$abc$30892$rs[2] A3=$abc$30892$rt[4] A4=$abc$30892$rt[6] ZN=$abc$30892$new_n446_
.subckt AOI22_X1 A1=$abc$30892$rs[2] A2=$abc$30892$rt[4] B1=$abc$30892$rt[6] B2=$abc$30892$rs[0] ZN=$abc$30892$new_n447_
.subckt NOR2_X1 A1=$abc$30892$new_n446_ A2=$abc$30892$new_n447_ ZN=$abc$30892$new_n448_
.subckt NOR3_X1 A1=$abc$30892$new_n445_ A2=$abc$30892$new_n446_ A3=$abc$30892$new_n447_ ZN=$abc$30892$new_n449_
.subckt XNOR2_X1 A=$abc$30892$new_n445_ B=$abc$30892$new_n448_ ZN=$abc$30892$new_n450_
.subckt AND4_X1 A1=$abc$30892$rs[1] A2=$abc$30892$rt[4] A3=$abc$30892$new_n403_ A4=$abc$30892$new_n450_ ZN=$abc$30892$new_n451_
.subckt XNOR2_X1 A=$abc$30892$new_n405_ B=$abc$30892$new_n450_ ZN=$abc$30892$new_n452_
.subckt XNOR2_X1 A=$abc$30892$new_n439_ B=$abc$30892$new_n452_ ZN=$abc$30892$new_n453_
.subckt AOI21_X1 A=$abc$30892$new_n453_ B1=$abc$30892$new_n409_ B2=$abc$30892$new_n407_ ZN=$abc$30892$new_n454_
.subckt INV_X1 A=$abc$30892$new_n454_ ZN=$abc$30892$new_n455_
.subckt AND3_X1 A1=$abc$30892$new_n407_ A2=$abc$30892$new_n409_ A3=$abc$30892$new_n453_ ZN=$abc$30892$new_n456_
.subckt NOR2_X1 A1=$abc$30892$new_n454_ A2=$abc$30892$new_n456_ ZN=$abc$30892$new_n457_
.subckt XOR2_X1 A=$abc$30892$new_n432_ B=$abc$30892$new_n457_ Z=$abc$30892$new_n458_
.subckt NOR2_X1 A1=$abc$30892$new_n431_ A2=$abc$30892$new_n458_ ZN=$abc$30892$new_n459_
.subckt XNOR2_X1 A=$abc$30892$new_n431_ B=$abc$30892$new_n458_ ZN=$abc$30892$new_n460_
.subckt AND3_X1 A1=$abc$30892$new_n415_ A2=$abc$30892$new_n417_ A3=$abc$30892$new_n460_ ZN=$abc$30892$new_n461_
.subckt AOI21_X1 A=$abc$30892$new_n460_ B1=$abc$30892$new_n417_ B2=$abc$30892$new_n415_ ZN=$abc$30892$new_n462_
.subckt NOR2_X1 A1=$abc$30892$new_n461_ A2=$abc$30892$new_n462_ ZN=$abc$30892$new_n463_
.subckt AOI21_X1 A=$abc$30892$new_n296_ B1=$abc$30892$new_n382_ B2=$abc$30892$new_n66_ ZN=$abc$30892$new_n464_
.subckt XNOR2_X1 A=$abc$30892$new_n56_ B=$abc$30892$new_n464_ ZN=$abc$30892$new_n465_
.subckt INV_X1 A=$abc$30892$new_n465_ ZN=$abc$30892$new_n466_
.subckt XOR2_X1 A=$abc$30892$rs[6] B=$abc$30892$new_n465_ Z=$abc$30892$new_n467_
.subckt AND3_X1 A1=$abc$30892$new_n421_ A2=$abc$30892$new_n423_ A3=$abc$30892$new_n467_ ZN=$abc$30892$new_n468_
.subckt AOI21_X1 A=$abc$30892$new_n467_ B1=$abc$30892$new_n423_ B2=$abc$30892$new_n421_ ZN=$abc$30892$new_n469_
.subckt OAI21_X1 A=$abc$30892$new_n44_ B1=$abc$30892$new_n468_ B2=$abc$30892$new_n469_ ZN=$abc$30892$new_n470_
.subckt AOI21_X1 A=$abc$30892$new_n61_ B1=$abc$30892$new_n62_ B2=$abc$30892$new_n77_ ZN=$abc$30892$new_n471_
.subckt OAI211_X1 A=$abc$30892$new_n470_ B=$abc$30892$new_n471_ C1=$abc$30892$new_n273_ C2=$abc$30892$new_n463_ ZN=$abc$30892$new_n472_
.subckt AOI21_X1 A=$abc$30892$reset B1=$abc$30892$new_n430_ B2=$abc$30892$new_n472_ ZN=$abc$30892$auto$rtlil.cc:2714:MuxGate$26600
.subckt NOR2_X1 A1=$abc$30892$new_n459_ A2=$abc$30892$new_n462_ ZN=$abc$30892$new_n474_
.subckt OAI21_X1 A=$abc$30892$new_n455_ B1=$abc$30892$new_n456_ B2=$abc$30892$new_n432_ ZN=$abc$30892$new_n475_
.subckt AOI21_X1 A=$abc$30892$new_n446_ B1=$abc$30892$rt[4] B2=$abc$30892$rs[3] ZN=$abc$30892$new_n476_
.subckt AOI21_X1 A=$abc$30892$new_n476_ B1=$abc$30892$new_n446_ B2=$abc$30892$rs[3] ZN=$abc$30892$new_n477_
.subckt NAND2_X1 A1=$abc$30892$rs[5] A2=$abc$30892$rt[2] ZN=$abc$30892$new_n478_
.subckt XOR2_X1 A=$abc$30892$new_n441_ B=$abc$30892$new_n478_ Z=$abc$30892$new_n479_
.subckt NAND2_X1 A1=$abc$30892$rs[1] A2=$abc$30892$rt[6] ZN=$abc$30892$new_n480_
.subckt NAND2_X1 A1=$abc$30892$rs[0] A2=$abc$30892$rt[7] ZN=$abc$30892$new_n481_
.subckt XNOR2_X1 A=$abc$30892$new_n480_ B=$abc$30892$new_n481_ ZN=$abc$30892$new_n482_
.subckt NAND2_X1 A1=$abc$30892$rs[6] A2=$abc$30892$rt[1] ZN=$abc$30892$new_n483_
.subckt XNOR2_X1 A=$abc$30892$new_n479_ B=$abc$30892$new_n482_ ZN=$abc$30892$new_n484_
.subckt XNOR2_X1 A=$abc$30892$new_n477_ B=$abc$30892$new_n484_ ZN=$abc$30892$new_n485_
.subckt XNOR2_X1 A=$abc$30892$new_n483_ B=$abc$30892$new_n485_ ZN=$abc$30892$new_n486_
.subckt OAI22_X1 A1=$abc$30892$new_n400_ A2=$abc$30892$new_n441_ B1=$abc$30892$new_n443_ B2=$abc$30892$new_n440_ ZN=$abc$30892$new_n487_
.subckt NAND2_X1 A1=$abc$30892$rs[2] A2=$abc$30892$rt[5] ZN=$abc$30892$new_n488_
.subckt NAND2_X1 A1=$abc$30892$rt[0] A2=$abc$30892$rs[7] ZN=$abc$30892$new_n489_
.subckt XOR2_X1 A=$abc$30892$new_n488_ B=$abc$30892$new_n489_ Z=$abc$30892$new_n490_
.subckt XNOR2_X1 A=$abc$30892$new_n487_ B=$abc$30892$new_n490_ ZN=$abc$30892$new_n491_
.subckt XNOR2_X1 A=$abc$30892$new_n449_ B=$abc$30892$new_n491_ ZN=$abc$30892$new_n492_
.subckt XNOR2_X1 A=$abc$30892$new_n486_ B=$abc$30892$new_n492_ ZN=$abc$30892$new_n493_
.subckt NAND2_X1 A1=$abc$30892$new_n436_ A2=$abc$30892$new_n438_ ZN=$abc$30892$new_n494_
.subckt AOI21_X1 A=$abc$30892$new_n451_ B1=$abc$30892$new_n452_ B2=$abc$30892$new_n439_ ZN=$abc$30892$new_n495_
.subckt XNOR2_X1 A=$abc$30892$new_n494_ B=$abc$30892$new_n495_ ZN=$abc$30892$new_n496_
.subckt XNOR2_X1 A=$abc$30892$new_n493_ B=$abc$30892$new_n496_ ZN=$abc$30892$new_n497_
.subckt XNOR2_X1 A=$abc$30892$new_n475_ B=$abc$30892$new_n497_ ZN=$abc$30892$new_n498_
.subckt AOI21_X1 A=$abc$30892$new_n273_ B1=$abc$30892$new_n474_ B2=$abc$30892$new_n498_ ZN=$abc$30892$new_n499_
.subckt OAI21_X1 A=$abc$30892$new_n499_ B1=$abc$30892$new_n498_ B2=$abc$30892$new_n474_ ZN=$abc$30892$new_n500_
.subckt AOI21_X1 A=$abc$30892$new_n469_ B1=$abc$30892$new_n466_ B2=$abc$30892$rs[6] ZN=$abc$30892$new_n501_
.subckt OAI21_X1 A=$abc$30892$new_n297_ B1=$abc$30892$new_n464_ B2=$abc$30892$rt[6] ZN=$abc$30892$new_n502_
.subckt XNOR2_X1 A=$abc$30892$new_n278_ B=$abc$30892$new_n502_ ZN=$abc$30892$new_n503_
.subckt XNOR2_X1 A=$abc$30892$new_n501_ B=$abc$30892$new_n503_ ZN=$abc$30892$new_n504_
.subckt AOI221_X1 A=$abc$30892$new_n61_ B1=$abc$30892$new_n62_ B2=$abc$30892$new_n70_ C1=$abc$30892$new_n504_ C2=$abc$30892$new_n44_ ZN=$abc$30892$new_n505_
.subckt AOI22_X1 A1=$abc$30892$alu_out_reg[7] A2=$abc$30892$new_n58_ B1=$abc$30892$new_n500_ B2=$abc$30892$new_n505_ ZN=$abc$30892$new_n506_
.subckt NOR2_X1 A1=$abc$30892$reset A2=$abc$30892$new_n506_ ZN=$abc$30892$auto$rtlil.cc:2714:MuxGate$26604
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26576 Q=alu_out_reg[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27564
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26580 Q=alu_out_reg[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27563
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26584 Q=alu_out_reg[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27562
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26588 Q=alu_out_reg[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27561
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26592 Q=alu_out_reg[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27560
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26596 Q=alu_out_reg[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27559
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26600 Q=alu_out_reg[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27558
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26604 Q=alu_out_reg[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27557
.names alu_out_reg[0] alu_out[0]
1 1
.names alu_out_reg[1] alu_out[1]
1 1
.names alu_out_reg[2] alu_out[2]
1 1
.names alu_out_reg[3] alu_out[3]
1 1
.names alu_out_reg[4] alu_out[4]
1 1
.names alu_out_reg[5] alu_out[5]
1 1
.names alu_out_reg[6] alu_out[6]
1 1
.names alu_out_reg[7] alu_out[7]
1 1
.names alu_out_reg[7] $abc$30892$alu_out_reg[7]
1 1
.names alu_out_reg[6] $abc$30892$alu_out_reg[6]
1 1
.names alu_out_reg[5] $abc$30892$alu_out_reg[5]
1 1
.names alu_out_reg[4] $abc$30892$alu_out_reg[4]
1 1
.names alu_out_reg[3] $abc$30892$alu_out_reg[3]
1 1
.names alu_out_reg[2] $abc$30892$alu_out_reg[2]
1 1
.names alu_out_reg[1] $abc$30892$alu_out_reg[1]
1 1
.names alu_out_reg[0] $abc$30892$alu_out_reg[0]
1 1
.names core_state[0] $abc$30892$core_state[0]
1 1
.names core_state[1] $abc$30892$core_state[1]
1 1
.names core_state[2] $abc$30892$core_state[2]
1 1
.names enable $abc$30892$enable
1 1
.names rt[0] $abc$30892$rt[0]
1 1
.names rs[0] $abc$30892$rs[0]
1 1
.names decoded_alu_arithmetic_mux[1] $abc$30892$decoded_alu_arithmetic_mux[1]
1 1
.names decoded_alu_arithmetic_mux[0] $abc$30892$decoded_alu_arithmetic_mux[0]
1 1
.names rt[7] $abc$30892$rt[7]
1 1
.names rs[7] $abc$30892$rs[7]
1 1
.names rs[4] $abc$30892$rs[4]
1 1
.names rs[5] $abc$30892$rs[5]
1 1
.names rs[6] $abc$30892$rs[6]
1 1
.names rs[3] $abc$30892$rs[3]
1 1
.names rs[2] $abc$30892$rs[2]
1 1
.names rs[1] $abc$30892$rs[1]
1 1
.names rt[4] $abc$30892$rt[4]
1 1
.names rt[3] $abc$30892$rt[3]
1 1
.names rt[2] $abc$30892$rt[2]
1 1
.names rt[1] $abc$30892$rt[1]
1 1
.names rt[6] $abc$30892$rt[6]
1 1
.names rt[5] $abc$30892$rt[5]
1 1
.names decoded_alu_output_mux $abc$30892$decoded_alu_output_mux
1 1
.names reset $abc$30892$reset
1 1
.names $abc$30892$auto$rtlil.cc:2714:MuxGate$26576 $auto$rtlil.cc:2714:MuxGate$26576
1 1
.names $abc$30892$auto$rtlil.cc:2714:MuxGate$26580 $auto$rtlil.cc:2714:MuxGate$26580
1 1
.names $abc$30892$auto$rtlil.cc:2714:MuxGate$26584 $auto$rtlil.cc:2714:MuxGate$26584
1 1
.names $abc$30892$auto$rtlil.cc:2714:MuxGate$26588 $auto$rtlil.cc:2714:MuxGate$26588
1 1
.names $abc$30892$auto$rtlil.cc:2714:MuxGate$26592 $auto$rtlil.cc:2714:MuxGate$26592
1 1
.names $abc$30892$auto$rtlil.cc:2714:MuxGate$26596 $auto$rtlil.cc:2714:MuxGate$26596
1 1
.names $abc$30892$auto$rtlil.cc:2714:MuxGate$26600 $auto$rtlil.cc:2714:MuxGate$26600
1 1
.names $abc$30892$auto$rtlil.cc:2714:MuxGate$26604 $auto$rtlil.cc:2714:MuxGate$26604
1 1
.end

.model decoder
.inputs clk reset core_state[0] core_state[1] core_state[2] instruction[0] instruction[1] instruction[2] instruction[3] instruction[4] instruction[5] instruction[6] instruction[7] instruction[8] instruction[9] instruction[10] instruction[11] instruction[12] instruction[13] instruction[14] instruction[15]
.outputs decoded_rd_address[0] decoded_rd_address[1] decoded_rd_address[2] decoded_rd_address[3] decoded_rs_address[0] decoded_rs_address[1] decoded_rs_address[2] decoded_rs_address[3] decoded_rt_address[0] decoded_rt_address[1] decoded_rt_address[2] decoded_rt_address[3] decoded_nzp[0] decoded_nzp[1] decoded_nzp[2] decoded_immediate[0] decoded_immediate[1] decoded_immediate[2] decoded_immediate[3] decoded_immediate[4] decoded_immediate[5] decoded_immediate[6] decoded_immediate[7] decoded_reg_write_enable decoded_mem_read_enable decoded_mem_write_enable decoded_nzp_write_enable decoded_reg_input_mux[0] decoded_reg_input_mux[1] decoded_alu_arithmetic_mux[0] decoded_alu_arithmetic_mux[1] decoded_alu_output_mux decoded_pc_mux decoded_ret
.names $false
.names $true
1
.names $undef
.subckt INV_X1 A=$abc$31360$decoded_reg_write_enable ZN=$abc$31360$new_n63_
.subckt INV_X1 A=$abc$31360$instruction[7] ZN=$abc$31360$new_n64_
.subckt INV_X1 A=$abc$31360$instruction[4] ZN=$abc$31360$new_n65_
.subckt INV_X1 A=$abc$31360$instruction[3] ZN=$abc$31360$new_n66_
.subckt INV_X1 A=$abc$31360$instruction[2] ZN=$abc$31360$new_n67_
.subckt INV_X1 A=$abc$31360$instruction[1] ZN=$abc$31360$new_n68_
.subckt INV_X1 A=$abc$31360$instruction[0] ZN=$abc$31360$new_n69_
.subckt INV_X1 A=$abc$31360$instruction[11] ZN=$abc$31360$new_n70_
.subckt INV_X1 A=$abc$31360$instruction[6] ZN=$abc$31360$new_n71_
.subckt INV_X1 A=$abc$31360$instruction[5] ZN=$abc$31360$new_n72_
.subckt INV_X1 A=$abc$31360$instruction[10] ZN=$abc$31360$new_n73_
.subckt INV_X1 A=$abc$31360$instruction[9] ZN=$abc$31360$new_n74_
.subckt INV_X1 A=$abc$31360$instruction[8] ZN=$abc$31360$new_n75_
.subckt INV_X1 A=$abc$31360$decoded_alu_arithmetic_mux[1] ZN=$abc$31360$new_n76_
.subckt INV_X1 A=$abc$31360$core_state[1] ZN=$abc$31360$new_n77_
.subckt INV_X1 A=$abc$31360$reset ZN=$abc$31360$new_n78_
.subckt INV_X1 A=$abc$31360$instruction[13] ZN=$abc$31360$new_n79_
.subckt INV_X1 A=$abc$31360$instruction[12] ZN=$abc$31360$new_n80_
.subckt INV_X1 A=$abc$31360$instruction[15] ZN=$abc$31360$new_n81_
.subckt INV_X1 A=$abc$31360$instruction[14] ZN=$abc$31360$new_n82_
.subckt NOR3_X1 A1=$abc$31360$core_state[0] A2=$abc$31360$new_n77_ A3=$abc$31360$core_state[2] ZN=$abc$31360$new_n83_
.subckt NAND3_X1 A1=$abc$31360$new_n80_ A2=$abc$31360$new_n81_ A3=$abc$31360$instruction[14] ZN=$abc$31360$new_n84_
.subckt NOR2_X1 A1=$abc$31360$decoded_alu_arithmetic_mux[0] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n85_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n85_ C1=$abc$31360$new_n84_ C2=$abc$31360$new_n83_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26608
.subckt OR2_X1 A1=$abc$31360$new_n76_ A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n87_
.subckt NAND2_X1 A1=$abc$31360$instruction[13] A2=$abc$31360$instruction[12] ZN=$abc$31360$new_n88_
.subckt AND3_X1 A1=$abc$31360$new_n81_ A2=$abc$31360$instruction[14] A3=$abc$31360$new_n88_ ZN=$abc$31360$new_n89_
.subckt NAND3_X1 A1=$abc$31360$new_n81_ A2=$abc$31360$instruction[14] A3=$abc$31360$new_n88_ ZN=$abc$31360$new_n90_
.subckt OAI211_X1 A=$abc$31360$new_n83_ B=$abc$31360$new_n89_ C1=$abc$31360$instruction[13] C2=$abc$31360$instruction[12] ZN=$abc$31360$new_n91_
.subckt AOI21_X1 A=$abc$31360$reset B1=$abc$31360$new_n87_ B2=$abc$31360$new_n91_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26612
.subckt NOR2_X1 A1=$abc$31360$decoded_alu_output_mux A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n93_
.subckt NOR2_X1 A1=$abc$31360$instruction[15] A2=$abc$31360$instruction[14] ZN=$abc$31360$new_n94_
.subckt NAND3_X1 A1=$abc$31360$instruction[13] A2=$abc$31360$new_n80_ A3=$abc$31360$new_n94_ ZN=$abc$31360$new_n95_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n93_ C1=$abc$31360$new_n95_ C2=$abc$31360$new_n83_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26616
.subckt NOR2_X1 A1=$abc$31360$decoded_rd_address[0] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n97_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n97_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n75_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26620
.subckt NOR2_X1 A1=$abc$31360$decoded_rd_address[1] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n99_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n99_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n74_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26624
.subckt NOR2_X1 A1=$abc$31360$decoded_rd_address[2] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n101_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n101_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n73_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26628
.subckt NOR2_X1 A1=$abc$31360$decoded_rs_address[1] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n103_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n103_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n72_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26632
.subckt NOR2_X1 A1=$abc$31360$decoded_rs_address[2] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n105_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n105_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n71_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26636
.subckt NOR2_X1 A1=$abc$31360$decoded_nzp[2] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n107_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n107_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n70_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26640
.subckt NOR2_X1 A1=$abc$31360$decoded_immediate[0] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n109_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n109_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n69_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26644
.subckt NOR2_X1 A1=$abc$31360$decoded_immediate[1] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n111_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n111_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n68_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26648
.subckt NOR2_X1 A1=$abc$31360$decoded_immediate[2] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n113_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n113_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n67_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26652
.subckt NOR2_X1 A1=$abc$31360$decoded_immediate[3] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n115_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n115_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n66_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26656
.subckt NOR2_X1 A1=$abc$31360$decoded_immediate[4] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n117_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n117_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n65_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26660
.subckt NOR2_X1 A1=$abc$31360$decoded_immediate[7] A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n119_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n119_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n64_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26664
.subckt NOR2_X1 A1=$abc$31360$instruction[15] A2=$abc$31360$new_n88_ ZN=$abc$31360$new_n121_
.subckt NOR4_X1 A1=$abc$31360$instruction[13] A2=$abc$31360$new_n80_ A3=$abc$31360$new_n81_ A4=$abc$31360$instruction[14] ZN=$abc$31360$new_n122_
.subckt OAI21_X1 A=$abc$31360$new_n83_ B1=$abc$31360$new_n121_ B2=$abc$31360$new_n122_ ZN=$abc$31360$new_n123_
.subckt MUX2_X1 A=$abc$31360$new_n63_ B=$abc$31360$new_n90_ S=$abc$31360$new_n83_ Z=$abc$31360$new_n124_
.subckt AOI21_X1 A=$abc$31360$reset B1=$abc$31360$new_n123_ B2=$abc$31360$new_n124_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26668
.subckt OR3_X1 A1=$abc$31360$instruction[15] A2=$abc$31360$new_n82_ A3=$abc$31360$new_n88_ ZN=$abc$31360$new_n126_
.subckt NOR2_X1 A1=$abc$31360$decoded_mem_read_enable A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n127_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n127_ C1=$abc$31360$new_n126_ C2=$abc$31360$new_n83_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26672
.subckt NAND4_X1 A1=$abc$31360$new_n79_ A2=$abc$31360$new_n80_ A3=$abc$31360$instruction[15] A4=$abc$31360$new_n82_ ZN=$abc$31360$new_n129_
.subckt NOR2_X1 A1=$abc$31360$decoded_mem_write_enable A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n130_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n130_ C1=$abc$31360$new_n129_ C2=$abc$31360$new_n83_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26676
.subckt MUX2_X1 A=$abc$31360$decoded_reg_input_mux[1] B=$abc$31360$new_n122_ S=$abc$31360$new_n83_ Z=$abc$31360$new_n132_
.subckt AND2_X1 A1=$abc$31360$new_n78_ A2=$abc$31360$new_n132_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26680
.subckt NAND3_X1 A1=$abc$31360$new_n79_ A2=$abc$31360$instruction[12] A3=$abc$31360$new_n94_ ZN=$abc$31360$new_n134_
.subckt NOR2_X1 A1=$abc$31360$decoded_pc_mux A2=$abc$31360$new_n83_ ZN=$abc$31360$new_n135_
.subckt AOI211_X1 A=$abc$31360$reset B=$abc$31360$new_n135_ C1=$abc$31360$new_n134_ C2=$abc$31360$new_n83_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26684
.subckt NAND4_X1 A1=$abc$31360$instruction[13] A2=$abc$31360$instruction[12] A3=$abc$31360$instruction[15] A4=$abc$31360$instruction[14] ZN=$abc$31360$new_n137_
.subckt AND3_X1 A1=$abc$31360$core_state[0] A2=$abc$31360$core_state[1] A3=$abc$31360$core_state[2] ZN=$abc$31360$new_n138_
.subckt OAI21_X1 A=$abc$31360$new_n78_ B1=$abc$31360$new_n83_ B2=$abc$31360$decoded_ret ZN=$abc$31360$new_n139_
.subckt AOI211_X1 A=$abc$31360$new_n138_ B=$abc$31360$new_n139_ C1=$abc$31360$new_n83_ C2=$abc$31360$new_n137_ ZN=$abc$31360$auto$rtlil.cc:2714:MuxGate$26688
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26608 Q=decoded_alu_arithmetic_mux[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27585
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26612 Q=decoded_alu_arithmetic_mux[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27584
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26616 Q=decoded_alu_output_mux QN=$auto$dfflibmap.cc:405:dfflibmap$27583
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26620 Q=decoded_rd_address[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27582
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26624 Q=decoded_rd_address[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27581
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26628 Q=decoded_rd_address[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27580
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26632 Q=decoded_rs_address[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27579
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26636 Q=decoded_rs_address[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27578
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26640 Q=decoded_nzp[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27577
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26644 Q=decoded_immediate[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27576
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26648 Q=decoded_immediate[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27575
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26652 Q=decoded_immediate[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27574
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26656 Q=decoded_immediate[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27573
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26660 Q=decoded_immediate[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27572
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26664 Q=decoded_immediate[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27571
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26668 Q=decoded_reg_write_enable QN=$auto$dfflibmap.cc:405:dfflibmap$27570
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26672 Q=decoded_mem_read_enable QN=$auto$dfflibmap.cc:405:dfflibmap$27569
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26676 Q=decoded_mem_write_enable QN=$auto$dfflibmap.cc:405:dfflibmap$27568
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26680 Q=decoded_reg_input_mux[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27567
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26684 Q=decoded_pc_mux QN=$auto$dfflibmap.cc:405:dfflibmap$27566
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26688 Q=decoded_ret QN=$auto$dfflibmap.cc:405:dfflibmap$27565
.names $false $procmux$5679.B_AND_S[0]
1 1
.names $false $procmux$5679.B_AND_S[3]
1 1
.names $procmux$5679.B_AND_S[2] $procmux$5679.Y[0]
1 1
.names decoded_rs_address[1] decoded_immediate[5]
1 1
.names decoded_rs_address[2] decoded_immediate[6]
1 1
.names decoded_rd_address[1] decoded_nzp[0]
1 1
.names decoded_rd_address[2] decoded_nzp[1]
1 1
.names decoded_alu_output_mux decoded_nzp_write_enable
1 1
.names decoded_nzp[2] decoded_rd_address[3]
1 1
.names decoded_mem_read_enable decoded_reg_input_mux[0]
1 1
.names decoded_immediate[4] decoded_rs_address[0]
1 1
.names decoded_immediate[7] decoded_rs_address[3]
1 1
.names decoded_immediate[0] decoded_rt_address[0]
1 1
.names decoded_immediate[1] decoded_rt_address[1]
1 1
.names decoded_immediate[2] decoded_rt_address[2]
1 1
.names decoded_immediate[3] decoded_rt_address[3]
1 1
.names decoded_ret $abc$31360$decoded_ret
1 1
.names decoded_pc_mux $abc$31360$decoded_pc_mux
1 1
.names decoded_reg_input_mux[1] $abc$31360$decoded_reg_input_mux[1]
1 1
.names decoded_mem_write_enable $abc$31360$decoded_mem_write_enable
1 1
.names decoded_mem_read_enable $abc$31360$decoded_mem_read_enable
1 1
.names decoded_reg_write_enable $abc$31360$decoded_reg_write_enable
1 1
.names decoded_immediate[7] $abc$31360$decoded_immediate[7]
1 1
.names instruction[7] $abc$31360$instruction[7]
1 1
.names decoded_immediate[4] $abc$31360$decoded_immediate[4]
1 1
.names instruction[4] $abc$31360$instruction[4]
1 1
.names decoded_immediate[3] $abc$31360$decoded_immediate[3]
1 1
.names instruction[3] $abc$31360$instruction[3]
1 1
.names decoded_immediate[2] $abc$31360$decoded_immediate[2]
1 1
.names instruction[2] $abc$31360$instruction[2]
1 1
.names decoded_immediate[1] $abc$31360$decoded_immediate[1]
1 1
.names instruction[1] $abc$31360$instruction[1]
1 1
.names decoded_immediate[0] $abc$31360$decoded_immediate[0]
1 1
.names instruction[0] $abc$31360$instruction[0]
1 1
.names decoded_nzp[2] $abc$31360$decoded_nzp[2]
1 1
.names instruction[11] $abc$31360$instruction[11]
1 1
.names decoded_rs_address[2] $abc$31360$decoded_rs_address[2]
1 1
.names instruction[6] $abc$31360$instruction[6]
1 1
.names decoded_rs_address[1] $abc$31360$decoded_rs_address[1]
1 1
.names instruction[5] $abc$31360$instruction[5]
1 1
.names decoded_rd_address[2] $abc$31360$decoded_rd_address[2]
1 1
.names instruction[10] $abc$31360$instruction[10]
1 1
.names decoded_rd_address[1] $abc$31360$decoded_rd_address[1]
1 1
.names instruction[9] $abc$31360$instruction[9]
1 1
.names decoded_rd_address[0] $abc$31360$decoded_rd_address[0]
1 1
.names instruction[8] $abc$31360$instruction[8]
1 1
.names decoded_alu_output_mux $abc$31360$decoded_alu_output_mux
1 1
.names decoded_alu_arithmetic_mux[1] $abc$31360$decoded_alu_arithmetic_mux[1]
1 1
.names decoded_alu_arithmetic_mux[0] $abc$31360$decoded_alu_arithmetic_mux[0]
1 1
.names core_state[0] $abc$31360$core_state[0]
1 1
.names core_state[1] $abc$31360$core_state[1]
1 1
.names core_state[2] $abc$31360$core_state[2]
1 1
.names reset $abc$31360$reset
1 1
.names instruction[13] $abc$31360$instruction[13]
1 1
.names instruction[12] $abc$31360$instruction[12]
1 1
.names instruction[15] $abc$31360$instruction[15]
1 1
.names instruction[14] $abc$31360$instruction[14]
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26608 $auto$rtlil.cc:2714:MuxGate$26608
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26612 $auto$rtlil.cc:2714:MuxGate$26612
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26616 $auto$rtlil.cc:2714:MuxGate$26616
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26620 $auto$rtlil.cc:2714:MuxGate$26620
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26624 $auto$rtlil.cc:2714:MuxGate$26624
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26628 $auto$rtlil.cc:2714:MuxGate$26628
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26632 $auto$rtlil.cc:2714:MuxGate$26632
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26636 $auto$rtlil.cc:2714:MuxGate$26636
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26640 $auto$rtlil.cc:2714:MuxGate$26640
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26644 $auto$rtlil.cc:2714:MuxGate$26644
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26648 $auto$rtlil.cc:2714:MuxGate$26648
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26652 $auto$rtlil.cc:2714:MuxGate$26652
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26656 $auto$rtlil.cc:2714:MuxGate$26656
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26660 $auto$rtlil.cc:2714:MuxGate$26660
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26664 $auto$rtlil.cc:2714:MuxGate$26664
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26668 $auto$rtlil.cc:2714:MuxGate$26668
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26672 $auto$rtlil.cc:2714:MuxGate$26672
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26676 $auto$rtlil.cc:2714:MuxGate$26676
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26680 $auto$rtlil.cc:2714:MuxGate$26680
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26684 $auto$rtlil.cc:2714:MuxGate$26684
1 1
.names $abc$31360$auto$rtlil.cc:2714:MuxGate$26688 $auto$rtlil.cc:2714:MuxGate$26688
1 1
.end

.model lsu
.inputs clk reset enable core_state[0] core_state[1] core_state[2] decoded_mem_read_enable decoded_mem_write_enable rs[0] rs[1] rs[2] rs[3] rs[4] rs[5] rs[6] rs[7] rt[0] rt[1] rt[2] rt[3] rt[4] rt[5] rt[6] rt[7] mem_read_ready mem_read_data[0] mem_read_data[1] mem_read_data[2] mem_read_data[3] mem_read_data[4] mem_read_data[5] mem_read_data[6] mem_read_data[7] mem_write_ready
.outputs mem_read_valid mem_read_address[0] mem_read_address[1] mem_read_address[2] mem_read_address[3] mem_read_address[4] mem_read_address[5] mem_read_address[6] mem_read_address[7] mem_write_valid mem_write_address[0] mem_write_address[1] mem_write_address[2] mem_write_address[3] mem_write_address[4] mem_write_address[5] mem_write_address[6] mem_write_address[7] mem_write_data[0] mem_write_data[1] mem_write_data[2] mem_write_data[3] mem_write_data[4] mem_write_data[5] mem_write_data[6] mem_write_data[7] lsu_state[0] lsu_state[1] lsu_out[0] lsu_out[1] lsu_out[2] lsu_out[3] lsu_out[4] lsu_out[5] lsu_out[6] lsu_out[7]
.names $false
.names $true
1
.names $undef
.subckt INV_X1 A=$abc$31562$lsu_out[7] ZN=$abc$31562$new_n111_
.subckt INV_X1 A=$abc$31562$lsu_out[6] ZN=$abc$31562$new_n112_
.subckt INV_X1 A=$abc$31562$lsu_out[5] ZN=$abc$31562$new_n113_
.subckt INV_X1 A=$abc$31562$lsu_out[4] ZN=$abc$31562$new_n114_
.subckt INV_X1 A=$abc$31562$lsu_out[3] ZN=$abc$31562$new_n115_
.subckt INV_X1 A=$abc$31562$lsu_out[2] ZN=$abc$31562$new_n116_
.subckt INV_X1 A=$abc$31562$lsu_out[1] ZN=$abc$31562$new_n117_
.subckt INV_X1 A=$abc$31562$lsu_out[0] ZN=$abc$31562$new_n118_
.subckt INV_X1 A=$abc$31562$lsu_state[1] ZN=$abc$31562$new_n119_
.subckt INV_X1 A=$abc$31562$lsu_state[0] ZN=$abc$31562$new_n120_
.subckt INV_X1 A=$abc$31562$rt[7] ZN=$abc$31562$new_n121_
.subckt INV_X1 A=$abc$31562$rt[6] ZN=$abc$31562$new_n122_
.subckt INV_X1 A=$abc$31562$rt[5] ZN=$abc$31562$new_n123_
.subckt INV_X1 A=$abc$31562$rt[4] ZN=$abc$31562$new_n124_
.subckt INV_X1 A=$abc$31562$rt[3] ZN=$abc$31562$new_n125_
.subckt INV_X1 A=$abc$31562$rt[2] ZN=$abc$31562$new_n126_
.subckt INV_X1 A=$abc$31562$rt[1] ZN=$abc$31562$new_n127_
.subckt INV_X1 A=$abc$31562$rt[0] ZN=$abc$31562$new_n128_
.subckt INV_X1 A=$abc$31562$rs[7] ZN=$abc$31562$new_n129_
.subckt INV_X1 A=$abc$31562$rs[6] ZN=$abc$31562$new_n130_
.subckt INV_X1 A=$abc$31562$rs[5] ZN=$abc$31562$new_n131_
.subckt INV_X1 A=$abc$31562$rs[4] ZN=$abc$31562$new_n132_
.subckt INV_X1 A=$abc$31562$rs[3] ZN=$abc$31562$new_n133_
.subckt INV_X1 A=$abc$31562$rs[2] ZN=$abc$31562$new_n134_
.subckt INV_X1 A=$abc$31562$rs[1] ZN=$abc$31562$new_n135_
.subckt INV_X1 A=$abc$31562$rs[0] ZN=$abc$31562$new_n136_
.subckt INV_X1 A=$abc$31562$mem_read_address[7] ZN=$abc$31562$new_n137_
.subckt INV_X1 A=$abc$31562$mem_read_address[6] ZN=$abc$31562$new_n138_
.subckt INV_X1 A=$abc$31562$mem_read_address[5] ZN=$abc$31562$new_n139_
.subckt INV_X1 A=$abc$31562$mem_read_address[4] ZN=$abc$31562$new_n140_
.subckt INV_X1 A=$abc$31562$mem_read_address[3] ZN=$abc$31562$new_n141_
.subckt INV_X1 A=$abc$31562$mem_read_address[2] ZN=$abc$31562$new_n142_
.subckt INV_X1 A=$abc$31562$mem_read_address[1] ZN=$abc$31562$new_n143_
.subckt INV_X1 A=$abc$31562$mem_read_address[0] ZN=$abc$31562$new_n144_
.subckt INV_X1 A=$abc$31562$core_state[0] ZN=$abc$31562$new_n145_
.subckt INV_X1 A=$abc$31562$core_state[2] ZN=$abc$31562$new_n146_
.subckt INV_X1 A=$abc$31562$write ZN=$abc$31562$new_n147_
.subckt INV_X1 A=$abc$31562$mem_write_ready ZN=$abc$31562$new_n148_
.subckt NOR2_X1 A1=$abc$31562$new_n119_ A2=$abc$31562$lsu_state[0] ZN=$abc$31562$new_n149_
.subckt NOR2_X1 A1=$abc$31562$lsu_state[1] A2=$abc$31562$new_n120_ ZN=$abc$31562$new_n150_
.subckt XOR2_X1 A=$abc$31562$lsu_state[1] B=$abc$31562$lsu_state[0] Z=$abc$31562$new_n151_
.subckt NAND2_X1 A1=$abc$31562$enable A2=$abc$31562$new_n151_ ZN=$abc$31562$new_n152_
.subckt NAND2_X1 A1=$abc$31562$read A2=$abc$31562$mem_read_ready ZN=$abc$31562$new_n153_
.subckt NAND3_X1 A1=$abc$31562$lsu_state[1] A2=$abc$31562$new_n120_ A3=$abc$31562$new_n153_ ZN=$abc$31562$new_n154_
.subckt NAND3_X1 A1=$abc$31562$new_n119_ A2=$abc$31562$lsu_state[0] A3=$abc$31562$auto$dfflibmap.cc:405:dfflibmap$27587 ZN=$abc$31562$new_n155_
.subckt NAND2_X1 A1=$abc$31562$new_n154_ A2=$abc$31562$new_n155_ ZN=$abc$31562$new_n156_
.subckt OAI21_X1 A=$abc$31562$mem_read_valid B1=$abc$31562$new_n152_ B2=$abc$31562$new_n156_ ZN=$abc$31562$new_n157_
.subckt NAND4_X1 A1=$abc$31562$new_n119_ A2=$abc$31562$lsu_state[0] A3=$abc$31562$enable A4=$abc$31562$new_n155_ ZN=$abc$31562$new_n158_
.subckt AOI21_X1 A=$abc$31562$reset B1=$abc$31562$new_n157_ B2=$abc$31562$new_n158_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26692
.subckt AND2_X1 A1=$abc$31562$read A2=$abc$31562$new_n150_ ZN=$abc$31562$new_n160_
.subckt NAND2_X1 A1=$abc$31562$enable A2=$abc$31562$new_n160_ ZN=$abc$31562$new_n161_
.subckt NOR2_X1 A1=$abc$31562$rs[0] A2=$abc$31562$new_n161_ ZN=$abc$31562$new_n162_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n162_ C1=$abc$31562$new_n161_ C2=$abc$31562$new_n144_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26696
.subckt NOR2_X1 A1=$abc$31562$rs[1] A2=$abc$31562$new_n161_ ZN=$abc$31562$new_n164_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n164_ C1=$abc$31562$new_n161_ C2=$abc$31562$new_n143_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26700
.subckt NOR2_X1 A1=$abc$31562$rs[2] A2=$abc$31562$new_n161_ ZN=$abc$31562$new_n166_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n166_ C1=$abc$31562$new_n161_ C2=$abc$31562$new_n142_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26704
.subckt NOR2_X1 A1=$abc$31562$rs[3] A2=$abc$31562$new_n161_ ZN=$abc$31562$new_n168_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n168_ C1=$abc$31562$new_n161_ C2=$abc$31562$new_n141_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26708
.subckt NOR2_X1 A1=$abc$31562$rs[4] A2=$abc$31562$new_n161_ ZN=$abc$31562$new_n170_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n170_ C1=$abc$31562$new_n161_ C2=$abc$31562$new_n140_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26712
.subckt NOR2_X1 A1=$abc$31562$rs[5] A2=$abc$31562$new_n161_ ZN=$abc$31562$new_n172_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n172_ C1=$abc$31562$new_n161_ C2=$abc$31562$new_n139_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26716
.subckt NOR2_X1 A1=$abc$31562$rs[6] A2=$abc$31562$new_n161_ ZN=$abc$31562$new_n174_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n174_ C1=$abc$31562$new_n161_ C2=$abc$31562$new_n138_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26720
.subckt NOR2_X1 A1=$abc$31562$rs[7] A2=$abc$31562$new_n161_ ZN=$abc$31562$new_n176_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n176_ C1=$abc$31562$new_n161_ C2=$abc$31562$new_n137_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26724
.subckt NAND4_X1 A1=$abc$31562$lsu_state[1] A2=$abc$31562$new_n120_ A3=$abc$31562$new_n148_ A4=$abc$31562$new_n153_ ZN=$abc$31562$new_n178_
.subckt AOI22_X1 A1=$abc$31562$new_n154_ A2=$abc$31562$new_n155_ B1=$abc$31562$new_n178_ B2=$abc$31562$write ZN=$abc$31562$new_n179_
.subckt NOR3_X1 A1=$abc$31562$new_n119_ A2=$abc$31562$lsu_state[0] A3=$abc$31562$new_n153_ ZN=$abc$31562$new_n180_
.subckt NOR4_X1 A1=$abc$31562$new_n152_ A2=$abc$31562$new_n160_ A3=$abc$31562$new_n179_ A4=$abc$31562$new_n180_ ZN=$abc$31562$new_n181_
.subckt NOR2_X1 A1=$abc$31562$mem_write_valid A2=$abc$31562$new_n181_ ZN=$abc$31562$new_n182_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n182_ C1=$abc$31562$new_n181_ C2=$abc$31562$new_n149_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26728
.subckt NAND3_X1 A1=$abc$31562$enable A2=$abc$31562$write A3=$abc$31562$new_n150_ ZN=$abc$31562$new_n184_
.subckt NOR2_X1 A1=$abc$31562$read A2=$abc$31562$new_n184_ ZN=$abc$31562$new_n185_
.subckt NOR2_X1 A1=$abc$31562$mem_write_address[0] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n186_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n186_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n136_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26732
.subckt NOR2_X1 A1=$abc$31562$mem_write_address[1] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n188_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n188_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n135_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26736
.subckt NOR2_X1 A1=$abc$31562$mem_write_address[2] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n190_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n190_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n134_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26740
.subckt NOR2_X1 A1=$abc$31562$mem_write_address[3] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n192_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n192_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n133_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26744
.subckt NOR2_X1 A1=$abc$31562$mem_write_address[4] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n194_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n194_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n132_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26748
.subckt NOR2_X1 A1=$abc$31562$mem_write_address[5] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n196_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n196_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n131_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26752
.subckt NOR2_X1 A1=$abc$31562$mem_write_address[6] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n198_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n198_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n130_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26756
.subckt NOR2_X1 A1=$abc$31562$mem_write_address[7] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n200_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n200_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n129_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26760
.subckt NOR2_X1 A1=$abc$31562$mem_write_data[0] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n202_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n202_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n128_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26764
.subckt NOR2_X1 A1=$abc$31562$mem_write_data[1] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n204_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n204_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n127_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26768
.subckt NOR2_X1 A1=$abc$31562$mem_write_data[2] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n206_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n206_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n126_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26772
.subckt NOR2_X1 A1=$abc$31562$mem_write_data[3] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n208_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n208_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n125_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26776
.subckt NOR2_X1 A1=$abc$31562$mem_write_data[4] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n210_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n210_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n124_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26780
.subckt NOR2_X1 A1=$abc$31562$mem_write_data[5] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n212_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n212_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n123_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26784
.subckt NOR2_X1 A1=$abc$31562$mem_write_data[6] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n214_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n214_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n122_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26788
.subckt NOR2_X1 A1=$abc$31562$mem_write_data[7] A2=$abc$31562$new_n185_ ZN=$abc$31562$new_n216_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n216_ C1=$abc$31562$new_n185_ C2=$abc$31562$new_n121_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26792
.subckt NOR2_X1 A1=$abc$31562$decoded_mem_write_enable A2=$abc$31562$decoded_mem_read_enable ZN=$abc$31562$new_n218_
.subckt NOR3_X1 A1=$abc$31562$new_n145_ A2=$abc$31562$core_state[2] A3=$abc$31562$new_n218_ ZN=$abc$31562$new_n219_
.subckt OAI21_X1 A=$abc$31562$lsu_state[1] B1=$abc$31562$core_state[0] B2=$abc$31562$new_n146_ ZN=$abc$31562$new_n220_
.subckt AND2_X1 A1=$abc$31562$core_state[1] A2=$abc$31562$enable ZN=$abc$31562$new_n221_
.subckt OAI211_X1 A=$abc$31562$new_n220_ B=$abc$31562$new_n221_ C1=$abc$31562$lsu_state[0] C2=$abc$31562$new_n219_ ZN=$abc$31562$new_n222_
.subckt AOI21_X1 A=$abc$31562$new_n179_ B1=$abc$31562$new_n222_ B2=$abc$31562$new_n152_ ZN=$abc$31562$new_n223_
.subckt XNOR2_X1 A=$abc$31562$lsu_state[0] B=$abc$31562$new_n223_ ZN=$abc$31562$new_n224_
.subckt NOR2_X1 A1=$abc$31562$reset A2=$abc$31562$new_n224_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26796
.subckt OR2_X1 A1=$abc$31562$new_n119_ A2=$abc$31562$new_n223_ ZN=$abc$31562$new_n226_
.subckt NAND2_X1 A1=$abc$31562$new_n151_ A2=$abc$31562$new_n223_ ZN=$abc$31562$new_n227_
.subckt AOI21_X1 A=$abc$31562$reset B1=$abc$31562$new_n226_ B2=$abc$31562$new_n227_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26800
.subckt NAND2_X1 A1=$abc$31562$enable A2=$abc$31562$new_n180_ ZN=$abc$31562$new_n229_
.subckt NOR2_X1 A1=$abc$31562$mem_read_data[0] A2=$abc$31562$new_n229_ ZN=$abc$31562$new_n230_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n230_ C1=$abc$31562$new_n229_ C2=$abc$31562$new_n118_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26804
.subckt NOR2_X1 A1=$abc$31562$mem_read_data[1] A2=$abc$31562$new_n229_ ZN=$abc$31562$new_n232_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n232_ C1=$abc$31562$new_n229_ C2=$abc$31562$new_n117_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26808
.subckt NOR2_X1 A1=$abc$31562$mem_read_data[2] A2=$abc$31562$new_n229_ ZN=$abc$31562$new_n234_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n234_ C1=$abc$31562$new_n229_ C2=$abc$31562$new_n116_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26812
.subckt NOR2_X1 A1=$abc$31562$mem_read_data[3] A2=$abc$31562$new_n229_ ZN=$abc$31562$new_n236_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n236_ C1=$abc$31562$new_n229_ C2=$abc$31562$new_n115_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26816
.subckt NOR2_X1 A1=$abc$31562$mem_read_data[4] A2=$abc$31562$new_n229_ ZN=$abc$31562$new_n238_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n238_ C1=$abc$31562$new_n229_ C2=$abc$31562$new_n114_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26820
.subckt NOR2_X1 A1=$abc$31562$mem_read_data[5] A2=$abc$31562$new_n229_ ZN=$abc$31562$new_n240_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n240_ C1=$abc$31562$new_n229_ C2=$abc$31562$new_n113_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26824
.subckt NOR2_X1 A1=$abc$31562$mem_read_data[6] A2=$abc$31562$new_n229_ ZN=$abc$31562$new_n242_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n242_ C1=$abc$31562$new_n229_ C2=$abc$31562$new_n112_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26828
.subckt NOR2_X1 A1=$abc$31562$mem_read_data[7] A2=$abc$31562$new_n229_ ZN=$abc$31562$new_n244_
.subckt AOI211_X1 A=$abc$31562$reset B=$abc$31562$new_n244_ C1=$abc$31562$new_n229_ C2=$abc$31562$new_n111_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26832
.subckt OR3_X1 A1=$abc$31562$reset A2=$abc$31562$new_n151_ A3=$abc$31562$new_n222_ ZN=$abc$31562$new_n246_
.subckt NAND2_X1 A1=$abc$31562$read A2=$abc$31562$new_n246_ ZN=$abc$31562$new_n247_
.subckt NAND2_X1 A1=$abc$31562$lsu_state[1] A2=$abc$31562$lsu_state[0] ZN=$abc$31562$new_n248_
.subckt NAND2_X1 A1=$abc$31562$decoded_mem_read_enable A2=$abc$31562$new_n248_ ZN=$abc$31562$new_n249_
.subckt OAI21_X1 A=$abc$31562$new_n247_ B1=$abc$31562$new_n249_ B2=$abc$31562$new_n246_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26836
.subckt AOI21_X1 A=$abc$31562$new_n246_ B1=$abc$31562$new_n248_ B2=$abc$31562$decoded_mem_write_enable ZN=$abc$31562$new_n251_
.subckt AOI21_X1 A=$abc$31562$new_n251_ B1=$abc$31562$new_n246_ B2=$abc$31562$new_n147_ ZN=$abc$31562$auto$rtlil.cc:2714:MuxGate$26840
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26692 Q=mem_read_valid QN=$auto$dfflibmap.cc:405:dfflibmap$27624
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26696 Q=mem_read_address[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27623
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26700 Q=mem_read_address[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27622
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26704 Q=mem_read_address[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27621
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26708 Q=mem_read_address[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27620
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26712 Q=mem_read_address[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27619
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26716 Q=mem_read_address[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27618
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26720 Q=mem_read_address[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27617
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26724 Q=mem_read_address[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27616
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26728 Q=mem_write_valid QN=$auto$dfflibmap.cc:405:dfflibmap$27615
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26732 Q=mem_write_address[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27614
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26736 Q=mem_write_address[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27613
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26740 Q=mem_write_address[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27612
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26744 Q=mem_write_address[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27611
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26748 Q=mem_write_address[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27610
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26752 Q=mem_write_address[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27609
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26756 Q=mem_write_address[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27608
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26760 Q=mem_write_address[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27607
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26764 Q=mem_write_data[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27606
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26768 Q=mem_write_data[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27605
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26772 Q=mem_write_data[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27604
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26776 Q=mem_write_data[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27603
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26780 Q=mem_write_data[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27602
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26784 Q=mem_write_data[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27601
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26788 Q=mem_write_data[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27600
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26792 Q=mem_write_data[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27599
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26796 Q=lsu_state[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27598
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26800 Q=lsu_state[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27597
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26804 Q=lsu_out[0] QN=$auto$dfflibmap.cc:405:dfflibmap$27596
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26808 Q=lsu_out[1] QN=$auto$dfflibmap.cc:405:dfflibmap$27595
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26812 Q=lsu_out[2] QN=$auto$dfflibmap.cc:405:dfflibmap$27594
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26816 Q=lsu_out[3] QN=$auto$dfflibmap.cc:405:dfflibmap$27593
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26820 Q=lsu_out[4] QN=$auto$dfflibmap.cc:405:dfflibmap$27592
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26824 Q=lsu_out[5] QN=$auto$dfflibmap.cc:405:dfflibmap$27591
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26828 Q=lsu_out[6] QN=$auto$dfflibmap.cc:405:dfflibmap$27590
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26832 Q=lsu_out[7] QN=$auto$dfflibmap.cc:405:dfflibmap$27589
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26836 Q=read QN=$auto$dfflibmap.cc:405:dfflibmap$27587
.subckt DFF_X1 CK=clk D=$auto$rtlil.cc:2714:MuxGate$26840 Q=write QN=$auto$dfflibmap.cc:405:dfflibmap$27586
.names $auto$dfflibmap.cc:405:dfflibmap$27587 $abc$23577$new_n38_
1 1
.names decoded_mem_write_enable $abc$31562$decoded_mem_write_enable
1 1
.names decoded_mem_read_enable $abc$31562$decoded_mem_read_enable
1 1
.names lsu_out[7] $abc$31562$lsu_out[7]
1 1
.names mem_read_data[7] $abc$31562$mem_read_data[7]
1 1
.names lsu_out[6] $abc$31562$lsu_out[6]
1 1
.names mem_read_data[6] $abc$31562$mem_read_data[6]
1 1
.names lsu_out[5] $abc$31562$lsu_out[5]
1 1
.names mem_read_data[5] $abc$31562$mem_read_data[5]
1 1
.names lsu_out[4] $abc$31562$lsu_out[4]
1 1
.names mem_read_data[4] $abc$31562$mem_read_data[4]
1 1
.names lsu_out[3] $abc$31562$lsu_out[3]
1 1
.names mem_read_data[3] $abc$31562$mem_read_data[3]
1 1
.names lsu_out[2] $abc$31562$lsu_out[2]
1 1
.names mem_read_data[2] $abc$31562$mem_read_data[2]
1 1
.names lsu_out[1] $abc$31562$lsu_out[1]
1 1
.names mem_read_data[1] $abc$31562$mem_read_data[1]
1 1
.names lsu_out[0] $abc$31562$lsu_out[0]
1 1
.names mem_read_data[0] $abc$31562$mem_read_data[0]
1 1
.names lsu_state[1] $abc$31562$lsu_state[1]
1 1
.names lsu_state[0] $abc$31562$lsu_state[0]
1 1
.names mem_write_data[7] $abc$31562$mem_write_data[7]
1 1
.names rt[7] $abc$31562$rt[7]
1 1
.names mem_write_data[6] $abc$31562$mem_write_data[6]
1 1
.names rt[6] $abc$31562$rt[6]
1 1
.names mem_write_data[5] $abc$31562$mem_write_data[5]
1 1
.names rt[5] $abc$31562$rt[5]
1 1
.names mem_write_data[4] $abc$31562$mem_write_data[4]
1 1
.names rt[4] $abc$31562$rt[4]
1 1
.names mem_write_data[3] $abc$31562$mem_write_data[3]
1 1
.names rt[3] $abc$31562$rt[3]
1 1
.names mem_write_data[2] $abc$31562$mem_write_data[2]
1 1
.names rt[2] $abc$31562$rt[2]
1 1
.names mem_write_data[1] $abc$31562$mem_write_data[1]
1 1
.names rt[1] $abc$31562$rt[1]
1 1
.names mem_write_data[0] $abc$31562$mem_write_data[0]
1 1
.names rt[0] $abc$31562$rt[0]
1 1
.names mem_write_address[7] $abc$31562$mem_write_address[7]
1 1
.names rs[7] $abc$31562$rs[7]
1 1
.names mem_write_address[6] $abc$31562$mem_write_address[6]
1 1
.names rs[6] $abc$31562$rs[6]
1 1
.names mem_write_address[5] $abc$31562$mem_write_address[5]
1 1
.names rs[5] $abc$31562$rs[5]
1 1
.names mem_write_address[4] $abc$31562$mem_write_address[4]
1 1
.names rs[4] $abc$31562$rs[4]
1 1
.names mem_write_address[3] $abc$31562$mem_write_address[3]
1 1
.names rs[3] $abc$31562$rs[3]
1 1
.names mem_write_address[2] $abc$31562$mem_write_address[2]
1 1
.names rs[2] $abc$31562$rs[2]
1 1
.names mem_write_address[1] $abc$31562$mem_write_address[1]
1 1
.names rs[1] $abc$31562$rs[1]
1 1
.names mem_write_address[0] $abc$31562$mem_write_address[0]
1 1
.names rs[0] $abc$31562$rs[0]
1 1
.names mem_write_valid $abc$31562$mem_write_valid
1 1
.names mem_read_address[7] $abc$31562$mem_read_address[7]
1 1
.names mem_read_address[6] $abc$31562$mem_read_address[6]
1 1
.names mem_read_address[5] $abc$31562$mem_read_address[5]
1 1
.names mem_read_address[4] $abc$31562$mem_read_address[4]
1 1
.names mem_read_address[3] $abc$31562$mem_read_address[3]
1 1
.names mem_read_address[2] $abc$31562$mem_read_address[2]
1 1
.names mem_read_address[1] $abc$31562$mem_read_address[1]
1 1
.names mem_read_address[0] $abc$31562$mem_read_address[0]
1 1
.names mem_read_valid $abc$31562$mem_read_valid
1 1
.names core_state[0] $abc$31562$core_state[0]
1 1
.names core_state[1] $abc$31562$core_state[1]
1 1
.names core_state[2] $abc$31562$core_state[2]
1 1
.names enable $abc$31562$enable
1 1
.names read $abc$31562$read
1 1
.names $auto$dfflibmap.cc:405:dfflibmap$27587 $abc$31562$auto$dfflibmap.cc:405:dfflibmap$27587
1 1
.names write $abc$31562$write
1 1
.names mem_read_ready $abc$31562$mem_read_ready
1 1
.names mem_write_ready $abc$31562$mem_write_ready
1 1
.names reset $abc$31562$reset
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26692 $auto$rtlil.cc:2714:MuxGate$26692
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26696 $auto$rtlil.cc:2714:MuxGate$26696
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26700 $auto$rtlil.cc:2714:MuxGate$26700
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26704 $auto$rtlil.cc:2714:MuxGate$26704
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26708 $auto$rtlil.cc:2714:MuxGate$26708
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26712 $auto$rtlil.cc:2714:MuxGate$26712
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26716 $auto$rtlil.cc:2714:MuxGate$26716
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26720 $auto$rtlil.cc:2714:MuxGate$26720
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26724 $auto$rtlil.cc:2714:MuxGate$26724
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26728 $auto$rtlil.cc:2714:MuxGate$26728
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26732 $auto$rtlil.cc:2714:MuxGate$26732
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26736 $auto$rtlil.cc:2714:MuxGate$26736
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26740 $auto$rtlil.cc:2714:MuxGate$26740
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26744 $auto$rtlil.cc:2714:MuxGate$26744
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26748 $auto$rtlil.cc:2714:MuxGate$26748
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26752 $auto$rtlil.cc:2714:MuxGate$26752
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26756 $auto$rtlil.cc:2714:MuxGate$26756
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26760 $auto$rtlil.cc:2714:MuxGate$26760
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26764 $auto$rtlil.cc:2714:MuxGate$26764
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26768 $auto$rtlil.cc:2714:MuxGate$26768
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26772 $auto$rtlil.cc:2714:MuxGate$26772
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26776 $auto$rtlil.cc:2714:MuxGate$26776
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26780 $auto$rtlil.cc:2714:MuxGate$26780
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26784 $auto$rtlil.cc:2714:MuxGate$26784
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26788 $auto$rtlil.cc:2714:MuxGate$26788
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26792 $auto$rtlil.cc:2714:MuxGate$26792
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26796 $auto$rtlil.cc:2714:MuxGate$26796
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26800 $auto$rtlil.cc:2714:MuxGate$26800
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26804 $auto$rtlil.cc:2714:MuxGate$26804
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26808 $auto$rtlil.cc:2714:MuxGate$26808
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26812 $auto$rtlil.cc:2714:MuxGate$26812
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26816 $auto$rtlil.cc:2714:MuxGate$26816
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26820 $auto$rtlil.cc:2714:MuxGate$26820
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26824 $auto$rtlil.cc:2714:MuxGate$26824
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26828 $auto$rtlil.cc:2714:MuxGate$26828
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26832 $auto$rtlil.cc:2714:MuxGate$26832
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26836 $auto$rtlil.cc:2714:MuxGate$26836
1 1
.names $abc$31562$auto$rtlil.cc:2714:MuxGate$26840 $auto$rtlil.cc:2714:MuxGate$26840
1 1
.end
