{"Moon-Jung Chung": [0.9994046837091446, ["Data Parallel Simulation Using Time-Warp on the Connection Machine", ["Moon-Jung Chung", "Y. Chung"], "https://doi.org/10.1145/74382.74400", 6, "dac", 1989]], "Hyunchul Shin": [0.999739021062851, ["An Efficient Two-Dimensional Layout Compaction Algorithm", ["Hyunchul Shin", "Chi-Yuan Lo"], "https://doi.org/10.1145/74382.74431", 6, "dac", 1989]], "Hyung Ki Lee": [0.9998379498720169, ["Test Generation of Stuck-open Faults Using Stuck-at Test Sets in CMOS Combinational Circuits", ["Hyung Ki Lee", "Dong Sam Ha", "K. Kim"], "https://doi.org/10.1145/74382.74440", 6, "dac", 1989]], "M. L. Yu": [0.5, ["A Study of the Applicability of Hopfield Decision Neural Nets to VLSI CAD", ["M. L. Yu"], "https://doi.org/10.1145/74382.74451", 6, "dac", 1989]], "Kyeongsoon Cho": [0.9999952614307404, ["Test Pattern Generation for Sequential MOS Circuits by Symbolic Fault Simulation", ["Kyeongsoon Cho", "Randal E. Bryant"], "https://doi.org/10.1145/74382.74452", 6, "dac", 1989]], "Nam Sung Woo": [0.9872660338878632, ["A Technology-adaptive Allocation of Functional Units and Connections", ["Nam Sung Woo", "Hyunchul Shin"], "https://doi.org/10.1145/74382.74485", 4, "dac", 1989]], "J. F. Wang": [0.5, ["A New Approach to Derive Robust Sets for Stuck-open Faults in CMOS Combinational Logic Circuits", ["J. F. Wang", "T. Y. Kuo", "J. Y. Lee"], "https://doi.org/10.1145/74382.74514", 4, "dac", 1989]]}