TimeQuest Timing Analyzer report for DE2_115_CAMERA
Thu Jul 20 17:06:33 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'SW[5]'
 13. Slow 1200mV 85C Model Setup: 'D5M_PIXLCLK'
 14. Slow 1200mV 85C Model Setup: 'SW[2]'
 15. Slow 1200mV 85C Model Setup: 'SW[4]'
 16. Slow 1200mV 85C Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 17. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 18. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 20. Slow 1200mV 85C Model Hold: 'D5M_PIXLCLK'
 21. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 23. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 24. Slow 1200mV 85C Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 25. Slow 1200mV 85C Model Hold: 'SW[4]'
 26. Slow 1200mV 85C Model Hold: 'SW[5]'
 27. Slow 1200mV 85C Model Hold: 'SW[2]'
 28. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 29. Slow 1200mV 85C Model Recovery: 'D5M_PIXLCLK'
 30. Slow 1200mV 85C Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 31. Slow 1200mV 85C Model Recovery: 'RAW2RGB:u4|dval_ctrl'
 32. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 34. Slow 1200mV 85C Model Removal: 'D5M_PIXLCLK'
 35. Slow 1200mV 85C Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 36. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 37. Slow 1200mV 85C Model Removal: 'RAW2RGB:u4|dval_ctrl'
 38. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 39. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 85C Model Metastability Summary
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'SW[5]'
 48. Slow 1200mV 0C Model Setup: 'D5M_PIXLCLK'
 49. Slow 1200mV 0C Model Setup: 'SW[2]'
 50. Slow 1200mV 0C Model Setup: 'SW[4]'
 51. Slow 1200mV 0C Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 52. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 53. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 55. Slow 1200mV 0C Model Hold: 'D5M_PIXLCLK'
 56. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 58. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 59. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 60. Slow 1200mV 0C Model Hold: 'SW[4]'
 61. Slow 1200mV 0C Model Hold: 'SW[5]'
 62. Slow 1200mV 0C Model Hold: 'SW[2]'
 63. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 64. Slow 1200mV 0C Model Recovery: 'D5M_PIXLCLK'
 65. Slow 1200mV 0C Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 66. Slow 1200mV 0C Model Recovery: 'RAW2RGB:u4|dval_ctrl'
 67. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 69. Slow 1200mV 0C Model Removal: 'D5M_PIXLCLK'
 70. Slow 1200mV 0C Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 71. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 72. Slow 1200mV 0C Model Removal: 'RAW2RGB:u4|dval_ctrl'
 73. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 74. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 75. Slow 1200mV 0C Model Metastability Summary
 76. Fast 1200mV 0C Model Setup Summary
 77. Fast 1200mV 0C Model Hold Summary
 78. Fast 1200mV 0C Model Recovery Summary
 79. Fast 1200mV 0C Model Removal Summary
 80. Fast 1200mV 0C Model Minimum Pulse Width Summary
 81. Fast 1200mV 0C Model Setup: 'SW[5]'
 82. Fast 1200mV 0C Model Setup: 'D5M_PIXLCLK'
 83. Fast 1200mV 0C Model Setup: 'SW[2]'
 84. Fast 1200mV 0C Model Setup: 'SW[4]'
 85. Fast 1200mV 0C Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 86. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 87. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 89. Fast 1200mV 0C Model Hold: 'D5M_PIXLCLK'
 90. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Hold: 'SW[4]'
 92. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 93. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 94. Fast 1200mV 0C Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
 95. Fast 1200mV 0C Model Hold: 'SW[2]'
 96. Fast 1200mV 0C Model Hold: 'SW[5]'
 97. Fast 1200mV 0C Model Recovery: 'D5M_PIXLCLK'
 98. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 99. Fast 1200mV 0C Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
100. Fast 1200mV 0C Model Recovery: 'RAW2RGB:u4|dval_ctrl'
101. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
103. Fast 1200mV 0C Model Removal: 'D5M_PIXLCLK'
104. Fast 1200mV 0C Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'
105. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
106. Fast 1200mV 0C Model Removal: 'RAW2RGB:u4|dval_ctrl'
107. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
108. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
109. Fast 1200mV 0C Model Metastability Summary
110. Multicorner Timing Analysis Summary
111. Board Trace Model Assignments
112. Input Transition Times
113. Signal Integrity Metrics (Slow 1200mv 0c Model)
114. Signal Integrity Metrics (Slow 1200mv 85c Model)
115. Signal Integrity Metrics (Fast 1200mv 0c Model)
116. Setup Transfers
117. Hold Transfers
118. Recovery Transfers
119. Removal Transfers
120. Report TCCS
121. Report RSKM
122. Unconstrained Paths Summary
123. Clock Status Summary
124. Unconstrained Input Ports
125. Unconstrained Output Ports
126. Unconstrained Input Ports
127. Unconstrained Output Ports
128. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE2_115_CAMERA                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.37        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  43.7%      ;
;     Processor 3            ;  42.8%      ;
;     Processor 4            ;  42.6%      ;
;     Processors 5-8         ;   1.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; D5M_PIXLCLK                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { D5M_PIXLCLK }                                    ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { I2C_CCD_Config:u8|mI2C_CTRL_CLK }                ;
; RAW2RGB:u4|dval_ctrl                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { RAW2RGB:u4|dval_ctrl }                           ;
; SW[2]                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { SW[2] }                                          ;
; SW[4]                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { SW[4] }                                          ;
; SW[5]                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { SW[5] }                                          ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[0] } ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -2.916 ; 2.084  ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[2] } ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[4] } ;
+------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 20.04 MHz  ; 20.04 MHz       ; D5M_PIXLCLK                                    ;      ;
; 96.23 MHz  ; 96.23 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 127.57 MHz ; 127.57 MHz      ; CLOCK2_50                                      ;      ;
; 134.84 MHz ; 134.84 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 154.61 MHz ; 154.61 MHz      ; SW[5]                                          ;      ;
; 194.51 MHz ; 194.51 MHz      ; SW[4]                                          ;      ;
; 267.02 MHz ; 267.02 MHz      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[5]                                          ; -53.034 ; -1963.080     ;
; D5M_PIXLCLK                                    ; -48.912 ; -4430.558     ;
; SW[2]                                          ; -20.545 ; -238.771      ;
; SW[4]                                          ; -7.188  ; -193.046      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; -3.421  ; -203.908      ;
; CLOCK2_50                                      ; -1.307  ; -1.307        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 1.492   ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 7.304   ; 0.000         ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; D5M_PIXLCLK                                    ; -1.008 ; -6.984        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.303  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.385  ; 0.000         ;
; CLOCK2_50                                      ; 0.386  ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; 0.386  ; 0.000         ;
; SW[4]                                          ; 1.228  ; 0.000         ;
; SW[5]                                          ; 1.836  ; 0.000         ;
; SW[2]                                          ; 2.709  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -4.167 ; -374.794      ;
; D5M_PIXLCLK                                    ; -3.627 ; -506.940      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; -3.101 ; -66.816       ;
; RAW2RGB:u4|dval_ctrl                           ; -2.383 ; -2.383        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.145  ; 0.000         ;
; CLOCK2_50                                      ; 15.186 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; D5M_PIXLCLK                                    ; 0.808 ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; 2.004 ; 0.000         ;
; CLOCK2_50                                      ; 2.502 ; 0.000         ;
; RAW2RGB:u4|dval_ctrl                           ; 2.865 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.065 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.068 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; D5M_PIXLCLK                                    ; -3.000 ; -1278.418     ;
; SW[2]                                          ; -3.000 ; -3.000        ;
; SW[4]                                          ; -3.000 ; -3.000        ;
; SW[5]                                          ; -3.000 ; -3.000        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; -1.285 ; -92.520       ;
; RAW2RGB:u4|dval_ctrl                           ; -1.285 ; -1.285        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.688  ; 0.000         ;
; CLOCK2_50                                      ; 9.685  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.187 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[5]'                                                                                               ;
+---------+-----------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -53.034 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.323      ; 55.958     ;
; -52.995 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.325      ; 55.847     ;
; -52.967 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.321      ; 55.881     ;
; -52.956 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.323      ; 55.880     ;
; -52.933 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.515      ; 55.919     ;
; -52.923 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.361      ; 55.884     ;
; -52.917 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.325      ; 55.769     ;
; -52.904 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.363      ; 55.867     ;
; -52.889 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.321      ; 55.803     ;
; -52.855 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.515      ; 55.841     ;
; -52.845 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.361      ; 55.806     ;
; -52.831 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.460      ; 56.070     ;
; -52.826 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.363      ; 55.789     ;
; -52.821 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.325      ; 55.751     ;
; -52.802 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.989      ; 55.392     ;
; -52.797 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.363      ; 55.934     ;
; -52.763 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.991      ; 55.281     ;
; -52.753 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.460      ; 55.992     ;
; -52.743 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.325      ; 55.673     ;
; -52.742 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.449      ; 55.976     ;
; -52.735 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.987      ; 55.315     ;
; -52.719 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.363      ; 55.856     ;
; -52.701 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.181      ; 55.353     ;
; -52.696 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.460      ; 55.936     ;
; -52.691 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.027      ; 55.318     ;
; -52.690 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.986      ; 55.277     ;
; -52.672 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.029      ; 55.301     ;
; -52.664 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.449      ; 55.898     ;
; -52.661 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.322      ; 55.756     ;
; -52.651 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.988      ; 55.166     ;
; -52.643 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.323      ; 55.567     ;
; -52.640 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.363      ; 55.778     ;
; -52.623 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.984      ; 55.200     ;
; -52.618 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.460      ; 55.858     ;
; -52.604 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.325      ; 55.456     ;
; -52.602 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.512      ; 55.893     ;
; -52.599 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.363      ; 55.735     ;
; -52.599 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.126      ; 55.504     ;
; -52.589 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.991      ; 55.185     ;
; -52.589 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.178      ; 55.238     ;
; -52.583 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.322      ; 55.678     ;
; -52.579 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.024      ; 55.203     ;
; -52.576 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.321      ; 55.490     ;
; -52.565 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.029      ; 55.368     ;
; -52.562 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.363      ; 55.700     ;
; -52.560 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.026      ; 55.186     ;
; -52.542 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.515      ; 55.528     ;
; -52.537 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[2]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.323      ; 55.634     ;
; -52.532 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.361      ; 55.493     ;
; -52.524 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.512      ; 55.815     ;
; -52.521 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.363      ; 55.657     ;
; -52.513 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.363      ; 55.476     ;
; -52.510 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.115      ; 55.410     ;
; -52.487 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.123      ; 55.389     ;
; -52.477 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.988      ; 55.070     ;
; -52.464 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.126      ; 55.370     ;
; -52.459 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[2]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.323      ; 55.556     ;
; -52.453 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.026      ; 55.253     ;
; -52.440 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.460      ; 55.679     ;
; -52.430 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.325      ; 55.360     ;
; -52.429 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.988      ; 55.190     ;
; -52.417 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.989      ; 55.007     ;
; -52.408 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.029      ; 55.212     ;
; -52.406 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.363      ; 55.543     ;
; -52.398 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.112      ; 55.295     ;
; -52.378 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.991      ; 54.896     ;
; -52.374 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.324      ; 55.293     ;
; -52.370 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.178      ; 55.327     ;
; -52.367 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.029      ; 55.169     ;
; -52.352 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.123      ; 55.255     ;
; -52.351 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.449      ; 55.585     ;
; -52.350 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.987      ; 54.930     ;
; -52.317 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.985      ; 55.075     ;
; -52.316 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.181      ; 54.968     ;
; -52.306 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.027      ; 54.933     ;
; -52.305 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.460      ; 55.545     ;
; -52.305 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[2]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.989      ; 55.068     ;
; -52.296 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.324      ; 55.215     ;
; -52.296 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.026      ; 55.097     ;
; -52.287 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.029      ; 54.916     ;
; -52.270 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.322      ; 55.365     ;
; -52.261 ; RAW2RGB:u4|rBlue[11]  ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.452      ; 54.314     ;
; -52.258 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.175      ; 55.212     ;
; -52.255 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.026      ; 55.054     ;
; -52.249 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.363      ; 55.387     ;
; -52.222 ; RAW2RGB:u4|rBlue[11]  ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.454      ; 54.203     ;
; -52.214 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.126      ; 55.119     ;
; -52.211 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.512      ; 55.502     ;
; -52.210 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.309      ; 55.114     ;
; -52.208 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.363      ; 55.344     ;
; -52.204 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.991      ; 54.800     ;
; -52.194 ; RAW2RGB:u4|rBlue[11]  ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.450      ; 54.237     ;
; -52.193 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[2]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.986      ; 54.953     ;
; -52.180 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.029      ; 54.983     ;
; -52.161 ; RAW2RGB:u4|rBlue[10]  ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.452      ; 54.214     ;
; -52.160 ; RAW2RGB:u4|rBlue[11]  ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.644      ; 54.275     ;
; -52.150 ; RAW2RGB:u4|rBlue[11]  ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.490      ; 54.240     ;
; -52.146 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[2]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.323      ; 55.243     ;
; -52.142 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.990      ; 54.727     ;
; -52.134 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.366      ; 55.093     ;
+---------+-----------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'D5M_PIXLCLK'                                                                                      ;
+---------+-----------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -48.912 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.493     ; 49.437     ;
; -48.911 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.493     ; 49.436     ;
; -48.864 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 49.424     ;
; -48.863 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 49.423     ;
; -48.834 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.493     ; 49.359     ;
; -48.833 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.493     ; 49.358     ;
; -48.786 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 49.346     ;
; -48.785 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 49.345     ;
; -48.680 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.827     ; 48.871     ;
; -48.679 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.827     ; 48.870     ;
; -48.632 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.792     ; 48.858     ;
; -48.631 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.792     ; 48.857     ;
; -48.568 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.830     ; 48.756     ;
; -48.567 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.830     ; 48.755     ;
; -48.537 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 49.097     ;
; -48.533 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 49.093     ;
; -48.521 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.493     ; 49.046     ;
; -48.520 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.795     ; 48.743     ;
; -48.520 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.493     ; 49.045     ;
; -48.519 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.795     ; 48.742     ;
; -48.517 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 49.077     ;
; -48.512 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 49.072     ;
; -48.473 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 49.033     ;
; -48.472 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 49.032     ;
; -48.459 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 49.019     ;
; -48.455 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 49.015     ;
; -48.443 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.407     ; 49.054     ;
; -48.442 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.407     ; 49.053     ;
; -48.439 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 48.999     ;
; -48.434 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 48.994     ;
; -48.393 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.370     ; 49.041     ;
; -48.392 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.370     ; 49.040     ;
; -48.365 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.407     ; 48.976     ;
; -48.364 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.407     ; 48.975     ;
; -48.320 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[9]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.396     ; 48.942     ;
; -48.319 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[9]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.396     ; 48.941     ;
; -48.316 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[8]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.396     ; 48.938     ;
; -48.316 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[8]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.396     ; 48.938     ;
; -48.315 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.370     ; 48.963     ;
; -48.314 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.370     ; 48.962     ;
; -48.305 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.792     ; 48.531     ;
; -48.301 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.792     ; 48.527     ;
; -48.295 ; RAW2RGB:u4|rRed[9]    ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.827     ; 48.486     ;
; -48.294 ; RAW2RGB:u4|rRed[9]    ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.827     ; 48.485     ;
; -48.285 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.792     ; 48.511     ;
; -48.280 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.792     ; 48.506     ;
; -48.267 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[2]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.493     ; 48.792     ;
; -48.266 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[2]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.493     ; 48.791     ;
; -48.252 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[6]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.389     ; 48.881     ;
; -48.250 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[6]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.389     ; 48.879     ;
; -48.247 ; RAW2RGB:u4|rRed[9]    ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.792     ; 48.473     ;
; -48.246 ; RAW2RGB:u4|rRed[9]    ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.792     ; 48.472     ;
; -48.242 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[9]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.396     ; 48.864     ;
; -48.241 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[9]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.396     ; 48.863     ;
; -48.238 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[8]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.396     ; 48.860     ;
; -48.238 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[8]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.396     ; 48.860     ;
; -48.211 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.741     ; 48.488     ;
; -48.210 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.741     ; 48.487     ;
; -48.193 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.795     ; 48.416     ;
; -48.189 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.795     ; 48.412     ;
; -48.189 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[2]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.493     ; 48.714     ;
; -48.188 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[2]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.493     ; 48.713     ;
; -48.174 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[6]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.389     ; 48.803     ;
; -48.173 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.795     ; 48.396     ;
; -48.172 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[6]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.389     ; 48.801     ;
; -48.168 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.795     ; 48.391     ;
; -48.161 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.704     ; 48.475     ;
; -48.160 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.704     ; 48.474     ;
; -48.146 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 48.706     ;
; -48.142 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 48.702     ;
; -48.139 ; RAW2RGB:u4|rBlue[11]  ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.364     ; 47.793     ;
; -48.138 ; RAW2RGB:u4|rBlue[11]  ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.364     ; 47.792     ;
; -48.126 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 48.686     ;
; -48.121 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 48.681     ;
; -48.099 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.744     ; 48.373     ;
; -48.098 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.744     ; 48.372     ;
; -48.091 ; RAW2RGB:u4|rBlue[11]  ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.329     ; 47.780     ;
; -48.090 ; RAW2RGB:u4|rBlue[11]  ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.329     ; 47.779     ;
; -48.088 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[9]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.730     ; 48.376     ;
; -48.087 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[9]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.730     ; 48.375     ;
; -48.084 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[8]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.730     ; 48.372     ;
; -48.084 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[8]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.730     ; 48.372     ;
; -48.052 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.407     ; 48.663     ;
; -48.051 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.407     ; 48.662     ;
; -48.049 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.707     ; 48.360     ;
; -48.048 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.707     ; 48.359     ;
; -48.039 ; RAW2RGB:u4|rBlue[10]  ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.364     ; 47.693     ;
; -48.038 ; RAW2RGB:u4|rBlue[10]  ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.364     ; 47.692     ;
; -48.035 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[2]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.827     ; 48.226     ;
; -48.034 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[2]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.827     ; 48.225     ;
; -48.024 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[6]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.727     ; 48.315     ;
; -48.022 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[6]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.727     ; 48.313     ;
; -48.002 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.370     ; 48.650     ;
; -48.001 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.370     ; 48.649     ;
; -47.991 ; RAW2RGB:u4|rBlue[10]  ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.329     ; 47.680     ;
; -47.990 ; RAW2RGB:u4|rBlue[10]  ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.329     ; 47.679     ;
; -47.976 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[9]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.733     ; 48.261     ;
; -47.975 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[9]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.733     ; 48.260     ;
; -47.972 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[8]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.733     ; 48.257     ;
; -47.972 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[8]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.733     ; 48.257     ;
+---------+-----------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[2]'                                                                                                ;
+---------+-----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -20.545 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.945      ; 25.940     ;
; -20.467 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.945      ; 25.862     ;
; -20.399 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.924      ; 25.787     ;
; -20.321 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.924      ; 25.709     ;
; -20.242 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.757      ; 25.585     ;
; -20.235 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.611      ; 25.296     ;
; -20.214 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.771      ; 25.565     ;
; -20.167 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.590      ; 25.221     ;
; -20.164 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.757      ; 25.507     ;
; -20.157 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.941      ; 25.554     ;
; -20.154 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.945      ; 25.549     ;
; -20.136 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.771      ; 25.487     ;
; -20.123 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.608      ; 25.181     ;
; -20.079 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.941      ; 25.476     ;
; -20.058 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.761      ; 25.396     ;
; -20.055 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.587      ; 25.106     ;
; -20.010 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.423      ; 25.019     ;
; -20.008 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.924      ; 25.396     ;
; -19.980 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.761      ; 25.318     ;
; -19.904 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.437      ; 24.921     ;
; -19.898 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.420      ; 24.904     ;
; -19.886 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.798      ; 25.447     ;
; -19.851 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.757      ; 25.194     ;
; -19.850 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.611      ; 24.911     ;
; -19.847 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.607      ; 24.910     ;
; -19.826 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.427      ; 24.830     ;
; -19.823 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.771      ; 25.174     ;
; -19.808 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.798      ; 25.369     ;
; -19.792 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.434      ; 24.806     ;
; -19.782 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.590      ; 24.836     ;
; -19.766 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.941      ; 25.163     ;
; -19.735 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.604      ; 24.795     ;
; -19.714 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.424      ; 24.715     ;
; -19.688 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.768      ; 25.224     ;
; -19.678 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.074      ; 24.202     ;
; -19.667 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.761      ; 25.005     ;
; -19.638 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.053      ; 24.155     ;
; -19.625 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.423      ; 24.634     ;
; -19.610 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.768      ; 25.146     ;
; -19.578 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.074      ; 24.102     ;
; -19.576 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.464      ; 24.803     ;
; -19.538 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.053      ; 24.055     ;
; -19.519 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.437      ; 24.536     ;
; -19.495 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.798      ; 25.056     ;
; -19.494 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.886      ; 23.966     ;
; -19.464 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.461      ; 24.688     ;
; -19.462 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.607      ; 24.525     ;
; -19.456 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.434      ; 24.658     ;
; -19.455 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.964      ; 25.187     ;
; -19.446 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.798      ; 25.004     ;
; -19.441 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.427      ; 24.445     ;
; -19.418 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.964      ; 25.152     ;
; -19.394 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.886      ; 23.866     ;
; -19.377 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.964      ; 25.109     ;
; -19.368 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.798      ; 24.926     ;
; -19.347 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.900      ; 23.827     ;
; -19.344 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.431      ; 24.543     ;
; -19.340 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.964      ; 25.074     ;
; -19.297 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.890      ; 23.764     ;
; -19.297 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.768      ; 24.833     ;
; -19.290 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.070      ; 23.816     ;
; -19.263 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.963      ; 24.994     ;
; -19.247 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.900      ; 23.727     ;
; -19.223 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.630      ; 24.621     ;
; -19.214 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.464      ; 24.438     ;
; -19.197 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.890      ; 23.664     ;
; -19.191 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.464      ; 24.418     ;
; -19.190 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.070      ; 23.716     ;
; -19.185 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.963      ; 24.916     ;
; -19.161 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.147      ; 23.758     ;
; -19.111 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.627      ; 24.506     ;
; -19.108 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.630      ; 24.508     ;
; -19.102 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.461      ; 24.323     ;
; -19.071 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.434      ; 24.273     ;
; -19.064 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.964      ; 24.796     ;
; -19.055 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.798      ; 24.613     ;
; -19.027 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.964      ; 24.761     ;
; -19.019 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.131      ; 23.600     ;
; -19.019 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.927      ; 23.709     ;
; -19.015 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.126      ; 23.605     ;
; -18.996 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.627      ; 24.393     ;
; -18.979 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.110      ; 23.553     ;
; -18.953 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.629      ; 24.350     ;
; -18.940 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.897      ; 23.605     ;
; -18.919 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.927      ; 23.609     ;
; -18.872 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.963      ; 24.603     ;
; -18.858 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.959      ; 23.403     ;
; -18.841 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.626      ; 24.235     ;
; -18.840 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.897      ; 23.505     ;
; -18.838 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.630      ; 24.236     ;
; -18.835 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.943      ; 23.364     ;
; -18.830 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.973      ; 23.383     ;
; -18.829 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.464      ; 24.053     ;
; -18.773 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.143      ; 23.372     ;
; -18.723 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.630      ; 24.123     ;
; -18.698 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.927      ; 23.385     ;
; -18.694 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.093      ; 23.555     ;
; -18.688 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.957      ; 23.225     ;
; -18.674 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.963      ; 23.214     ;
; -18.638 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.947      ; 23.162     ;
+---------+-----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[4]'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -7.188 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 10.134     ;
; -7.141 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 10.087     ;
; -7.074 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.374      ; 10.075     ;
; -7.074 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 10.020     ;
; -7.051 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.374      ; 10.052     ;
; -7.043 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.344      ; 9.981      ;
; -7.016 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.344      ; 10.133     ;
; -7.008 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.953      ;
; -7.006 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.952      ;
; -6.996 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.344      ; 9.934      ;
; -6.981 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.478      ; 9.929      ;
; -6.969 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.344      ; 10.086     ;
; -6.961 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.906      ;
; -6.959 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.905      ;
; -6.945 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.344      ; 9.883      ;
; -6.928 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 10.048     ;
; -6.926 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.478      ; 9.874      ;
; -6.910 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.344      ; 10.027     ;
; -6.894 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.839      ;
; -6.892 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.838      ;
; -6.881 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 10.001     ;
; -6.879 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.478      ; 9.827      ;
; -6.843 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.963      ;
; -6.841 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.959      ;
; -6.826 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.372      ; 9.791      ;
; -6.821 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.476      ; 10.076     ;
; -6.818 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.936      ;
; -6.803 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.372      ; 9.768      ;
; -6.785 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.903      ;
; -6.769 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.372      ; 9.734      ;
; -6.767 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.887      ;
; -6.763 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.476      ; 10.018     ;
; -6.744 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.864      ;
; -6.716 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.476      ; 9.971      ;
; -6.710 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.830      ;
; -6.638 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.374      ; 9.613      ;
; -6.608 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.604      ;
; -6.603 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.374      ; 9.604      ;
; -6.580 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.576      ;
; -6.565 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.561      ;
; -6.549 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.528      ; 9.547      ;
; -6.548 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.544      ;
; -6.528 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a11 ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.478      ; 9.476      ;
; -6.521 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[4]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.372      ; 9.486      ;
; -6.502 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.528      ; 9.500      ;
; -6.478 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.394      ; 9.645      ;
; -6.477 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.473      ;
; -6.473 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.374      ; 9.621      ;
; -6.468 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.394      ; 9.456      ;
; -6.457 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a11 ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.344      ; 9.574      ;
; -6.455 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.528      ; 9.453      ;
; -6.451 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.528      ; 9.449      ;
; -6.450 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.374      ; 9.598      ;
; -6.447 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.443      ;
; -6.437 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a10 ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.383      ;
; -6.431 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.394      ; 9.598      ;
; -6.428 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.423      ;
; -6.426 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.422      ;
; -6.420 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.394      ; 9.408      ;
; -6.415 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.394      ; 9.403      ;
; -6.411 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.581      ;
; -6.393 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.394      ; 9.560      ;
; -6.389 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.526      ; 9.694      ;
; -6.385 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.380      ;
; -6.384 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.394      ; 9.551      ;
; -6.383 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.379      ;
; -6.380 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.394      ; 9.547      ;
; -6.379 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.374      ; 9.527      ;
; -6.375 ; SharpeningFilter:u12|tmp_pix[3][2]                                                                                                              ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.697      ; 8.673      ;
; -6.371 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a9  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.478      ; 9.319      ;
; -6.370 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.394      ; 9.358      ;
; -6.368 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.363      ;
; -6.368 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a11 ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.476      ; 9.623      ;
; -6.366 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a9  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.312      ;
; -6.366 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.362      ;
; -6.363 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.533      ;
; -6.360 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.355      ;
; -6.342 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.526      ; 9.647      ;
; -6.341 ; SharpeningFilter:u12|tmp_pix[3][2]                                                                                                              ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.696      ; 8.631      ;
; -6.332 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.394      ; 9.320      ;
; -6.327 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a10 ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.478      ; 9.275      ;
; -6.317 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.487      ;
; -6.313 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.483      ;
; -6.312 ; SharpeningFilter:u12|tmp_pix[4][0]                                                                                                              ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.864      ; 8.803      ;
; -6.308 ; SharpeningFilter:u12|tmp_pix[3][2]                                                                                                              ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.726      ; 8.661      ;
; -6.305 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.394      ; 9.472      ;
; -6.305 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.475      ;
; -6.303 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.528      ; 9.301      ;
; -6.300 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a9  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.344      ; 9.417      ;
; -6.297 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.292      ;
; -6.295 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.291      ;
; -6.295 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.526      ; 9.600      ;
; -6.291 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.526      ; 9.596      ;
; -6.289 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.395      ; 9.457      ;
; -6.273 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.422      ; 9.288      ;
; -6.265 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a10 ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.344      ; 9.382      ;
; -6.261 ; SharpeningFilter:u12|tmp_pix[3][11]                                                                                                             ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.697      ; 8.559      ;
; -6.261 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.374      ; 9.236      ;
; -6.255 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a11 ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.345      ; 9.201      ;
; -6.241 ; SharpeningFilter:u12|tmp_pix[3][4]                                                                                                              ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.697      ; 8.539      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                  ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.654      ;
; -3.410 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.643      ;
; -3.410 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.643      ;
; -3.410 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.643      ;
; -3.410 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.643      ;
; -3.410 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.643      ;
; -3.410 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.643      ;
; -3.410 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.643      ;
; -3.410 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.643      ;
; -3.381 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.614      ;
; -3.381 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.614      ;
; -3.381 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.614      ;
; -3.381 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.614      ;
; -3.381 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.614      ;
; -3.381 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.614      ;
; -3.381 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.614      ;
; -3.381 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.614      ;
; -3.363 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.594      ;
; -3.363 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.594      ;
; -3.363 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.594      ;
; -3.363 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.594      ;
; -3.363 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.594      ;
; -3.363 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.594      ;
; -3.363 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.594      ;
; -3.363 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.594      ;
; -3.335 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.568      ;
; -3.335 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.568      ;
; -3.335 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.568      ;
; -3.335 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.568      ;
; -3.335 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.568      ;
; -3.335 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.568      ;
; -3.335 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.568      ;
; -3.335 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.568      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.326 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.562      ;
; -3.315 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.551      ;
; -3.315 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.551      ;
; -3.315 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.551      ;
; -3.315 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.551      ;
; -3.315 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.551      ;
; -3.315 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.551      ;
; -3.315 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.551      ;
; -3.315 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.551      ;
; -3.304 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.537      ;
; -3.304 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.537      ;
; -3.304 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.537      ;
; -3.304 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.537      ;
; -3.304 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.537      ;
; -3.304 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.537      ;
; -3.304 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.537      ;
; -3.304 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.245      ; 4.537      ;
; -3.286 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.522      ;
; -3.286 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.522      ;
; -3.286 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.522      ;
; -3.286 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.522      ;
; -3.286 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.522      ;
; -3.286 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.522      ;
; -3.286 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.522      ;
; -3.286 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.522      ;
; -3.275 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.506      ;
; -3.275 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.506      ;
; -3.275 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.506      ;
; -3.275 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_DATA[18]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.506      ;
; -3.268 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 4.502      ;
; -3.268 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 4.502      ;
; -3.268 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 4.502      ;
; -3.268 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 4.502      ;
; -3.268 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 4.502      ;
; -3.268 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 4.502      ;
; -3.268 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 4.502      ;
; -3.268 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 4.502      ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                                    ;
+--------+-----------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                               ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.307 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK2_50   ; 0.500        ; 2.863      ; 4.890      ;
; -0.772 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK2_50   ; 1.000        ; 2.863      ; 4.855      ;
; 12.161 ; Reset_Delay:u2|oRST_1             ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.079     ; 7.758      ;
; 13.670 ; Reset_Delay:u2|Cont[5]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 6.174      ;
; 13.898 ; Reset_Delay:u2|Cont[6]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.946      ;
; 13.980 ; Reset_Delay:u2|Cont[7]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.864      ;
; 14.003 ; Reset_Delay:u2|Cont[4]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.841      ;
; 14.004 ; Reset_Delay:u2|Cont[5]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.143     ; 5.851      ;
; 14.232 ; Reset_Delay:u2|Cont[6]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.143     ; 5.623      ;
; 14.314 ; Reset_Delay:u2|Cont[7]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.143     ; 5.541      ;
; 14.337 ; Reset_Delay:u2|Cont[4]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.143     ; 5.518      ;
; 14.383 ; Reset_Delay:u2|Cont[5]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.461      ;
; 14.383 ; Reset_Delay:u2|Cont[3]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.461      ;
; 14.457 ; Reset_Delay:u2|Cont[26]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.107     ; 5.434      ;
; 14.483 ; Reset_Delay:u2|Cont[0]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.585     ; 4.930      ;
; 14.487 ; Reset_Delay:u2|Cont[11]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.357      ;
; 14.487 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.075     ; 5.436      ;
; 14.496 ; Reset_Delay:u2|Cont[16]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.118     ; 5.384      ;
; 14.526 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.075     ; 5.397      ;
; 14.531 ; Reset_Delay:u2|Cont[19]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.118     ; 5.349      ;
; 14.532 ; Reset_Delay:u2|Cont[2]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.312      ;
; 14.611 ; Reset_Delay:u2|Cont[6]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.233      ;
; 14.633 ; Reset_Delay:u2|Cont[13]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.211      ;
; 14.636 ; Reset_Delay:u2|Cont[18]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.118     ; 5.244      ;
; 14.644 ; Reset_Delay:u2|Cont[14]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.200      ;
; 14.647 ; Reset_Delay:u2|Cont[10]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.197      ;
; 14.664 ; Reset_Delay:u2|Cont[27]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.107     ; 5.227      ;
; 14.672 ; Reset_Delay:u2|Cont[28]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.107     ; 5.219      ;
; 14.693 ; Reset_Delay:u2|Cont[7]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.151      ;
; 14.713 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.075     ; 5.210      ;
; 14.716 ; Reset_Delay:u2|Cont[4]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.128      ;
; 14.717 ; Reset_Delay:u2|Cont[3]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.143     ; 5.138      ;
; 14.733 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.189      ;
; 14.733 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.189      ;
; 14.733 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.189      ;
; 14.733 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.189      ;
; 14.733 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.189      ;
; 14.733 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.189      ;
; 14.733 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.189      ;
; 14.733 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.189      ;
; 14.733 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.189      ;
; 14.739 ; Reset_Delay:u2|Cont[1]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.105      ;
; 14.749 ; Reset_Delay:u2|Cont[15]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.095      ;
; 14.775 ; Reset_Delay:u2|Cont[17]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.118     ; 5.105      ;
; 14.776 ; Reset_Delay:u2|Cont[8]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 5.068      ;
; 14.812 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.110      ;
; 14.812 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.110      ;
; 14.812 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.110      ;
; 14.812 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.110      ;
; 14.812 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.110      ;
; 14.812 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.110      ;
; 14.812 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.110      ;
; 14.812 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.110      ;
; 14.812 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.110      ;
; 14.817 ; Reset_Delay:u2|Cont[0]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.574     ; 4.607      ;
; 14.821 ; Reset_Delay:u2|Cont[11]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.143     ; 5.034      ;
; 14.830 ; Reset_Delay:u2|Cont[16]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.107     ; 5.061      ;
; 14.832 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.075     ; 5.091      ;
; 14.849 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.073      ;
; 14.849 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.073      ;
; 14.849 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.073      ;
; 14.849 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.073      ;
; 14.849 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.073      ;
; 14.849 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.073      ;
; 14.849 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.073      ;
; 14.849 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.073      ;
; 14.849 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 5.073      ;
; 14.865 ; Reset_Delay:u2|Cont[19]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.107     ; 5.026      ;
; 14.866 ; Reset_Delay:u2|Cont[2]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.143     ; 4.989      ;
; 14.912 ; Reset_Delay:u2|Cont[12]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 4.932      ;
; 14.944 ; Reset_Delay:u2|Cont[9]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.154     ; 4.900      ;
; 14.957 ; Reset_Delay:u2|Cont[25]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.934      ;
; 14.967 ; Reset_Delay:u2|Cont[13]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.143     ; 4.888      ;
; 14.970 ; Reset_Delay:u2|Cont[18]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.107     ; 4.921      ;
; 14.978 ; Reset_Delay:u2|Cont[14]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.143     ; 4.877      ;
; 14.981 ; Reset_Delay:u2|Cont[10]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.143     ; 4.874      ;
; 15.072 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.850      ;
; 15.072 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.850      ;
; 15.072 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.850      ;
; 15.072 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.850      ;
; 15.072 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.850      ;
; 15.072 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.850      ;
; 15.072 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.850      ;
; 15.072 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.850      ;
; 15.072 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.850      ;
; 15.073 ; Reset_Delay:u2|Cont[1]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.143     ; 4.782      ;
; 15.083 ; Reset_Delay:u2|Cont[15]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.143     ; 4.772      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
; 15.091 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.831      ;
+--------+-----------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.492 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 5.256      ;
; 1.492 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 5.256      ;
; 1.492 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 5.256      ;
; 1.492 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 5.256      ;
; 1.504 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 5.243      ;
; 1.504 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.201     ; 5.243      ;
; 1.504 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.202     ; 5.242      ;
; 1.504 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.202     ; 5.242      ;
; 1.504 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.202     ; 5.242      ;
; 1.541 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 5.203      ;
; 1.541 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 5.203      ;
; 1.541 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 5.203      ;
; 1.565 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 5.178      ;
; 1.565 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 5.178      ;
; 1.565 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.205     ; 5.178      ;
; 1.570 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 5.175      ;
; 2.066 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 4.676      ;
; 2.066 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 4.676      ;
; 2.066 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 4.676      ;
; 2.584 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.370      ;
; 2.584 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.370      ;
; 2.584 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.370      ;
; 2.584 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.370      ;
; 2.596 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.357      ;
; 2.596 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.357      ;
; 2.596 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.356      ;
; 2.596 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.356      ;
; 2.596 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.356      ;
; 2.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.354      ;
; 2.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.354      ;
; 2.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.354      ;
; 2.600 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.354      ;
; 2.612 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.341      ;
; 2.612 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.341      ;
; 2.612 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.340      ;
; 2.612 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.340      ;
; 2.612 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.340      ;
; 2.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.317      ;
; 2.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.317      ;
; 2.633 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.317      ;
; 2.635 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.317      ;
; 2.635 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.317      ;
; 2.635 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.317      ;
; 2.635 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.317      ;
; 2.647 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.304      ;
; 2.647 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.304      ;
; 2.647 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.303      ;
; 2.647 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.303      ;
; 2.647 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.303      ;
; 2.649 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.301      ;
; 2.649 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.301      ;
; 2.649 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.301      ;
; 2.651 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 4.091      ;
; 2.651 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 4.091      ;
; 2.651 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.206     ; 4.091      ;
; 2.657 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.292      ;
; 2.657 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.292      ;
; 2.657 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.292      ;
; 2.662 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.289      ;
; 2.673 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.276      ;
; 2.673 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.276      ;
; 2.673 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.276      ;
; 2.675 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.279      ;
; 2.675 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.279      ;
; 2.675 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.279      ;
; 2.675 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.279      ;
; 2.678 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.273      ;
; 2.684 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.264      ;
; 2.684 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.264      ;
; 2.684 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.264      ;
; 2.687 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.266      ;
; 2.687 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.266      ;
; 2.687 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.265      ;
; 2.687 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.265      ;
; 2.687 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.265      ;
; 2.708 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.239      ;
; 2.708 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.239      ;
; 2.708 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 7.239      ;
; 2.713 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.236      ;
; 2.724 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.226      ;
; 2.724 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.226      ;
; 2.724 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 7.226      ;
; 2.739 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 7.160      ;
; 2.748 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.201      ;
; 2.748 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.201      ;
; 2.748 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.201      ;
; 2.753 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 7.198      ;
; 2.760 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.194      ;
; 2.760 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.194      ;
; 2.760 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.194      ;
; 2.760 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 7.194      ;
; 2.770 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.182      ;
; 2.770 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.182      ;
; 2.770 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.182      ;
; 2.770 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.182      ;
; 2.772 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.181      ;
; 2.772 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 7.181      ;
; 2.772 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.180      ;
; 2.772 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.180      ;
; 2.772 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 7.180      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.304  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.460     ; 4.734      ;
; 7.304  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.460     ; 4.734      ;
; 7.304  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.460     ; 4.734      ;
; 7.459  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.460     ; 4.579      ;
; 7.459  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.460     ; 4.579      ;
; 7.459  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.460     ; 4.579      ;
; 7.459  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.460     ; 4.579      ;
; 7.459  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.460     ; 4.579      ;
; 7.677  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.460     ; 4.361      ;
; 7.713  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.483     ; 4.302      ;
; 7.715  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.483     ; 4.300      ;
; 7.715  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.483     ; 4.300      ;
; 7.946  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 4.093      ;
; 7.946  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.459     ; 4.093      ;
; 8.028  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.484     ; 3.986      ;
; 8.029  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.483     ; 3.986      ;
; 8.029  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.483     ; 3.986      ;
; 8.029  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.483     ; 3.986      ;
; 8.029  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.483     ; 3.986      ;
; 8.029  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.483     ; 3.986      ;
; 8.042  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.460     ; 3.996      ;
; 8.046  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 4.207      ;
; 8.046  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 4.207      ;
; 8.046  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 4.207      ;
; 8.046  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 4.207      ;
; 8.046  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 4.207      ;
; 8.046  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 4.207      ;
; 8.046  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 4.207      ;
; 8.046  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 4.207      ;
; 8.046  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 4.207      ;
; 8.046  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 4.207      ;
; 8.046  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.169     ; 4.207      ;
; 8.090  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.483     ; 3.925      ;
; 8.090  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.483     ; 3.925      ;
; 8.112  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 4.347      ;
; 8.112  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 4.347      ;
; 8.112  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 4.347      ;
; 8.112  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 4.347      ;
; 8.112  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 4.347      ;
; 8.112  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 4.347      ;
; 8.112  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 4.347      ;
; 8.112  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 4.347      ;
; 8.116  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.483     ; 3.899      ;
; 8.261  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 4.158      ;
; 8.463  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.483     ; 3.552      ;
; 8.468  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.106     ; 3.924      ;
; 8.468  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.106     ; 3.924      ;
; 8.468  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.106     ; 3.924      ;
; 8.468  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.106     ; 3.924      ;
; 8.468  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.106     ; 3.924      ;
; 8.477  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.110     ; 3.911      ;
; 8.484  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.068     ; 3.946      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.588  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.199     ; 3.635      ;
; 8.614  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 3.805      ;
; 8.616  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 3.803      ;
; 8.728  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.068     ; 3.702      ;
; 8.782  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.193     ; 3.563      ;
; 8.795  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.163     ; 3.580      ;
; 8.927  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.104     ; 3.467      ;
; 8.927  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.104     ; 3.467      ;
; 9.091  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 3.328      ;
; 9.132  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 3.287      ;
; 9.304  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 3.115      ;
; 9.305  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 3.114      ;
; 9.305  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 3.114      ;
; 9.400  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 3.019      ;
; 9.500  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.059     ; 2.939      ;
; 9.518  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.059     ; 2.921      ;
; 9.554  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.059     ; 2.885      ;
; 9.556  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 2.863      ;
; 9.652  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.059     ; 2.787      ;
; 9.811  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 2.608      ;
; 9.830  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 2.662      ;
; 9.840  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.026     ; 2.632      ;
; 9.874  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 2.545      ;
; 9.880  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 2.539      ;
; 9.942  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.026     ; 2.530      ;
; 9.946  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 2.546      ;
; 9.970  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 2.522      ;
; 9.971  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 2.521      ;
; 10.045 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 2.447      ;
; 10.140 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.079     ; 2.279      ;
; 10.192 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.059     ; 2.247      ;
; 10.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.006     ; 2.234      ;
; 19.593 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.519     ; 4.886      ;
; 19.594 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.519     ; 4.885      ;
; 19.594 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.519     ; 4.885      ;
; 19.686 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.519     ; 4.793      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.008 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][1]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 3.658      ; 2.866      ;
; -1.007 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][0]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 3.658      ; 2.867      ;
; -1.006 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][10]                                                                                                                                                       ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 3.658      ; 2.868      ;
; -1.004 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][9]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 3.658      ; 2.870      ;
; -0.857 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][6]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 3.056      ; 2.415      ;
; -0.770 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][5]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 3.114      ; 2.560      ;
; -0.755 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][7]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 3.033      ; 2.494      ;
; -0.577 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][4]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 3.083      ; 2.722      ;
; -0.337 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][0]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 3.658      ; 3.037      ;
; -0.337 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][1]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 3.658      ; 3.037      ;
; -0.337 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][9]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 3.658      ; 3.037      ;
; -0.335 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][10]                                                                                                                                                       ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 3.658      ; 3.039      ;
; -0.210 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][6]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 3.056      ; 2.562      ;
; -0.121 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][5]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 3.114      ; 2.709      ;
; -0.072 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][7]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 3.033      ; 2.677      ;
; 0.065  ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][4]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 3.083      ; 2.864      ;
; 0.271  ; MedianFilter:u11|tmp_pix[0][2]                                                                                                                                                        ; MedianFilter:u11|tmp_pix[1][2]                                                                                                                                                        ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 1.378      ; 1.835      ;
; 0.285  ; MedianFilter:u11|tmp_pix[0][11]                                                                                                                                                       ; MedianFilter:u11|tmp_pix[1][11]                                                                                                                                                       ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 1.378      ; 1.849      ;
; 0.338  ; SharpeningFilter:u12|tmp_pix[0][7]                                                                                                                                                    ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a15~porta_datain_reg0                     ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.785      ; 1.345      ;
; 0.406  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.126      ; 0.718      ;
; 0.408  ; SharpeningFilter:u12|tmp_pix[0][6]                                                                                                                                                    ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a15~porta_datain_reg0                     ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.763      ; 1.393      ;
; 0.433  ; SharpeningFilter:u12|tmp_pix[0][5]                                                                                                                                                    ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a15~porta_datain_reg0                     ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.708      ; 1.363      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.669      ;
; 0.442  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.090      ; 0.718      ;
; 0.448  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.227      ; 0.861      ;
; 0.450  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.080      ; 0.716      ;
; 0.453  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.686      ;
; 0.455  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.688      ;
; 0.457  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.090      ; 0.733      ;
; 0.461  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.050      ; 0.697      ;
; 0.462  ; SobelFilter:u13|tmp_pix[3][11]                                                                                                                                                        ; SobelFilter:u13|tmp_pix[4][11]                                                                                                                                                        ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.696      ;
; 0.462  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.695      ;
; 0.462  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.696      ;
; 0.463  ; SobelFilter:u13|tmp_pix[3][0]                                                                                                                                                         ; SobelFilter:u13|tmp_pix[4][0]                                                                                                                                                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.696      ;
; 0.463  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.696      ;
; 0.467  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.090      ; 0.743      ;
; 0.479  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.052      ; 0.717      ;
; 0.482  ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a21                                       ; SharpeningFilter:u12|tmp_pix[3][9]                                                                                                                                                    ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.803      ; 1.471      ;
; 0.485  ; SobelFilter:u13|tmp_pix[6][3]                                                                                                                                                         ; SobelFilter:u13|tmp_pix[7][3]                                                                                                                                                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.719      ;
; 0.491  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.724      ;
; 0.494  ; TargetGen:u14|oBlue[10]                                                                                                                                                               ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 1.170      ; 1.886      ;
; 0.495  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.730      ;
; 0.496  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.731      ;
; 0.496  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.052      ; 0.734      ;
; 0.498  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.733      ;
; 0.533  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.306      ; 1.025      ;
; 0.573  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.111      ; 0.870      ;
; 0.577  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.882      ;
; 0.578  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.883      ;
; 0.578  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.811      ;
; 0.578  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.811      ;
; 0.583  ; SharpeningFilter:u12|tmp_pix[0][8]                                                                                                                                                    ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a15~porta_datain_reg0                     ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.752      ; 1.557      ;
; 0.584  ; RAW2RGB:u4|wData1_d2[0]                                                                                                                                                               ; RAW2RGB:u4|rRed[0]                                                                                                                                                                    ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.819      ;
; 0.584  ; RAW2RGB:u4|wData2_d2[0]                                                                                                                                                               ; RAW2RGB:u4|rGreen[1]                                                                                                                                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.819      ;
; 0.585  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.818      ;
; 0.589  ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a13                                       ; SharpeningFilter:u12|tmp_pix[3][1]                                                                                                                                                    ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.755      ; 1.530      ;
; 0.604  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.909      ;
; 0.606  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.090      ; 0.882      ;
; 0.606  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.069      ; 0.861      ;
; 0.607  ; RAW2RGB:u4|dval_ctrl_en                                                                                                                                                               ; RAW2RGB:u4|oDval                                                                                                                                                                      ; RAW2RGB:u4|dval_ctrl ; D5M_PIXLCLK ; 0.000        ; 2.732      ; 3.545      ;
; 0.609  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.052      ; 0.847      ;
; 0.609  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.227      ; 1.022      ;
; 0.610  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.915      ;
; 0.610  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.052      ; 0.848      ;
; 0.612  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.090      ; 0.888      ;
; 0.613  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.124      ; 0.923      ;
; 0.616  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.052      ; 0.854      ;
; 0.618  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.227      ; 1.031      ;
; 0.619  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.090      ; 0.895      ;
; 0.621  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.227      ; 1.034      ;
; 0.623  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.069      ; 0.878      ;
; 0.630  ; MedianFilter:u11|tmp_pix[1][11]                                                                                                                                                       ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a9~porta_datain_reg0                          ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.116      ; 0.968      ;
; 0.631  ; TargetGen:u14|oRed[11]                                                                                                                                                                ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 1.081      ; 1.934      ;
; 0.631  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.866      ;
; 0.632  ; SobelFilter:u13|tmp_pix[3][5]                                                                                                                                                         ; SobelFilter:u13|tmp_pix[4][5]                                                                                                                                                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.048      ; 0.866      ;
; 0.632  ; RAW2RGB:u4|wData2_d1[9]                                                                                                                                                               ; RAW2RGB:u4|wData2_d2[9]                                                                                                                                                               ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.469      ; 1.287      ;
; 0.633  ; SobelFilter:u13|tmp_pix[3][9]                                                                                                                                                         ; SobelFilter:u13|tmp_pix[4][9]                                                                                                                                                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.866      ;
; 0.633  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.866      ;
; 0.633  ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.868      ;
; 0.634  ; SobelFilter:u13|tmp_pix[3][1]                                                                                                                                                         ; SobelFilter:u13|tmp_pix[4][1]                                                                                                                                                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.046      ; 0.866      ;
; 0.634  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.867      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.303 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 0.969      ;
; 0.309 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.976      ;
; 0.310 ; Sdram_Control:u7|mDATAOUT[8]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 0.972      ;
; 0.348 ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.010      ;
; 0.351 ; Sdram_Control:u7|mDATAOUT[11]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.013      ;
; 0.360 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.017      ;
; 0.362 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.019      ;
; 0.366 ; Sdram_Control:u7|mDATAOUT[27]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.028      ;
; 0.375 ; Sdram_Control:u7|mDATAOUT[5]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.037      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.669      ;
; 0.390 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.054      ;
; 0.393 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.050      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mDATAOUT[6]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.065      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.061      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.074      ;
; 0.408 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.069      ;
; 0.427 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|mADDR[21]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|mADDR[8]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|mADDR[19]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|mADDR[9]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.033      ;
; 0.436 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.441 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.365      ; 1.028      ;
; 0.449 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.715      ;
; 0.449 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.049      ;
; 0.450 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.716      ;
; 0.450 ; Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.385 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.390 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.697      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.373      ; 1.010      ;
; 0.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.688      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.696      ;
; 0.443 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.709      ;
; 0.457 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.513      ; 1.156      ;
; 0.459 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.373      ; 1.054      ;
; 0.462 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.050      ;
; 0.469 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.057      ;
; 0.471 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.059      ;
; 0.488 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.366      ; 1.076      ;
; 0.524 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.373      ; 1.119      ;
; 0.531 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.473      ; 1.190      ;
; 0.542 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.809      ;
; 0.545 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.473      ; 1.204      ;
; 0.545 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.811      ;
; 0.579 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.845      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.866      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.866      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.866      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.473      ; 1.241      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.848      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.867      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.868      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.853      ;
; 0.587 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.854      ;
; 0.593 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.513      ; 1.292      ;
; 0.595 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.874      ;
; 0.600 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.869      ;
; 0.609 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.876      ;
; 0.631 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.513      ; 1.330      ;
; 0.631 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.910      ;
; 0.631 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.910      ;
; 0.633 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.373      ; 1.228      ;
; 0.635 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.917      ;
; 0.636 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.918      ;
; 0.637 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.916      ;
; 0.637 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.916      ;
; 0.638 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.917      ;
; 0.641 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.923      ;
; 0.643 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.922      ;
; 0.643 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.925      ;
; 0.643 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.925      ;
; 0.644 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.926      ;
; 0.645 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.924      ;
; 0.645 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.924      ;
; 0.646 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.925      ;
; 0.646 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.928      ;
; 0.649 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.931      ;
; 0.649 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.928      ;
; 0.649 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.928      ;
; 0.650 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.932      ;
; 0.652 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.934      ;
; 0.654 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.933      ;
; 0.654 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.936      ;
; 0.654 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.936      ;
; 0.658 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.940      ;
; 0.663 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.929      ;
; 0.664 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.943      ;
; 0.666 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.476      ; 1.328      ;
; 0.667 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.934      ;
; 0.669 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.951      ;
; 0.675 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.942      ;
; 0.677 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.944      ;
; 0.681 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.948      ;
; 0.681 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.947      ;
; 0.684 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.950      ;
; 0.685 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.951      ;
; 0.698 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.964      ;
; 0.700 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.966      ;
; 0.702 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.519      ; 1.407      ;
; 0.702 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.968      ;
; 0.707 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.476      ; 1.369      ;
; 0.715 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.519      ; 1.420      ;
; 0.717 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.983      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.386 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 0.669      ;
; 0.389 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.099      ; 0.674      ;
; 0.402 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.428 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.695      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.708      ;
; 0.599 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.866      ;
; 0.615 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.882      ;
; 0.635 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.901      ;
; 0.640 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.915      ;
; 0.655 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.670 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.936      ;
; 0.811 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.077      ;
; 0.817 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.083      ;
; 0.819 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.085      ;
; 0.824 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.090      ;
; 0.826 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.092      ;
; 0.827 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.093      ;
; 0.866 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.132      ;
; 0.880 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.147      ;
; 0.952 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.218      ;
; 0.956 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 1.235      ;
; 0.958 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.225      ;
; 0.958 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.224      ;
; 0.959 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.226      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.225      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.224      ;
; 0.961 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.093      ; 1.240      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.228      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.228      ;
; 0.965 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.231      ;
; 0.968 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.235      ;
; 0.970 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.238      ;
; 0.973 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.240      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.386 ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.097      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.429 ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.695      ;
; 0.444 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.507      ; 1.137      ;
; 0.444 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.710      ;
; 0.466 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.732      ;
; 0.482 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.748      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.868      ;
; 0.604 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.870      ;
; 0.613 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.879      ;
; 0.616 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.882      ;
; 0.670 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.936      ;
; 0.677 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.513      ; 1.376      ;
; 0.689 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.955      ;
; 0.694 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.960      ;
; 0.695 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.961      ;
; 0.697 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.963      ;
; 0.697 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.963      ;
; 0.700 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.966      ;
; 0.717 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.983      ;
; 0.721 ; I2C_CCD_Config:u8|senosr_exposure[15]             ; I2C_CCD_Config:u8|mI2C_DATA[15]                   ; CLOCK2_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.508      ; 1.445      ;
; 0.724 ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.991      ;
; 0.724 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.990      ;
; 0.741 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.007      ;
; 0.741 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.007      ;
; 0.764 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 1.460      ;
; 0.771 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.037      ;
; 0.784 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.051      ;
; 0.791 ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.057      ;
; 0.794 ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.060      ;
; 0.826 ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.093      ;
; 0.916 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.182      ;
; 0.916 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.182      ;
; 0.980 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.247      ;
; 0.988 ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.252      ;
; 1.002 ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.269      ;
; 1.002 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.268      ;
; 1.007 ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.275      ;
; 1.007 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.273      ;
; 1.011 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 1.708      ;
; 1.014 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.280      ;
; 1.015 ; I2C_CCD_Config:u8|senosr_exposure[13]             ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; CLOCK2_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.119      ; 1.350      ;
; 1.018 ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.282      ;
; 1.024 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.293      ;
; 1.025 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.294      ;
; 1.027 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.293      ;
; 1.027 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.293      ;
; 1.028 ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.291      ;
; 1.032 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.298      ;
; 1.035 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.301      ;
; 1.035 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.301      ;
; 1.082 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.348      ;
; 1.083 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.512      ; 1.781      ;
; 1.085 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.351      ;
; 1.099 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 1.796      ;
; 1.100 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.368      ;
; 1.104 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 1.801      ;
; 1.110 ; I2C_CCD_Config:u8|mI2C_DATA[7]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.378      ;
; 1.126 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.392      ;
; 1.128 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.394      ;
; 1.130 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.399      ;
; 1.133 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.399      ;
; 1.133 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.399      ;
; 1.135 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.401      ;
; 1.140 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.406      ;
; 1.147 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.409      ;
; 1.151 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.420      ;
; 1.152 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.083      ; 1.421      ;
; 1.159 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.426      ;
; 1.160 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.427      ;
; 1.161 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.428      ;
; 1.164 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.431      ;
; 1.167 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.434      ;
; 1.174 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 1.871      ;
; 1.176 ; I2C_CCD_Config:u8|senosr_exposure[11]             ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; CLOCK2_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.505      ; 1.897      ;
; 1.179 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.446      ;
; 1.182 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.450      ;
; 1.203 ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.077      ; 1.466      ;
; 1.225 ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.496      ;
; 1.227 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 1.924      ;
; 1.238 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.085      ; 1.509      ;
; 1.252 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.518      ;
; 1.272 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.534      ;
; 1.278 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.540      ;
; 1.281 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.543      ;
; 1.304 ; I2C_CCD_Config:u8|mI2C_DATA[4]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.572      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[4]'                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 1.228 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.219      ; 1.447      ;
; 1.481 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.220      ; 1.701      ;
; 1.497 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.056      ; 1.553      ;
; 1.695 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.353      ; 4.578      ;
; 1.729 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.053      ; 1.782      ;
; 1.749 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[8]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.056      ; 1.805      ;
; 1.792 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.216      ; 4.538      ;
; 1.794 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.355      ; 4.679      ;
; 1.822 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.216      ; 4.568      ;
; 1.829 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.216      ; 4.575      ;
; 1.832 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.216      ; 4.578      ;
; 1.845 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.014      ; 1.859      ;
; 1.851 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.247      ; 4.628      ;
; 1.851 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.111      ; 1.962      ;
; 1.852 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.112      ; 1.964      ;
; 1.861 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.016      ; 1.877      ;
; 1.864 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.022      ; 1.886      ;
; 1.875 ; SharpeningFilter:u12|tmp3[3]                                                                                                                   ; SharpeningFilter:u12|tmp2[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.219      ; 2.094      ;
; 1.880 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.217      ; 4.627      ;
; 1.890 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.103      ; 1.993      ;
; 1.900 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.247      ; 4.677      ;
; 1.907 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.211      ; 2.118      ;
; 1.939 ; SharpeningFilter:u12|tmp3[14]                                                                                                                  ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.236      ; 2.175      ;
; 1.948 ; SharpeningFilter:u12|tmp3[17]                                                                                                                  ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.237      ; 2.185      ;
; 1.955 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[4]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.245      ; 4.730      ;
; 1.956 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.205      ; 2.161      ;
; 1.957 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.216      ; 4.703      ;
; 1.971 ; SharpeningFilter:u12|tmp3[14]                                                                                                                  ; SharpeningFilter:u12|tmp2[14] ; SW[4]        ; SW[4]       ; 0.000        ; 0.077      ; 2.048      ;
; 1.976 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.353      ; 4.859      ;
; 1.996 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.217      ; 4.743      ;
; 2.004 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.247      ; 4.781      ;
; 2.007 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[4]  ; SW[4]        ; SW[4]       ; 0.000        ; -0.052     ; 1.955      ;
; 2.007 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[8]  ; SW[4]        ; SW[4]       ; 0.000        ; -0.052     ; 1.955      ;
; 2.013 ; SharpeningFilter:u12|tmp3[10]                                                                                                                  ; SharpeningFilter:u12|tmp2[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.230      ; 2.243      ;
; 2.014 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.211      ; 2.225      ;
; 2.022 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.216      ; 4.768      ;
; 2.036 ; SharpeningFilter:u12|tmp3[14]                                                                                                                  ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.236      ; 2.272      ;
; 2.047 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.245      ; 4.822      ;
; 2.048 ; SharpeningFilter:u12|tmp3[7]                                                                                                                   ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.216      ; 2.264      ;
; 2.059 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.047      ; 2.106      ;
; 2.062 ; SharpeningFilter:u12|tmp3[15]                                                                                                                  ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.236      ; 2.298      ;
; 2.073 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.216      ; 4.819      ;
; 2.075 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.355      ; 4.960      ;
; 2.078 ; SharpeningFilter:u12|tmp3[0]                                                                                                                   ; SharpeningFilter:u12|tmp2[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.061      ; 2.139      ;
; 2.083 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.216      ; 4.829      ;
; 2.087 ; SharpeningFilter:u12|tmp3[4]                                                                                                                   ; SharpeningFilter:u12|tmp2[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.054      ; 2.141      ;
; 2.092 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.216      ; 4.838      ;
; 2.094 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.247      ; 4.871      ;
; 2.096 ; SharpeningFilter:u12|tmp3[15]                                                                                                                  ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.236      ; 2.332      ;
; 2.101 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.010      ; 2.111      ;
; 2.110 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.216      ; 4.856      ;
; 2.135 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[13] ; SW[4]        ; SW[4]       ; 0.000        ; 0.051      ; 2.186      ;
; 2.135 ; SharpeningFilter:u12|tmp3[13]                                                                                                                  ; SharpeningFilter:u12|tmp2[13] ; SW[4]        ; SW[4]       ; 0.000        ; 0.076      ; 2.211      ;
; 2.152 ; SharpeningFilter:u12|tmp3[13]                                                                                                                  ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.236      ; 2.388      ;
; 2.161 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.217      ; 4.908      ;
; 2.164 ; SharpeningFilter:u12|tmp3[15]                                                                                                                  ; SharpeningFilter:u12|tmp2[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.075      ; 2.239      ;
; 2.164 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.054      ; 2.218      ;
; 2.178 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.047      ; 2.225      ;
; 2.179 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[16] ; SW[4]        ; SW[4]       ; 0.000        ; -0.061     ; 2.118      ;
; 2.181 ; SharpeningFilter:u12|tmp3[2]                                                                                                                   ; SharpeningFilter:u12|tmp2[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.217      ; 2.398      ;
; 2.184 ; SharpeningFilter:u12|tmp3[11]                                                                                                                  ; SharpeningFilter:u12|tmp2[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 2.256      ;
; 2.193 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.103      ; 2.296      ;
; 2.193 ; SharpeningFilter:u12|tmp3[13]                                                                                                                  ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.236      ; 2.429      ;
; 2.197 ; SharpeningFilter:u12|tmp3[14]                                                                                                                  ; SharpeningFilter:u12|tmp2[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 2.269      ;
; 2.211 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[14] ; SW[4]        ; SW[4]       ; 0.000        ; 0.052      ; 2.263      ;
; 2.217 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.216      ; 4.963      ;
; 2.225 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[6]  ; SW[4]        ; SW[4]       ; 0.000        ; -0.092     ; 2.133      ;
; 2.235 ; SharpeningFilter:u12|tmp3[8]                                                                                                                   ; SharpeningFilter:u12|tmp2[8]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.054      ; 2.289      ;
; 2.247 ; SharpeningFilter:u12|tmp3[17]                                                                                                                  ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.237      ; 2.484      ;
; 2.251 ; SharpeningFilter:u12|tmp3[10]                                                                                                                  ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.236      ; 2.487      ;
; 2.257 ; SharpeningFilter:u12|tmp3[15]                                                                                                                  ; SharpeningFilter:u12|tmp2[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 2.329      ;
; 2.261 ; SharpeningFilter:u12|tmp3[1]                                                                                                                   ; SharpeningFilter:u12|tmp2[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.050      ; 2.311      ;
; 2.266 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.217      ; 5.013      ;
; 2.266 ; SharpeningFilter:u12|tmp3[0]                                                                                                                   ; SharpeningFilter:u12|tmp2[4]  ; SW[4]        ; SW[4]       ; 0.000        ; -0.102     ; 2.164      ;
; 2.280 ; SharpeningFilter:u12|tmp3[11]                                                                                                                  ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.236      ; 2.516      ;
; 2.288 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.353      ; 5.171      ;
; 2.293 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[3]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.243      ; 5.066      ;
; 2.293 ; SharpeningFilter:u12|tmp3[14]                                                                                                                  ; SharpeningFilter:u12|tmp2[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.075      ; 2.368      ;
; 2.300 ; SharpeningFilter:u12|tmp3[16]                                                                                                                  ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.105      ; 2.405      ;
; 2.303 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.216      ; 5.049      ;
; 2.307 ; SharpeningFilter:u12|tmp3[0]                                                                                                                   ; SharpeningFilter:u12|tmp2[0]  ; SW[4]        ; SW[4]       ; 0.000        ; -0.115     ; 2.192      ;
; 2.313 ; SharpeningFilter:u12|tmp3[16]                                                                                                                  ; SharpeningFilter:u12|tmp2[16] ; SW[4]        ; SW[4]       ; 0.000        ; -0.059     ; 2.254      ;
; 2.314 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[5]  ; SW[4]        ; SW[4]       ; 0.000        ; -0.094     ; 2.220      ;
; 2.316 ; SharpeningFilter:u12|tmp3[3]                                                                                                                   ; SharpeningFilter:u12|tmp2[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.056      ; 2.372      ;
; 2.317 ; SharpeningFilter:u12|tmp3[11]                                                                                                                  ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.236      ; 2.553      ;
; 2.328 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.097      ; 2.425      ;
; 2.331 ; SharpeningFilter:u12|tmp3[0]                                                                                                                   ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.062      ; 2.393      ;
; 2.332 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.247      ; 5.109      ;
; 2.334 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.245      ; 5.109      ;
; 2.334 ; SharpeningFilter:u12|tmp3[4]                                                                                                                   ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.218      ; 2.552      ;
; 2.338 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[14] ; SW[4]        ; SW[4]       ; 0.000        ; -0.056     ; 2.282      ;
; 2.347 ; SharpeningFilter:u12|tmp3[3]                                                                                                                   ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.220      ; 2.567      ;
; 2.348 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7 ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 3.766      ; 5.644      ;
; 2.348 ; SharpeningFilter:u12|tmp3[10]                                                                                                                  ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.236      ; 2.584      ;
; 2.352 ; SharpeningFilter:u12|tmp3[6]                                                                                                                   ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.216      ; 2.568      ;
; 2.354 ; SharpeningFilter:u12|tmp3[13]                                                                                                                  ; SharpeningFilter:u12|tmp2[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 2.426      ;
; 2.361 ; SharpeningFilter:u12|tmp3[12]                                                                                                                  ; SharpeningFilter:u12|tmp2[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.080      ; 2.441      ;
; 2.371 ; SharpeningFilter:u12|tmp3[9]                                                                                                                   ; SharpeningFilter:u12|tmp2[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.035      ; 2.406      ;
; 2.373 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[13] ; SW[4]        ; SW[4]       ; 0.000        ; -0.057     ; 2.316      ;
; 2.374 ; SharpeningFilter:u12|tmp3[31]                                                                                                                  ; SharpeningFilter:u12|tmp2[15] ; SW[4]        ; SW[4]       ; 0.000        ; -0.058     ; 2.316      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[5]'                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 1.836 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.100      ; 1.936      ;
; 1.916 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.098      ; 2.014      ;
; 1.939 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[2]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.045      ; 1.984      ;
; 1.948 ; SobelFilter:u13|sobelY[15]                                                                                                                  ; SobelFilter:u13|tmp2[15]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.114      ; 2.062      ;
; 2.004 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.100      ; 2.104      ;
; 2.015 ; SobelFilter:u13|sobelY[15]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.246      ; 2.261      ;
; 2.021 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.102      ; 2.123      ;
; 2.027 ; SobelFilter:u13|sobelY[6]                                                                                                                   ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.045      ; 2.072      ;
; 2.028 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.100      ; 2.128      ;
; 2.029 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[2]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.104      ; 2.133      ;
; 2.053 ; SobelFilter:u13|sobelY[11]                                                                                                                  ; SobelFilter:u13|tmp2[11]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.033      ; 2.086      ;
; 2.079 ; SobelFilter:u13|sobelX[3]                                                                                                                   ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.086      ; 2.165      ;
; 2.080 ; SobelFilter:u13|sobelY[16]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.033      ; 2.113      ;
; 2.084 ; SobelFilter:u13|sobelY[13]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.070      ; 2.154      ;
; 2.087 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.084      ; 2.171      ;
; 2.088 ; SobelFilter:u13|sobelY[12]                                                                                                                  ; SobelFilter:u13|tmp2[12]   ; SW[5]        ; SW[5]       ; 0.000        ; -0.098     ; 1.990      ;
; 2.090 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.102      ; 2.192      ;
; 2.099 ; SobelFilter:u13|sobelY[4]                                                                                                                   ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.041      ; 2.140      ;
; 2.100 ; SobelFilter:u13|sobelY[15]                                                                                                                  ; SobelFilter:u13|tmp2[16]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.231      ; 2.331      ;
; 2.103 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[2]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.102      ; 2.205      ;
; 2.111 ; SobelFilter:u13|sobelY[15]                                                                                                                  ; SobelFilter:u13|tmp2[17]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.229      ; 2.340      ;
; 2.123 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.100      ; 2.223      ;
; 2.126 ; SobelFilter:u13|sobelY[8]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.047      ; 2.173      ;
; 2.146 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.102      ; 2.248      ;
; 2.148 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.086      ; 2.234      ;
; 2.152 ; SobelFilter:u13|sobelY[5]                                                                                                                   ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.045      ; 2.197      ;
; 2.157 ; SobelFilter:u13|sobelY[16]                                                                                                                  ; SobelFilter:u13|tmp2[16]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.018      ; 2.175      ;
; 2.158 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.088      ; 2.246      ;
; 2.187 ; SobelFilter:u13|sobelY[7]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.045      ; 2.232      ;
; 2.191 ; SobelFilter:u13|sobelX[16]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.086      ; 2.277      ;
; 2.193 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.041      ; 2.234      ;
; 2.197 ; SobelFilter:u13|sobelY[10]                                                                                                                  ; SobelFilter:u13|tmp2[10]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.032      ; 2.229      ;
; 2.219 ; SobelFilter:u13|sobelX[4]                                                                                                                   ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.086      ; 2.305      ;
; 2.228 ; SobelFilter:u13|sobelX[2]                                                                                                                   ; SobelFilter:u13|tmp2[2]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.090      ; 2.318      ;
; 2.229 ; SobelFilter:u13|sobelY[6]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.047      ; 2.276      ;
; 2.231 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.043      ; 2.274      ;
; 2.237 ; SobelFilter:u13|sobelX[13]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.045      ; 2.282      ;
; 2.243 ; SobelFilter:u13|sobelX[15]                                                                                                                  ; SobelFilter:u13|tmp2[15]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.040      ; 2.283      ;
; 2.244 ; SobelFilter:u13|sobelY[11]                                                                                                                  ; SobelFilter:u13|tmp2[12]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.070      ; 2.314      ;
; 2.245 ; SobelFilter:u13|sobelX[7]                                                                                                                   ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.091      ; 2.336      ;
; 2.251 ; SobelFilter:u13|sobelY[11]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.070      ; 2.321      ;
; 2.253 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.088      ; 2.341      ;
; 2.254 ; SobelFilter:u13|sobelX[12]                                                                                                                  ; SobelFilter:u13|tmp2[12]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.043      ; 2.297      ;
; 2.260 ; SobelFilter:u13|sobelY[7]                                                                                                                   ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.045      ; 2.305      ;
; 2.262 ; SobelFilter:u13|sobelX[16]                                                                                                                  ; SobelFilter:u13|tmp2[16]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.071      ; 2.333      ;
; 2.273 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.102      ; 2.375      ;
; 2.275 ; SobelFilter:u13|sobelX[5]                                                                                                                   ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.090      ; 2.365      ;
; 2.284 ; SobelFilter:u13|sobelY[9]                                                                                                                   ; SobelFilter:u13|tmp2[9]    ; SW[5]        ; SW[5]       ; 0.000        ; -0.135     ; 2.149      ;
; 2.287 ; SobelFilter:u13|sobelY[12]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; -0.098     ; 2.189      ;
; 2.288 ; SobelFilter:u13|sobelY[5]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.047      ; 2.335      ;
; 2.294 ; SobelFilter:u13|sobelY[5]                                                                                                                   ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.045      ; 2.339      ;
; 2.299 ; SobelFilter:u13|sobelY[10]                                                                                                                  ; SobelFilter:u13|tmp2[12]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.070      ; 2.369      ;
; 2.305 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.224      ; 2.529      ;
; 2.309 ; SobelFilter:u13|sobelY[6]                                                                                                                   ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.047      ; 2.356      ;
; 2.310 ; SobelFilter:u13|sobelY[3]                                                                                                                   ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; -0.058     ; 2.252      ;
; 2.310 ; SobelFilter:u13|sobelX[3]                                                                                                                   ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.084      ; 2.394      ;
; 2.310 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[9]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.057      ; 2.367      ;
; 2.314 ; SobelFilter:u13|sobelY[11]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.199      ; 2.513      ;
; 2.314 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[12]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.095      ; 2.409      ;
; 2.321 ; SobelFilter:u13|sobelY[10]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.070      ; 2.391      ;
; 2.321 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.104      ; 2.425      ;
; 2.327 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.102      ; 2.429      ;
; 2.335 ; SobelFilter:u13|sobelY[13]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.199      ; 2.534      ;
; 2.338 ; SobelFilter:u13|sobelY[12]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.031      ; 2.369      ;
; 2.346 ; SobelFilter:u13|sobelX[15]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.172      ; 2.518      ;
; 2.348 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a59 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 3.148      ; 5.026      ;
; 2.350 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[2]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.088      ; 2.438      ;
; 2.356 ; SobelFilter:u13|sobelY[4]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.045      ; 2.401      ;
; 2.357 ; SobelFilter:u13|sobelY[10]                                                                                                                  ; SobelFilter:u13|tmp2[11]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.033      ; 2.390      ;
; 2.358 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.043      ; 2.401      ;
; 2.362 ; SobelFilter:u13|sobelY[4]                                                                                                                   ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.043      ; 2.405      ;
; 2.362 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[11]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.058      ; 2.420      ;
; 2.368 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.086      ; 2.454      ;
; 2.374 ; SobelFilter:u13|sobelY[10]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.199      ; 2.573      ;
; 2.375 ; SobelFilter:u13|sobelX[1]                                                                                                                   ; SobelFilter:u13|tmp2[2]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.089      ; 2.464      ;
; 2.376 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a70 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 3.134      ; 5.040      ;
; 2.385 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.992      ; 4.907      ;
; 2.396 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[16]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.209      ; 2.605      ;
; 2.397 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.086      ; 2.483      ;
; 2.398 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.104      ; 2.502      ;
; 2.400 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.043      ; 2.443      ;
; 2.406 ; SobelFilter:u13|sobelX[1]                                                                                                                   ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.087      ; 2.493      ;
; 2.408 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 3.150      ; 5.088      ;
; 2.408 ; SobelFilter:u13|sobelX[6]                                                                                                                   ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; -0.049     ; 2.359      ;
; 2.408 ; SobelFilter:u13|sobelX[3]                                                                                                                   ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.086      ; 2.494      ;
; 2.417 ; SobelFilter:u13|sobelY[16]                                                                                                                  ; SobelFilter:u13|tmp2[17]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.016      ; 2.433      ;
; 2.422 ; SobelFilter:u13|sobelX[1]                                                                                                                   ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.085      ; 2.507      ;
; 2.429 ; SobelFilter:u13|sobelX[7]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.091      ; 2.520      ;
; 2.430 ; SobelFilter:u13|sobelY[13]                                                                                                                  ; SobelFilter:u13|tmp2[16]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.184      ; 2.614      ;
; 2.436 ; SobelFilter:u13|sobelX[9]                                                                                                                   ; SobelFilter:u13|tmp2[9]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.005      ; 2.441      ;
; 2.440 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.045      ; 2.485      ;
; 2.451 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.095      ; 2.546      ;
; 2.452 ; SobelFilter:u13|sobelY[13]                                                                                                                  ; SobelFilter:u13|tmp2[17]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.182      ; 2.634      ;
; 2.454 ; SobelFilter:u13|sobelY[14]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.033      ; 2.487      ;
; 2.457 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 3.148      ; 5.135      ;
; 2.458 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.992      ; 4.980      ;
; 2.462 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a65 ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 3.079      ; 5.071      ;
; 2.462 ; SobelFilter:u13|sobelY[11]                                                                                                                  ; SobelFilter:u13|tmp2[15]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.067      ; 2.529      ;
; 2.462 ; SobelFilter:u13|sobelY[4]                                                                                                                   ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.043      ; 2.505      ;
; 2.464 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 3.150      ; 5.144      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[2]'                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 2.709 ; RAW2RGB:u4|rBlue[8]                                                                                                                         ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.633      ; 7.872      ;
; 2.721 ; RAW2RGB:u4|rGreen[5]                                                                                                                        ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.743      ; 7.994      ;
; 2.732 ; RAW2RGB:u4|rBlue[6]                                                                                                                         ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.626      ; 7.888      ;
; 2.747 ; RAW2RGB:u4|rGreen[4]                                                                                                                        ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.751      ; 8.028      ;
; 2.770 ; RAW2RGB:u4|rBlue[7]                                                                                                                         ; GaussianFilter:u10|tmp2[1] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.453      ; 7.753      ;
; 2.783 ; RAW2RGB:u4|rBlue[4]                                                                                                                         ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.625      ; 7.938      ;
; 2.784 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a45 ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.755      ; 8.069      ;
; 2.788 ; RAW2RGB:u4|rRed[8]                                                                                                                          ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 6.094      ; 8.412      ;
; 2.788 ; RAW2RGB:u4|rRed[4]                                                                                                                          ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.588      ; 7.906      ;
; 2.810 ; RAW2RGB:u4|rGreen[4]                                                                                                                        ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.752      ; 8.092      ;
; 2.814 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.661      ; 8.005      ;
; 2.830 ; RAW2RGB:u4|rBlue[8]                                                                                                                         ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.633      ; 7.993      ;
; 2.848 ; RAW2RGB:u4|rRed[6]                                                                                                                          ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.588      ; 7.966      ;
; 2.862 ; RAW2RGB:u4|rGreen[3]                                                                                                                        ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.729      ; 8.121      ;
; 2.865 ; RAW2RGB:u4|rBlue[9]                                                                                                                         ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.633      ; 8.028      ;
; 2.871 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.660      ; 8.061      ;
; 2.873 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a45 ; GaussianFilter:u10|tmp2[6] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.731      ; 8.134      ;
; 2.875 ; RAW2RGB:u4|rBlue[7]                                                                                                                         ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.626      ; 8.031      ;
; 2.876 ; RAW2RGB:u4|rGreen[9]                                                                                                                        ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.649      ; 8.055      ;
; 2.878 ; RAW2RGB:u4|rGreen[7]                                                                                                                        ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.667      ; 8.075      ;
; 2.893 ; RAW2RGB:u4|rGreen[11]                                                                                                                       ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 6.414      ; 8.837      ;
; 2.899 ; RAW2RGB:u4|rGreen[4]                                                                                                                        ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.752      ; 8.181      ;
; 2.901 ; RAW2RGB:u4|rGreen[12]                                                                                                                       ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 6.414      ; 8.845      ;
; 2.902 ; RAW2RGB:u4|rGreen[6]                                                                                                                        ; GaussianFilter:u10|tmp2[1] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.571      ; 8.003      ;
; 2.908 ; RAW2RGB:u4|rGreen[5]                                                                                                                        ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.744      ; 8.182      ;
; 2.909 ; RAW2RGB:u4|rRed[8]                                                                                                                          ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 6.094      ; 8.533      ;
; 2.917 ; RAW2RGB:u4|rBlue[5]                                                                                                                         ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.625      ; 8.072      ;
; 2.930 ; GaussianFilter:u10|tmp_pix[3][6]                                                                                                            ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.581      ; 8.041      ;
; 2.932 ; GaussianFilter:u10|tmp_pix[3][7]                                                                                                            ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.612      ; 8.074      ;
; 2.936 ; RAW2RGB:u4|rBlue[6]                                                                                                                         ; GaussianFilter:u10|tmp2[1] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.453      ; 7.919      ;
; 2.937 ; RAW2RGB:u4|rGreen[6]                                                                                                                        ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.743      ; 8.210      ;
; 2.941 ; RAW2RGB:u4|rRed[1]                                                                                                                          ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.625      ; 8.096      ;
; 2.946 ; RAW2RGB:u4|rGreen[4]                                                                                                                        ; GaussianFilter:u10|tmp2[1] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.579      ; 8.055      ;
; 2.949 ; RAW2RGB:u4|rGreen[3]                                                                                                                        ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.730      ; 8.209      ;
; 2.950 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a38 ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.661      ; 8.141      ;
; 2.954 ; GaussianFilter:u10|tmp_pix[1][9]                                                                                                            ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.599      ; 8.083      ;
; 2.956 ; RAW2RGB:u4|rGreen[2]                                                                                                                        ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.720      ; 8.206      ;
; 2.958 ; RAW2RGB:u4|rBlue[2]                                                                                                                         ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.578      ; 8.066      ;
; 2.962 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a43 ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.699      ; 8.191      ;
; 2.963 ; RAW2RGB:u4|rGreen[6]                                                                                                                        ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.744      ; 8.237      ;
; 2.973 ; GaussianFilter:u10|tmp_pix[3][1]                                                                                                            ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.612      ; 8.115      ;
; 2.975 ; RAW2RGB:u4|rGreen[10]                                                                                                                       ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 6.414      ; 8.919      ;
; 2.977 ; RAW2RGB:u4|rBlue[6]                                                                                                                         ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.625      ; 8.132      ;
; 2.981 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a38 ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.660      ; 8.171      ;
; 2.981 ; RAW2RGB:u4|rBlue[7]                                                                                                                         ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.626      ; 8.137      ;
; 2.984 ; GaussianFilter:u10|tmp_pix[1][10]                                                                                                           ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.646      ; 8.160      ;
; 2.985 ; GaussianFilter:u10|tmp_pix[3][3]                                                                                                            ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.581      ; 8.096      ;
; 2.985 ; RAW2RGB:u4|rBlue[3]                                                                                                                         ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.578      ; 8.093      ;
; 2.986 ; RAW2RGB:u4|rRed[7]                                                                                                                          ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.590      ; 8.106      ;
; 2.994 ; RAW2RGB:u4|rGreen[2]                                                                                                                        ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.721      ; 8.245      ;
; 2.997 ; RAW2RGB:u4|rGreen[5]                                                                                                                        ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.744      ; 8.271      ;
; 3.004 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a40 ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.661      ; 8.195      ;
; 3.007 ; GaussianFilter:u10|tmp_pix[0][9]                                                                                                            ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.613      ; 8.150      ;
; 3.018 ; GaussianFilter:u10|tmp_pix[3][0]                                                                                                            ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.581      ; 8.129      ;
; 3.018 ; RAW2RGB:u4|rBlue[0]                                                                                                                         ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.578      ; 8.126      ;
; 3.020 ; RAW2RGB:u4|rRed[1]                                                                                                                          ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.626      ; 8.176      ;
; 3.020 ; RAW2RGB:u4|rRed[7]                                                                                                                          ; GaussianFilter:u10|tmp2[1] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.417      ; 7.967      ;
; 3.020 ; RAW2RGB:u4|rGreen[3]                                                                                                                        ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.730      ; 8.280      ;
; 3.021 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.661      ; 8.212      ;
; 3.028 ; RAW2RGB:u4|rBlue[7]                                                                                                                         ; GaussianFilter:u10|tmp2[3] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.422      ; 7.980      ;
; 3.028 ; RAW2RGB:u4|rGreen[7]                                                                                                                        ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.666      ; 8.224      ;
; 3.035 ; RAW2RGB:u4|rRed[2]                                                                                                                          ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.595      ; 8.160      ;
; 3.040 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[9] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.450      ; 8.020      ;
; 3.041 ; RAW2RGB:u4|rRed[6]                                                                                                                          ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.587      ; 8.158      ;
; 3.043 ; GaussianFilter:u10|tmp_pix[0][3]                                                                                                            ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.612      ; 8.185      ;
; 3.044 ; RAW2RGB:u4|rGreen[5]                                                                                                                        ; GaussianFilter:u10|tmp2[1] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.571      ; 8.145      ;
; 3.045 ; RAW2RGB:u4|rGreen[8]                                                                                                                        ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.674      ; 8.249      ;
; 3.046 ; RAW2RGB:u4|rGreen[8]                                                                                                                        ; GaussianFilter:u10|tmp2[1] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.501      ; 8.077      ;
; 3.048 ; RAW2RGB:u4|rRed[10]                                                                                                                         ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 6.094      ; 8.672      ;
; 3.050 ; GaussianFilter:u10|tmp_pix[3][1]                                                                                                            ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.611      ; 8.191      ;
; 3.053 ; RAW2RGB:u4|rBlue[2]                                                                                                                         ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.579      ; 8.162      ;
; 3.055 ; RAW2RGB:u4|rBlue[3]                                                                                                                         ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.579      ; 8.164      ;
; 3.055 ; RAW2RGB:u4|rBlue[6]                                                                                                                         ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.626      ; 8.211      ;
; 3.056 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[6] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.637      ; 8.223      ;
; 3.067 ; RAW2RGB:u4|rRed[3]                                                                                                                          ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.588      ; 8.185      ;
; 3.067 ; RAW2RGB:u4|rGreen[3]                                                                                                                        ; GaussianFilter:u10|tmp2[1] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.557      ; 8.154      ;
; 3.069 ; RAW2RGB:u4|rRed[1]                                                                                                                          ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.626      ; 8.225      ;
; 3.070 ; GaussianFilter:u10|tmp_pix[3][0]                                                                                                            ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.580      ; 8.180      ;
; 3.073 ; GaussianFilter:u10|tmp_pix[1][10]                                                                                                           ; GaussianFilter:u10|tmp2[6] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.622      ; 8.225      ;
; 3.074 ; GaussianFilter:u10|tmp_pix[0][7]                                                                                                            ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.613      ; 8.217      ;
; 3.075 ; RAW2RGB:u4|rRed[4]                                                                                                                          ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.589      ; 8.194      ;
; 3.076 ; RAW2RGB:u4|rBlue[0]                                                                                                                         ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.579      ; 8.185      ;
; 3.078 ; GaussianFilter:u10|tmp_pix[4][8]                                                                                                            ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.616      ; 8.224      ;
; 3.082 ; GaussianFilter:u10|tmp_pix[0][5]                                                                                                            ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.613      ; 8.225      ;
; 3.082 ; RAW2RGB:u4|rBlue[9]                                                                                                                         ; GaussianFilter:u10|tmp2[3] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.429      ; 8.041      ;
; 3.085 ; RAW2RGB:u4|rRed[0]                                                                                                                          ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.720      ; 8.335      ;
; 3.087 ; RAW2RGB:u4|rBlue[4]                                                                                                                         ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.626      ; 8.243      ;
; 3.093 ; RAW2RGB:u4|rBlue[5]                                                                                                                         ; GaussianFilter:u10|tmp2[1] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.453      ; 8.076      ;
; 3.096 ; GaussianFilter:u10|tmp_pix[0][9]                                                                                                            ; GaussianFilter:u10|tmp2[6] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.589      ; 8.215      ;
; 3.103 ; RAW2RGB:u4|rGreen[2]                                                                                                                        ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.721      ; 8.354      ;
; 3.104 ; GaussianFilter:u10|tmp_pix[0][8]                                                                                                            ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.613      ; 8.247      ;
; 3.108 ; RAW2RGB:u4|rRed[9]                                                                                                                          ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 6.094      ; 8.732      ;
; 3.111 ; RAW2RGB:u4|rGreen[1]                                                                                                                        ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.720      ; 8.361      ;
; 3.113 ; RAW2RGB:u4|rGreen[6]                                                                                                                        ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.744      ; 8.387      ;
; 3.113 ; GaussianFilter:u10|tmp_pix[1][8]                                                                                                            ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.646      ; 8.289      ;
; 3.113 ; RAW2RGB:u4|rRed[6]                                                                                                                          ; GaussianFilter:u10|tmp2[1] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.415      ; 8.058      ;
; 3.114 ; RAW2RGB:u4|rRed[2]                                                                                                                          ; GaussianFilter:u10|tmp2[2] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.596      ; 8.240      ;
; 3.115 ; RAW2RGB:u4|rBlue[8]                                                                                                                         ; GaussianFilter:u10|tmp2[4] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.432      ; 8.077      ;
; 3.116 ; RAW2RGB:u4|rBlue[2]                                                                                                                         ; GaussianFilter:u10|tmp2[7] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.579      ; 8.225      ;
; 3.116 ; RAW2RGB:u4|rBlue[1]                                                                                                                         ; GaussianFilter:u10|tmp2[0] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.628      ; 8.274      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                               ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.282     ; 3.333      ;
; -4.166 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.311     ; 3.303      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.901     ; 3.301      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.899     ; 3.303      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.899     ; 3.303      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.891     ; 3.311      ;
; -3.754 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.899     ; 3.303      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.333      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.334      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.334      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.334      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.334      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.334      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.334      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.334      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.334      ;
; -3.724 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.334      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.916     ; 3.811      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.911     ; 3.816      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.911     ; 3.816      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.911     ; 3.816      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.911     ; 3.816      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.911     ; 3.816      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.911     ; 3.816      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.911     ; 3.816      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.911     ; 3.816      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.911     ; 3.816      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.911     ; 3.816      ;
; -1.855 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.911     ; 3.816      ;
; -1.780 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.910     ; 3.858      ;
; -1.779 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.905     ; 3.862      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.200     ; 3.380      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.200     ; 3.380      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.200     ; 3.380      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.200     ; 3.380      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.200     ; 3.380      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.200     ; 3.380      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.200     ; 3.380      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.200     ; 3.380      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.200     ; 3.380      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.200     ; 3.380      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.200     ; 3.380      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.201     ; 3.379      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.201     ; 3.379      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.201     ; 3.379      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.201     ; 3.379      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.200     ; 3.380      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.201     ; 3.379      ;
; -1.632 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.201     ; 3.379      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -3.627 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.725     ; 3.390      ;
; -2.922 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.094     ; 3.316      ;
; -2.922 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.094     ; 3.316      ;
; -2.922 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.094     ; 3.316      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.890 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.031     ; 3.347      ;
; -2.683 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.201      ; 3.372      ;
; -2.683 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.201      ; 3.372      ;
; -2.683 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.201      ; 3.372      ;
; -2.683 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.201      ; 3.372      ;
; -2.683 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.201      ; 3.372      ;
; -2.608 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.256      ; 3.352      ;
; -2.266 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.582      ; 3.336      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.221 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.615      ; 3.324      ;
; -2.219 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.655      ; 3.362      ;
; -2.219 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.655      ; 3.362      ;
; -2.219 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.655      ; 3.362      ;
; -2.219 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.655      ; 3.362      ;
; -2.219 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.655      ; 3.362      ;
; -2.219 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.655      ; 3.362      ;
; -2.219 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.655      ; 3.362      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.186 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.656      ; 3.330      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -2.027 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.333      ; 3.348      ;
; -1.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.360      ; 3.344      ;
; -1.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.360      ; 3.344      ;
; -1.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.360      ; 3.344      ;
; -1.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.360      ; 3.344      ;
; -1.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.360      ; 3.344      ;
; -1.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.360      ; 3.344      ;
; -1.996 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.360      ; 3.344      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                      ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -3.101 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.250      ; 4.339      ;
; -3.101 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.250      ; 4.339      ;
; -3.090 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.250      ; 4.328      ;
; -3.081 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.250      ; 4.319      ;
; -3.043 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.279      ;
; -3.022 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.242      ; 4.252      ;
; -3.022 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.242      ; 4.252      ;
; -3.017 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.242      ; 4.247      ;
; -3.015 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.250      ; 4.253      ;
; -3.011 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.242      ; 4.241      ;
; -3.004 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.235      ;
; -3.004 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.235      ;
; -3.004 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.235      ;
; -3.004 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.235      ;
; -3.004 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.235      ;
; -3.004 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.235      ;
; -2.998 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.229      ;
; -2.998 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.229      ;
; -2.998 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.229      ;
; -2.993 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.224      ;
; -2.993 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.224      ;
; -2.993 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.224      ;
; -2.984 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.250      ; 4.222      ;
; -2.964 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.240      ; 4.192      ;
; -2.946 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.241      ; 4.175      ;
; -2.946 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.241      ; 4.175      ;
; -2.946 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.241      ; 4.175      ;
; -2.938 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.242      ; 4.168      ;
; -2.932 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.244      ; 4.164      ;
; -2.932 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.244      ; 4.164      ;
; -2.919 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.150      ;
; -2.919 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.150      ;
; -2.919 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.150      ;
; -2.911 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.244      ; 4.143      ;
; -2.911 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.244      ; 4.143      ;
; -2.911 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.244      ; 4.143      ;
; -2.911 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.244      ; 4.143      ;
; -2.905 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.242      ; 4.135      ;
; -2.900 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.244      ; 4.132      ;
; -2.900 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.244      ; 4.132      ;
; -2.887 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.118      ;
; -2.887 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.118      ;
; -2.887 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 4.118      ;
; -2.878 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.226      ; 4.092      ;
; -2.878 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.114      ;
; -2.877 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.113      ;
; -2.866 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.102      ;
; -2.861 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.250      ; 4.099      ;
; -2.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.244      ; 4.085      ;
; -2.853 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.244      ; 4.085      ;
; -2.853 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.242      ; 4.083      ;
; -2.853 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.242      ; 4.083      ;
; -2.850 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.250      ; 4.088      ;
; -2.823 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.250      ; 4.061      ;
; -2.814 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.020      ;
; -2.799 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.240      ; 4.027      ;
; -2.798 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.240      ; 4.026      ;
; -2.795 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 4.002      ;
; -2.795 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 4.002      ;
; -2.795 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 4.002      ;
; -2.794 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.244      ; 4.026      ;
; -2.794 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.244      ; 4.026      ;
; -2.787 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.240      ; 4.015      ;
; -2.782 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.242      ; 4.012      ;
; -2.781 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.241      ; 4.010      ;
; -2.781 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.241      ; 4.010      ;
; -2.781 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.241      ; 4.010      ;
; -2.780 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.241      ; 4.009      ;
; -2.780 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.241      ; 4.009      ;
; -2.780 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.241      ; 4.009      ;
; -2.774 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.010      ;
; -2.773 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 4.009      ;
; -2.771 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.242      ; 4.001      ;
; -2.769 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.241      ; 3.998      ;
; -2.769 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.241      ; 3.998      ;
; -2.769 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.241      ; 3.998      ;
; -2.764 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 3.995      ;
; -2.764 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 3.995      ;
; -2.764 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 3.995      ;
; -2.763 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 3.999      ;
; -2.760 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.248      ; 3.996      ;
; -2.755 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.250      ; 3.993      ;
; -2.753 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 3.984      ;
; -2.753 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 3.984      ;
; -2.753 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.243      ; 3.984      ;
; -2.744 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.242      ; 3.974      ;
; -2.742 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.250      ; 3.980      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
; -2.737 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.246      ; 3.971      ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'RAW2RGB:u4|dval_ctrl'                                                                                  ;
+--------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                 ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+
; -2.383 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|dval_ctrl_en ; CLOCK2_50    ; RAW2RGB:u4|dval_ctrl ; 1.000        ; -1.941     ; 1.440      ;
+--------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.793      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.937     ; 3.789      ;
; 3.222 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 3.838      ;
; 3.222 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.931     ; 3.835      ;
; 3.367 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 3.381      ;
; 3.367 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.200     ; 3.381      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 3.370      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 3.370      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 3.370      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 3.370      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 3.370      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 3.370      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.371      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.210     ; 3.370      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.208     ; 3.372      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.208     ; 3.372      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.371      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.371      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.208     ; 3.372      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.208     ; 3.372      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.208     ; 3.372      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.208     ; 3.372      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
; 3.368 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 3.373      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.186 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.741      ;
; 15.211 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.716      ;
; 15.211 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.716      ;
; 15.222 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.705      ;
; 15.265 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.662      ;
; 15.269 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.656      ;
; 15.328 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.599      ;
; 15.365 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.119     ; 4.514      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.419 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.503      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.499      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.430 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.492      ;
; 15.434 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.491      ;
; 15.435 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.490      ;
; 15.446 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.479      ;
; 15.451 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.476      ;
; 15.462 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.465      ;
; 15.462 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.465      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.477 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.443      ;
; 15.502 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.420      ;
; 15.502 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.420      ;
; 15.502 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.420      ;
; 15.502 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.420      ;
; 15.502 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.420      ;
; 15.502 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.420      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'D5M_PIXLCLK'                                                                                   ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.808 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.763      ; 1.787      ;
; 0.808 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.763      ; 1.787      ;
; 0.808 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.763      ; 1.787      ;
; 0.808 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.763      ; 1.787      ;
; 0.808 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[7]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.763      ; 1.787      ;
; 0.808 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.763      ; 1.787      ;
; 0.808 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.763      ; 1.787      ;
; 0.808 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.763      ; 1.787      ;
; 0.808 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rDval         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.763      ; 1.787      ;
; 0.836 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[8]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.755      ; 1.807      ;
; 0.852 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[6]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.845      ; 1.913      ;
; 1.020 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.707      ; 1.943      ;
; 1.020 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[0]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.707      ; 1.943      ;
; 1.020 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[2]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.707      ; 1.943      ;
; 1.020 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.707      ; 1.943      ;
; 1.020 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.707      ; 1.943      ;
; 1.020 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[1]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.707      ; 1.943      ;
; 1.020 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.707      ; 1.943      ;
; 1.020 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.707      ; 1.943      ;
; 1.020 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.707      ; 1.943      ;
; 1.020 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.707      ; 1.943      ;
; 1.024 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[9]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.782      ; 2.022      ;
; 1.046 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[9]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.798      ; 2.060      ;
; 1.046 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[8]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.798      ; 2.060      ;
; 1.054 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[7]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.843      ; 2.113      ;
; 1.054 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[5]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.843      ; 2.113      ;
; 1.077 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[2]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.837      ; 2.130      ;
; 1.095 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[7]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.805      ; 2.116      ;
; 1.095 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[6]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.805      ; 2.116      ;
; 1.095 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[5]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.805      ; 2.116      ;
; 1.095 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[4]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.805      ; 2.116      ;
; 1.095 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[1]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.805      ; 2.116      ;
; 1.138 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.810      ; 2.164      ;
; 1.138 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.810      ; 2.164      ;
; 1.176 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.679      ; 2.071      ;
; 1.176 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[9]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.679      ; 2.071      ;
; 1.176 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.679      ; 2.071      ;
; 1.176 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.679      ; 2.071      ;
; 1.176 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[10] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.679      ; 2.071      ;
; 1.176 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[9]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.679      ; 2.071      ;
; 1.176 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.679      ; 2.071      ;
; 1.176 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.679      ; 2.071      ;
; 1.176 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.679      ; 2.071      ;
; 1.176 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.679      ; 2.071      ;
; 1.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.685      ; 2.079      ;
; 1.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.685      ; 2.079      ;
; 1.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.685      ; 2.079      ;
; 1.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[5]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.685      ; 2.079      ;
; 1.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[5]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.685      ; 2.079      ;
; 1.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.685      ; 2.079      ;
; 1.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.685      ; 2.079      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.696      ; 2.107      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.696      ; 2.107      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[10] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[9]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[5]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.696      ; 2.107      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.696      ; 2.107      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.696      ; 2.107      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.696      ; 2.107      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.696      ; 2.107      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.696      ; 2.107      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.696      ; 2.107      ;
; 1.195 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.695      ; 2.106      ;
; 1.264 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[4]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.674      ; 2.154      ;
; 1.266 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|dval_ctrl     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.068      ; 1.550      ;
; 1.269 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|oDval         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.901      ; 2.386      ;
; 1.287 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[11]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.855      ; 2.358      ;
; 1.287 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[10]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.855      ; 2.358      ;
; 1.287 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[3]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.855      ; 2.358      ;
; 1.287 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[2]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.855      ; 2.358      ;
; 1.287 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[0]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.855      ; 2.358      ;
; 1.298 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[3]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.697      ; 2.211      ;
; 1.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[4]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.843      ; 2.381      ;
; 1.322 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[3]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.843      ; 2.381      ;
; 1.335 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[1]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.802      ; 2.353      ;
; 1.381 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[10]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.318      ; 1.915      ;
; 1.381 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[9]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.318      ; 1.915      ;
; 1.381 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[8]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.318      ; 1.915      ;
; 1.381 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[5]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.318      ; 1.915      ;
; 1.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[6]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.682      ; 2.297      ;
; 1.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[5]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.682      ; 2.297      ;
; 1.538 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[10] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.651      ; 2.405      ;
; 1.538 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[9]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.651      ; 2.405      ;
; 1.538 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.651      ; 2.405      ;
; 1.538 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.651      ; 2.405      ;
; 1.538 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.651      ; 2.405      ;
; 1.538 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.651      ; 2.405      ;
; 1.538 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.651      ; 2.405      ;
; 1.538 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.651      ; 2.405      ;
; 1.538 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.651      ; 2.405      ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                               ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 2.004 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.936      ; 3.156      ;
; 2.068 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.938      ; 3.222      ;
; 2.079 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.928      ; 3.223      ;
; 2.088 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.936      ; 3.240      ;
; 2.090 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.936      ; 3.242      ;
; 2.109 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.928      ; 3.253      ;
; 2.128 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.936      ; 3.280      ;
; 2.206 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.938      ; 3.360      ;
; 2.211 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.936      ; 3.363      ;
; 2.213 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.936      ; 3.365      ;
; 2.213 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.936      ; 3.365      ;
; 2.216 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.938      ; 3.370      ;
; 2.217 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.936      ; 3.369      ;
; 2.251 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.938      ; 3.405      ;
; 2.277 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.938      ; 3.431      ;
; 2.281 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.938      ; 3.435      ;
; 2.299 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.936      ; 3.451      ;
; 2.300 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.936      ; 3.452      ;
; 2.303 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.936      ; 3.455      ;
; 2.320 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.939      ; 3.475      ;
; 2.354 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.915      ; 3.485      ;
; 2.374 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.940      ; 3.530      ;
; 2.376 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.938      ; 3.530      ;
; 2.384 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.941      ; 3.541      ;
; 2.401 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.931      ; 3.548      ;
; 2.404 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.939      ; 3.559      ;
; 2.406 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.939      ; 3.561      ;
; 2.409 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.135      ;
; 2.409 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.135      ;
; 2.409 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.135      ;
; 2.409 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.135      ;
; 2.409 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.135      ;
; 2.425 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.931      ; 3.572      ;
; 2.437 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.162      ;
; 2.437 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.162      ;
; 2.437 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.162      ;
; 2.437 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.162      ;
; 2.437 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.162      ;
; 2.437 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.162      ;
; 2.437 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.162      ;
; 2.437 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.162      ;
; 2.437 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.162      ;
; 2.438 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.942      ; 3.596      ;
; 2.444 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.939      ; 3.599      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.940      ; 3.614      ;
; 2.460 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.940      ; 3.616      ;
; 2.461 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.932      ; 3.609      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.936      ; 3.624      ;
; 2.473 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.512      ; 3.201      ;
; 2.473 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.512      ; 3.201      ;
; 2.473 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.512      ; 3.201      ;
; 2.473 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.512      ; 3.201      ;
; 2.473 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.512      ; 3.201      ;
; 2.479 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.932      ; 3.627      ;
; 2.486 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.502      ; 3.204      ;
; 2.486 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.502      ; 3.204      ;
; 2.486 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.502      ; 3.204      ;
; 2.486 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.502      ; 3.204      ;
; 2.486 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.502      ; 3.204      ;
; 2.493 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.219      ;
; 2.493 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.219      ;
; 2.493 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.219      ;
; 2.493 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.219      ;
; 2.493 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.219      ;
; 2.495 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.221      ;
; 2.495 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.221      ;
; 2.495 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.221      ;
; 2.495 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.221      ;
; 2.495 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 3.221      ;
; 2.498 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.940      ; 3.654      ;
; 2.499 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.938      ; 3.653      ;
; 2.501 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 3.228      ;
; 2.501 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 3.228      ;
; 2.501 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 3.228      ;
; 2.501 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 3.228      ;
; 2.501 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 3.228      ;
; 2.501 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 3.228      ;
; 2.501 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 3.228      ;
; 2.501 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 3.228      ;
; 2.501 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.511      ; 3.228      ;
; 2.512 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.938      ; 3.666      ;
; 2.514 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.502      ; 3.232      ;
; 2.514 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.502      ; 3.232      ;
; 2.514 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.502      ; 3.232      ;
; 2.514 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.502      ; 3.232      ;
; 2.514 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.502      ; 3.232      ;
; 2.519 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.501      ; 3.236      ;
; 2.519 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.501      ; 3.236      ;
; 2.519 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.501      ; 3.236      ;
; 2.519 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.501      ; 3.236      ;
; 2.519 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.501      ; 3.236      ;
; 2.519 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.501      ; 3.236      ;
; 2.519 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.501      ; 3.236      ;
; 2.519 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.501      ; 3.236      ;
; 2.519 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.501      ; 3.236      ;
; 2.521 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.246      ;
; 2.521 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.246      ;
; 2.521 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.246      ;
; 2.521 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.246      ;
; 2.521 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.509      ; 3.246      ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.502 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 3.180      ;
; 2.502 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 3.180      ;
; 2.502 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 3.180      ;
; 2.502 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 3.180      ;
; 2.502 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.492      ; 3.180      ;
; 2.902 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.180      ;
; 2.902 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.180      ;
; 2.902 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.180      ;
; 2.902 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.092      ; 3.180      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.172      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.172      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.172      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.172      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.172      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.172      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.172      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.172      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.172      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.172      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.172      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.083      ; 3.172      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 3.170      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.174      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.174      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.174      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.174      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.174      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.174      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.174      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.174      ;
; 2.903 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 3.174      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.414 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.682      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.478 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 3.748      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.487 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.747      ;
; 3.498 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.766      ;
; 3.498 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.766      ;
; 3.498 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.766      ;
; 3.498 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.766      ;
; 3.498 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.766      ;
; 3.498 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.766      ;
; 3.498 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.766      ;
; 3.498 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.766      ;
; 3.498 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 3.766      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'RAW2RGB:u4|dval_ctrl'                                                                                  ;
+-------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                 ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+
; 2.865 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|dval_ctrl_en ; CLOCK2_50    ; RAW2RGB:u4|dval_ctrl ; 0.000        ; -1.769     ; 1.302      ;
+-------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.065 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.170     ; 3.181      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.170     ; 3.183      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.187      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.187      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.187      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.187      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.187      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.187      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.187      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.187      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.181      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.181      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.172     ; 3.181      ;
; 5.067 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.170     ; 3.183      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.188      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.188      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.188      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.188      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.173     ; 3.181      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.173     ; 3.181      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.173     ; 3.181      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.173     ; 3.181      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.173     ; 3.181      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.173     ; 3.181      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.173     ; 3.181      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.173     ; 3.181      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.188      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.188      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.188      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.188      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.173     ; 3.181      ;
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.173     ; 3.181      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.210     ; 3.174      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.210     ; 3.174      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.210     ; 3.174      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.210     ; 3.174      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.210     ; 3.174      ;
; 5.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.181      ;
; 5.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.207     ; 3.181      ;
; 5.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.214     ; 3.175      ;
; 5.104 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.208     ; 3.182      ;
; 5.104 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.208     ; 3.182      ;
; 5.104 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.208     ; 3.182      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.181      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.180      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.180      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.180      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.180      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.180      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.180      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.180      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.180      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.180      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.180      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.181      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.182      ;
; 5.583 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.317     ; 3.588      ;
; 5.583 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.312     ; 3.593      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.316     ; 3.587      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.316     ; 3.587      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.316     ; 3.587      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.316     ; 3.587      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.316     ; 3.587      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.316     ; 3.587      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.316     ; 3.587      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.316     ; 3.587      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.316     ; 3.587      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.316     ; 3.587      ;
; 5.617 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.316     ; 3.587      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.321     ; 3.584      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.321     ; 3.584      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.321     ; 3.584      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.321     ; 3.584      ;
; 5.619 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.321     ; 3.584      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.068 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.175     ; 3.179      ;
; 5.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.211     ; 3.144      ;
; 5.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.211     ; 3.144      ;
; 5.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.211     ; 3.144      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 3.187      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.203     ; 3.181      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.203     ; 3.181      ;
; 5.098 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.203     ; 3.181      ;
; 5.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 3.164      ;
; 5.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 3.164      ;
; 5.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 3.164      ;
; 5.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 3.164      ;
; 5.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 3.164      ;
; 5.103 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.225     ; 3.164      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.188      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.188      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.188      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.596     ; 3.188      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.498 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.598     ; 3.186      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.176      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.176      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.176      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.176      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.176      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.176      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.176      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.176      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.173      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.176      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.174      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.174      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.173      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.173      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.174      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.174      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.174      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.174      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.176      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.176      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.176      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.173      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.173      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.173      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.173      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.173      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.173      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.175      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.174      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.173      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.174      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.174      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.164      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.164      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.164      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.164      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.164      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.164      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.164      ;
; 5.499 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.164      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 22.01 MHz  ; 22.01 MHz       ; D5M_PIXLCLK                                    ;      ;
; 105.06 MHz ; 105.06 MHz      ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 136.61 MHz ; 136.61 MHz      ; CLOCK2_50                                      ;      ;
; 147.1 MHz  ; 147.1 MHz       ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 171.12 MHz ; 171.12 MHz      ; SW[5]                                          ;      ;
; 213.68 MHz ; 213.68 MHz      ; SW[4]                                          ;      ;
; 289.86 MHz ; 289.86 MHz      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[5]                                          ; -48.347 ; -1788.326     ;
; D5M_PIXLCLK                                    ; -44.440 ; -3972.361     ;
; SW[2]                                          ; -18.646 ; -216.632      ;
; SW[4]                                          ; -6.522  ; -174.958      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; -3.034  ; -180.578      ;
; CLOCK2_50                                      ; -1.173  ; -1.173        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.295   ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 7.741   ; 0.000         ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; D5M_PIXLCLK                                    ; -0.939 ; -6.452        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.309  ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; 0.337  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.337  ; 0.000         ;
; CLOCK2_50                                      ; 0.340  ; 0.000         ;
; SW[4]                                          ; 1.120  ; 0.000         ;
; SW[5]                                          ; 1.685  ; 0.000         ;
; SW[2]                                          ; 2.595  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -3.406 ; -252.928      ;
; D5M_PIXLCLK                                    ; -3.164 ; -404.984      ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; -2.758 ; -59.326       ;
; RAW2RGB:u4|dval_ctrl                           ; -2.034 ; -2.034        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.925  ; 0.000         ;
; CLOCK2_50                                      ; 15.571 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; D5M_PIXLCLK                                    ; 0.631 ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; 1.840 ; 0.000         ;
; CLOCK2_50                                      ; 2.234 ; 0.000         ;
; RAW2RGB:u4|dval_ctrl                           ; 2.576 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 4.451 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.454 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; D5M_PIXLCLK                                    ; -3.000 ; -1270.332     ;
; SW[2]                                          ; -3.000 ; -3.000        ;
; SW[4]                                          ; -3.000 ; -3.000        ;
; SW[5]                                          ; -3.000 ; -3.000        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; -1.285 ; -92.520       ;
; RAW2RGB:u4|dval_ctrl                           ; -1.285 ; -1.285        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.682  ; 0.000         ;
; CLOCK2_50                                      ; 9.692  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.180 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[5]'                                                                                                ;
+---------+-----------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -48.347 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.888      ; 50.855     ;
; -48.309 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.920      ; 50.910     ;
; -48.292 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.922      ; 50.896     ;
; -48.272 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.888      ; 50.780     ;
; -48.249 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.884      ; 50.809     ;
; -48.242 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.886      ; 50.811     ;
; -48.234 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.920      ; 50.835     ;
; -48.217 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.922      ; 50.821     ;
; -48.204 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.061      ; 50.829     ;
; -48.178 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.580      ; 50.378     ;
; -48.174 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.884      ; 50.734     ;
; -48.167 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.886      ; 50.736     ;
; -48.140 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.012      ; 50.986     ;
; -48.140 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.612      ; 50.433     ;
; -48.129 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.061      ; 50.754     ;
; -48.123 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.614      ; 50.419     ;
; -48.122 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.888      ; 50.697     ;
; -48.101 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.922      ; 50.852     ;
; -48.080 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.576      ; 50.332     ;
; -48.073 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.578      ; 50.334     ;
; -48.066 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.577      ; 50.263     ;
; -48.065 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.012      ; 50.911     ;
; -48.047 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.888      ; 50.622     ;
; -48.035 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.753      ; 50.352     ;
; -48.030 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.004      ; 50.875     ;
; -48.028 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.058      ; 50.919     ;
; -48.028 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.609      ; 50.318     ;
; -48.026 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.922      ; 50.777     ;
; -48.016 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.922      ; 50.766     ;
; -48.011 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.611      ; 50.304     ;
; -47.986 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.888      ; 50.494     ;
; -47.978 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.885      ; 50.691     ;
; -47.971 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.704      ; 50.509     ;
; -47.968 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.573      ; 50.217     ;
; -47.961 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.575      ; 50.219     ;
; -47.955 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.004      ; 50.800     ;
; -47.953 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.580      ; 50.220     ;
; -47.953 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.058      ; 50.844     ;
; -47.948 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.920      ; 50.549     ;
; -47.942 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.922      ; 50.694     ;
; -47.941 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.922      ; 50.691     ;
; -47.932 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.614      ; 50.375     ;
; -47.931 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.012      ; 50.777     ;
; -47.931 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.922      ; 50.535     ;
; -47.923 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.750      ; 50.237     ;
; -47.903 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.885      ; 50.616     ;
; -47.888 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.884      ; 50.448     ;
; -47.881 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.886      ; 50.450     ;
; -47.867 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.922      ; 50.619     ;
; -47.861 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.696      ; 50.398     ;
; -47.859 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.750      ; 50.442     ;
; -47.859 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.701      ; 50.394     ;
; -47.856 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.012      ; 50.702     ;
; -47.847 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[2]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.886      ; 50.562     ;
; -47.847 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.614      ; 50.289     ;
; -47.843 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.061      ; 50.468     ;
; -47.841 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.577      ; 50.105     ;
; -47.829 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.580      ; 50.029     ;
; -47.820 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.611      ; 50.260     ;
; -47.809 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.577      ; 50.214     ;
; -47.807 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.886      ; 50.372     ;
; -47.791 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.612      ; 50.084     ;
; -47.779 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.012      ; 50.625     ;
; -47.774 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.614      ; 50.070     ;
; -47.773 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.614      ; 50.217     ;
; -47.772 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[2]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.886      ; 50.487     ;
; -47.762 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.704      ; 50.300     ;
; -47.761 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.888      ; 50.336     ;
; -47.749 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.693      ; 50.283     ;
; -47.747 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.747      ; 50.327     ;
; -47.740 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.922      ; 50.491     ;
; -47.738 ; RAW2RGB:u4|rBlue[11]  ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.084      ; 49.442     ;
; -47.735 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.611      ; 50.174     ;
; -47.732 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.886      ; 50.297     ;
; -47.731 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.576      ; 49.983     ;
; -47.724 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.578      ; 49.985     ;
; -47.700 ; RAW2RGB:u4|rBlue[11]  ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.116      ; 49.497     ;
; -47.697 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.574      ; 50.099     ;
; -47.686 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.753      ; 50.003     ;
; -47.683 ; RAW2RGB:u4|rBlue[11]  ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.118      ; 49.483     ;
; -47.682 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.924      ; 50.282     ;
; -47.678 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[2]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.578      ; 50.085     ;
; -47.669 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.004      ; 50.514     ;
; -47.667 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 3.058      ; 50.558     ;
; -47.661 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.611      ; 50.102     ;
; -47.655 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.922      ; 50.405     ;
; -47.650 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.701      ; 50.185     ;
; -47.640 ; RAW2RGB:u4|rBlue[11]  ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.080      ; 49.396     ;
; -47.638 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.898      ; 50.213     ;
; -47.638 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.578      ; 49.895     ;
; -47.638 ; RAW2RGB:u4|rBlue[10]  ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.084      ; 49.342     ;
; -47.633 ; RAW2RGB:u4|rBlue[11]  ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.082      ; 49.398     ;
; -47.622 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.704      ; 50.160     ;
; -47.617 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.885      ; 50.330     ;
; -47.607 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.924      ; 50.207     ;
; -47.604 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.580      ; 49.871     ;
; -47.600 ; RAW2RGB:u4|rBlue[10]  ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.116      ; 49.397     ;
; -47.595 ; RAW2RGB:u4|rBlue[11]  ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.257      ; 49.416     ;
; -47.583 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.614      ; 50.026     ;
; -47.583 ; RAW2RGB:u4|rBlue[10]  ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.118      ; 49.383     ;
+---------+-----------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'D5M_PIXLCLK'                                                                                       ;
+---------+-----------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -44.440 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 45.001     ;
; -44.439 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 45.000     ;
; -44.380 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.972     ;
; -44.379 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.971     ;
; -44.365 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 44.926     ;
; -44.364 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 44.925     ;
; -44.305 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.897     ;
; -44.304 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.896     ;
; -44.271 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.766     ; 44.524     ;
; -44.270 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.766     ; 44.523     ;
; -44.211 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.735     ; 44.495     ;
; -44.210 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.735     ; 44.494     ;
; -44.159 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.769     ; 44.409     ;
; -44.158 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.769     ; 44.408     ;
; -44.099 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.738     ; 44.380     ;
; -44.098 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.738     ; 44.379     ;
; -44.079 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 44.640     ;
; -44.078 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 44.639     ;
; -44.073 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.665     ;
; -44.069 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.661     ;
; -44.051 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.643     ;
; -44.046 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.638     ;
; -44.019 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.611     ;
; -44.018 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.610     ;
; -43.998 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.590     ;
; -43.994 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.586     ;
; -43.976 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.568     ;
; -43.971 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.563     ;
; -43.943 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.382     ; 44.580     ;
; -43.941 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.382     ; 44.578     ;
; -43.924 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.347     ; 44.596     ;
; -43.923 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.347     ; 44.595     ;
; -43.922 ; RAW2RGB:u4|rRed[9]    ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.766     ; 44.175     ;
; -43.921 ; RAW2RGB:u4|rRed[9]    ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.766     ; 44.174     ;
; -43.904 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.735     ; 44.188     ;
; -43.900 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.735     ; 44.184     ;
; -43.882 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.735     ; 44.166     ;
; -43.877 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.735     ; 44.161     ;
; -43.868 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.382     ; 44.505     ;
; -43.866 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.382     ; 44.503     ;
; -43.862 ; RAW2RGB:u4|rRed[9]    ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.735     ; 44.146     ;
; -43.861 ; RAW2RGB:u4|rRed[9]    ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.735     ; 44.145     ;
; -43.852 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[9]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.376     ; 44.495     ;
; -43.851 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[9]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.376     ; 44.494     ;
; -43.849 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.347     ; 44.521     ;
; -43.848 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[8]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.376     ; 44.491     ;
; -43.848 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[8]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.376     ; 44.491     ;
; -43.848 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.347     ; 44.520     ;
; -43.831 ; RAW2RGB:u4|rBlue[11]  ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.262     ; 43.588     ;
; -43.830 ; RAW2RGB:u4|rBlue[11]  ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.262     ; 43.587     ;
; -43.812 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[2]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 44.373     ;
; -43.811 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[2]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 44.372     ;
; -43.807 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[6]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.363     ; 44.463     ;
; -43.805 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[6]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.363     ; 44.461     ;
; -43.792 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.738     ; 44.073     ;
; -43.788 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.738     ; 44.069     ;
; -43.777 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[9]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.376     ; 44.420     ;
; -43.776 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[9]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.376     ; 44.419     ;
; -43.774 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.690     ; 44.103     ;
; -43.773 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[8]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.376     ; 44.416     ;
; -43.773 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[8]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.376     ; 44.416     ;
; -43.772 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.690     ; 44.101     ;
; -43.771 ; RAW2RGB:u4|rBlue[11]  ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.231     ; 43.559     ;
; -43.770 ; RAW2RGB:u4|rBlue[11]  ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.231     ; 43.558     ;
; -43.770 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.738     ; 44.051     ;
; -43.765 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.738     ; 44.046     ;
; -43.755 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.655     ; 44.119     ;
; -43.754 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.655     ; 44.118     ;
; -43.737 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[2]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 44.298     ;
; -43.736 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[2]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.458     ; 44.297     ;
; -43.732 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[6]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.363     ; 44.388     ;
; -43.731 ; RAW2RGB:u4|rBlue[10]  ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.262     ; 43.488     ;
; -43.730 ; RAW2RGB:u4|rBlue[10]  ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.262     ; 43.487     ;
; -43.730 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[6]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.363     ; 44.386     ;
; -43.712 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.304     ;
; -43.708 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.300     ;
; -43.690 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.282     ;
; -43.685 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.427     ; 44.277     ;
; -43.683 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[9]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.684     ; 44.018     ;
; -43.682 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[9]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.684     ; 44.017     ;
; -43.679 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[8]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.684     ; 44.014     ;
; -43.679 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[8]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.684     ; 44.014     ;
; -43.671 ; RAW2RGB:u4|rBlue[10]  ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.231     ; 43.459     ;
; -43.670 ; RAW2RGB:u4|rBlue[10]  ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -1.231     ; 43.458     ;
; -43.662 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.693     ; 43.988     ;
; -43.660 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.693     ; 43.986     ;
; -43.643 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[2]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.766     ; 43.896     ;
; -43.643 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.658     ; 44.004     ;
; -43.642 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[2]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.766     ; 43.895     ;
; -43.642 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.658     ; 44.003     ;
; -43.641 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[6]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.674     ; 43.986     ;
; -43.639 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[6]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.674     ; 43.984     ;
; -43.582 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.382     ; 44.219     ;
; -43.580 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.382     ; 44.217     ;
; -43.571 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[9]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.687     ; 43.903     ;
; -43.570 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[9]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.687     ; 43.902     ;
; -43.567 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[8]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.687     ; 43.899     ;
; -43.567 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[8]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.687     ; 43.899     ;
; -43.563 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.347     ; 44.235     ;
; -43.562 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.347     ; 44.234     ;
+---------+-----------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[2]'                                                                                                 ;
+---------+-----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -18.646 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.257      ; 23.448     ;
; -18.571 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.257      ; 23.373     ;
; -18.493 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.241      ; 23.292     ;
; -18.418 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.241      ; 23.217     ;
; -18.353 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.087      ; 23.111     ;
; -18.351 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.949      ; 22.845     ;
; -18.348 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.101      ; 23.113     ;
; -18.294 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.253      ; 23.098     ;
; -18.288 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.933      ; 22.779     ;
; -18.285 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.257      ; 23.087     ;
; -18.278 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.087      ; 23.036     ;
; -18.273 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.101      ; 23.038     ;
; -18.239 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.946      ; 22.730     ;
; -18.219 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.253      ; 23.023     ;
; -18.192 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.091      ; 22.945     ;
; -18.176 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.930      ; 22.664     ;
; -18.164 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.779      ; 22.614     ;
; -18.132 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.241      ; 22.931     ;
; -18.117 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.091      ; 22.870     ;
; -18.053 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.793      ; 22.510     ;
; -18.052 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.776      ; 22.499     ;
; -18.039 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.124      ; 22.983     ;
; -18.002 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.949      ; 22.496     ;
; -17.999 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.945      ; 22.495     ;
; -17.992 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.087      ; 22.750     ;
; -17.987 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.101      ; 22.752     ;
; -17.987 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.783      ; 22.432     ;
; -17.964 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.124      ; 22.908     ;
; -17.941 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.790      ; 22.395     ;
; -17.939 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.933      ; 22.430     ;
; -17.933 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.253      ; 22.737     ;
; -17.887 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.942      ; 22.380     ;
; -17.875 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.780      ; 22.317     ;
; -17.874 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.453      ; 21.872     ;
; -17.863 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.098      ; 22.787     ;
; -17.862 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.437      ; 21.857     ;
; -17.831 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.091      ; 22.584     ;
; -17.815 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.779      ; 22.265     ;
; -17.788 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.098      ; 22.712     ;
; -17.774 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.453      ; 21.772     ;
; -17.762 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.437      ; 21.757     ;
; -17.745 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.283      ; 21.699     ;
; -17.744 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.816      ; 22.380     ;
; -17.704 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.793      ; 22.161     ;
; -17.678 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.124      ; 22.622     ;
; -17.674 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.790      ; 22.290     ;
; -17.650 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.945      ; 22.146     ;
; -17.647 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.274      ; 22.745     ;
; -17.645 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.283      ; 21.599     ;
; -17.638 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.783      ; 22.083     ;
; -17.635 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.274      ; 22.736     ;
; -17.632 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.813      ; 22.265     ;
; -17.627 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.123      ; 22.565     ;
; -17.576 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.297      ; 21.537     ;
; -17.572 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.274      ; 22.670     ;
; -17.562 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.787      ; 22.175     ;
; -17.561 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.287      ; 21.510     ;
; -17.560 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.274      ; 22.661     ;
; -17.552 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.123      ; 22.490     ;
; -17.522 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.449      ; 21.522     ;
; -17.502 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.098      ; 22.426     ;
; -17.495 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.273      ; 22.592     ;
; -17.476 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.297      ; 21.437     ;
; -17.461 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.287      ; 21.410     ;
; -17.458 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.815      ; 22.088     ;
; -17.442 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.966      ; 22.232     ;
; -17.422 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.449      ; 21.422     ;
; -17.420 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.514      ; 21.479     ;
; -17.420 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.273      ; 22.517     ;
; -17.395 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.816      ; 22.031     ;
; -17.346 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.812      ; 21.973     ;
; -17.340 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.966      ; 22.133     ;
; -17.330 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.963      ; 22.117     ;
; -17.325 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.790      ; 21.941     ;
; -17.286 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.274      ; 22.384     ;
; -17.274 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.274      ; 22.375     ;
; -17.268 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.486      ; 21.299     ;
; -17.267 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.498      ; 21.323     ;
; -17.267 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.320      ; 21.407     ;
; -17.266 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.123      ; 22.204     ;
; -17.256 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.470      ; 21.284     ;
; -17.255 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.294      ; 21.375     ;
; -17.228 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.963      ; 22.018     ;
; -17.200 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.965      ; 21.989     ;
; -17.167 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.320      ; 21.307     ;
; -17.155 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.294      ; 21.275     ;
; -17.139 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.316      ; 21.126     ;
; -17.134 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 5.273      ; 22.231     ;
; -17.127 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.344      ; 21.142     ;
; -17.122 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.358      ; 21.144     ;
; -17.109 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.815      ; 21.739     ;
; -17.093 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.966      ; 21.883     ;
; -17.088 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.962      ; 21.874     ;
; -17.068 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.510      ; 21.129     ;
; -17.039 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.319      ; 21.173     ;
; -17.016 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.470      ; 21.310     ;
; -16.991 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.966      ; 21.784     ;
; -16.970 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.330      ; 20.964     ;
; -16.966 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.348      ; 20.976     ;
; -16.955 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 4.320      ; 20.937     ;
+---------+-----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[4]'                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -6.522 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.927      ; 9.131      ;
; -6.506 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.949      ; 9.142      ;
; -6.481 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.927      ; 9.090      ;
; -6.480 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.927      ; 9.089      ;
; -6.440 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.949      ; 9.076      ;
; -6.372 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.925      ; 8.974      ;
; -6.369 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.925      ; 8.971      ;
; -6.367 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.926      ; 8.975      ;
; -6.366 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.049      ; 8.977      ;
; -6.356 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.926      ; 8.963      ;
; -6.353 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.925      ; 9.106      ;
; -6.344 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.926      ; 9.098      ;
; -6.336 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.925      ; 9.089      ;
; -6.330 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.925      ; 8.932      ;
; -6.326 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.926      ; 8.934      ;
; -6.325 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.926      ; 8.933      ;
; -6.315 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.926      ; 8.922      ;
; -6.314 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.926      ; 8.921      ;
; -6.311 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.925      ; 9.064      ;
; -6.278 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.926      ; 9.032      ;
; -6.267 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.927      ; 9.023      ;
; -6.266 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.927      ; 9.022      ;
; -6.264 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.049      ; 8.875      ;
; -6.250 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.948      ; 8.874      ;
; -6.247 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.049      ; 8.858      ;
; -6.235 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.047      ; 9.115      ;
; -6.225 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.926      ; 8.979      ;
; -6.224 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.927      ; 8.980      ;
; -6.200 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.926      ; 8.955      ;
; -6.184 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.948      ; 8.808      ;
; -6.134 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.926      ; 8.889      ;
; -6.133 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.047      ; 9.013      ;
; -6.130 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.948      ; 8.754      ;
; -6.116 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.047      ; 8.996      ;
; -6.080 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.926      ; 8.835      ;
; -6.074 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.970      ; 8.726      ;
; -6.056 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.949      ; 8.688      ;
; -6.055 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.949      ; 8.691      ;
; -6.010 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.949      ; 8.788      ;
; -6.009 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.970      ; 8.661      ;
; -6.004 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.970      ; 8.656      ;
; -5.982 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.092      ; 8.636      ;
; -5.978 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a11 ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.049      ; 8.589      ;
; -5.970 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.970      ; 8.622      ;
; -5.966 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[4]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.948      ; 8.590      ;
; -5.965 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.092      ; 8.619      ;
; -5.952 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.968      ; 8.748      ;
; -5.948 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a11 ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.925      ; 8.701      ;
; -5.944 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.949      ; 8.722      ;
; -5.940 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.970      ; 8.592      ;
; -5.938 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.968      ; 8.583      ;
; -5.935 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.968      ; 8.731      ;
; -5.921 ; SharpeningFilter:u12|tmp_pix[3][2]                                                                                                              ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.294      ; 7.897      ;
; -5.919 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.969      ; 8.570      ;
; -5.908 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.969      ; 8.558      ;
; -5.896 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.092      ; 8.550      ;
; -5.890 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.970      ; 8.542      ;
; -5.889 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.092      ; 8.543      ;
; -5.889 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.968      ; 8.534      ;
; -5.883 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.970      ; 8.682      ;
; -5.869 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a9  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.927      ; 8.478      ;
; -5.866 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.968      ; 8.662      ;
; -5.865 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.969      ; 8.662      ;
; -5.865 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.970      ; 8.664      ;
; -5.861 ; SharpeningFilter:u12|tmp_pix[3][2]                                                                                                              ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.316      ; 7.864      ;
; -5.859 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.968      ; 8.655      ;
; -5.851 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.968      ; 8.496      ;
; -5.851 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.090      ; 8.774      ;
; -5.849 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.969      ; 8.500      ;
; -5.848 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a10 ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.927      ; 8.457      ;
; -5.847 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a11 ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.047      ; 8.727      ;
; -5.846 ; SharpeningFilter:u12|tmp_pix[3][2]                                                                                                              ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.292      ; 7.815      ;
; -5.838 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.969      ; 8.488      ;
; -5.834 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.090      ; 8.757      ;
; -5.825 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a9  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.049      ; 8.436      ;
; -5.822 ; SharpeningFilter:u12|tmp_pix[3][2]                                                                                                              ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.293      ; 7.943      ;
; -5.822 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.949      ; 8.600      ;
; -5.820 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.968      ; 8.465      ;
; -5.820 ; SharpeningFilter:u12|tmp_pix[4][0]                                                                                                              ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.439      ; 7.946      ;
; -5.815 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.969      ; 8.466      ;
; -5.813 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.949      ; 8.445      ;
; -5.810 ; SharpeningFilter:u12|tmp_pix[3][4]                                                                                                              ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.294      ; 7.786      ;
; -5.804 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.969      ; 8.454      ;
; -5.801 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.968      ; 8.597      ;
; -5.796 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.970      ; 8.595      ;
; -5.795 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a9  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.925      ; 8.548      ;
; -5.793 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a10 ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.049      ; 8.404      ;
; -5.790 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.970      ; 8.589      ;
; -5.782 ; SharpeningFilter:u12|tmp_pix[3][11]                                                                                                             ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.294      ; 7.758      ;
; -5.782 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a11 ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.927      ; 8.391      ;
; -5.775 ; SharpeningFilter:u12|tmp_pix[3][2]                                                                                                              ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.293      ; 7.750      ;
; -5.771 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.969      ; 8.421      ;
; -5.770 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.991      ; 8.437      ;
; -5.768 ; SharpeningFilter:u12|tmp_pix[3][1]                                                                                                              ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.294      ; 7.744      ;
; -5.766 ; SharpeningFilter:u12|tmp_pix[3][3]                                                                                                              ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.294      ; 7.742      ;
; -5.765 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.090      ; 8.688      ;
; -5.764 ; SharpeningFilter:u12|tmp_pix[3][2]                                                                                                              ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.293      ; 7.738      ;
; -5.763 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a10 ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.925      ; 8.516      ;
; -5.758 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 3.090      ; 8.681      ;
; -5.757 ; SharpeningFilter:u12|tmp_pix[4][0]                                                                                                              ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.417      ; 7.856      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                   ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -3.034 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.238      ;
; -3.034 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.238      ;
; -3.034 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.238      ;
; -3.034 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.238      ;
; -3.034 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.238      ;
; -3.034 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.238      ;
; -3.034 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.238      ;
; -3.034 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.238      ;
; -3.030 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.234      ;
; -3.030 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.234      ;
; -3.030 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.234      ;
; -3.030 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.234      ;
; -3.030 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.234      ;
; -3.030 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.234      ;
; -3.030 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.234      ;
; -3.030 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.234      ;
; -3.020 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.224      ;
; -3.020 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.224      ;
; -3.020 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.224      ;
; -3.020 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.224      ;
; -3.020 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.224      ;
; -3.020 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.224      ;
; -3.020 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.224      ;
; -3.020 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.224      ;
; -3.008 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.212      ;
; -3.008 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.212      ;
; -3.008 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.212      ;
; -3.008 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.212      ;
; -3.008 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.212      ;
; -3.008 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.212      ;
; -3.008 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.212      ;
; -3.008 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.212      ;
; -2.980 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.184      ;
; -2.980 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.184      ;
; -2.980 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.184      ;
; -2.980 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.184      ;
; -2.980 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.184      ;
; -2.980 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.184      ;
; -2.980 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.184      ;
; -2.980 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.184      ;
; -2.976 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 4.177      ;
; -2.976 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 4.177      ;
; -2.976 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 4.177      ;
; -2.976 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 4.177      ;
; -2.976 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 4.177      ;
; -2.976 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 4.177      ;
; -2.976 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 4.177      ;
; -2.976 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 4.177      ;
; -2.940 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.147      ;
; -2.940 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.147      ;
; -2.940 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.147      ;
; -2.940 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.147      ;
; -2.940 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.147      ;
; -2.940 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.147      ;
; -2.940 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.147      ;
; -2.940 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.147      ;
; -2.936 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.143      ;
; -2.936 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.143      ;
; -2.936 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.143      ;
; -2.936 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.143      ;
; -2.936 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.143      ;
; -2.936 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.143      ;
; -2.936 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.143      ;
; -2.936 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.143      ;
; -2.931 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.135      ;
; -2.931 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.135      ;
; -2.931 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.135      ;
; -2.931 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.135      ;
; -2.931 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.135      ;
; -2.931 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.135      ;
; -2.931 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.135      ;
; -2.931 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.215      ; 4.135      ;
; -2.926 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.133      ;
; -2.926 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.133      ;
; -2.926 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.133      ;
; -2.926 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.133      ;
; -2.926 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.133      ;
; -2.926 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.133      ;
; -2.926 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.133      ;
; -2.926 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.133      ;
; -2.914 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.121      ;
; -2.914 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.121      ;
; -2.914 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.121      ;
; -2.914 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.121      ;
; -2.914 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.121      ;
; -2.914 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.121      ;
; -2.914 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.121      ;
; -2.914 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.121      ;
; -2.905 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 4.107      ;
; -2.905 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 4.107      ;
; -2.905 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 4.107      ;
; -2.905 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_DATA[18]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 4.107      ;
; -2.888 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 4.090      ;
; -2.888 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 4.090      ;
; -2.888 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 4.090      ;
; -2.888 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_DATA[18]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 4.090      ;
; -2.886 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.093      ;
; -2.886 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.093      ;
; -2.886 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.093      ;
; -2.886 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.218      ; 4.093      ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                     ;
+--------+-----------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                               ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.173 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK2_50   ; 0.500        ; 2.597      ; 4.472      ;
; -0.666 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK2_50   ; 1.000        ; 2.597      ; 4.465      ;
; 12.680 ; Reset_Delay:u2|oRST_1             ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.072     ; 7.247      ;
; 14.220 ; Reset_Delay:u2|Cont[5]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 5.635      ;
; 14.424 ; Reset_Delay:u2|Cont[6]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 5.431      ;
; 14.492 ; Reset_Delay:u2|Cont[5]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.133     ; 5.374      ;
; 14.494 ; Reset_Delay:u2|Cont[7]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 5.361      ;
; 14.512 ; Reset_Delay:u2|Cont[4]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 5.343      ;
; 14.723 ; Reset_Delay:u2|Cont[6]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.133     ; 5.143      ;
; 14.739 ; Reset_Delay:u2|Cont[7]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.133     ; 5.127      ;
; 14.810 ; Reset_Delay:u2|Cont[5]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 5.045      ;
; 14.812 ; Reset_Delay:u2|Cont[4]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.133     ; 5.054      ;
; 14.853 ; Reset_Delay:u2|Cont[3]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 5.002      ;
; 14.892 ; Reset_Delay:u2|Cont[26]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.099     ; 5.008      ;
; 14.924 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.068     ; 5.007      ;
; 14.932 ; Reset_Delay:u2|Cont[0]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.540     ; 4.527      ;
; 14.955 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.976      ;
; 14.957 ; Reset_Delay:u2|Cont[11]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.898      ;
; 14.964 ; Reset_Delay:u2|Cont[16]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.110     ; 4.925      ;
; 14.981 ; Reset_Delay:u2|Cont[2]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.874      ;
; 14.995 ; Reset_Delay:u2|Cont[19]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.110     ; 4.894      ;
; 15.041 ; Reset_Delay:u2|Cont[6]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.814      ;
; 15.057 ; Reset_Delay:u2|Cont[7]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.798      ;
; 15.084 ; Reset_Delay:u2|Cont[18]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.110     ; 4.805      ;
; 15.086 ; Reset_Delay:u2|Cont[13]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.769      ;
; 15.098 ; Reset_Delay:u2|Cont[14]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.757      ;
; 15.100 ; Reset_Delay:u2|Cont[10]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.755      ;
; 15.108 ; Reset_Delay:u2|Cont[28]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.792      ;
; 15.108 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.823      ;
; 15.113 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.819      ;
; 15.113 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.819      ;
; 15.113 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.819      ;
; 15.113 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.819      ;
; 15.113 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.819      ;
; 15.113 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.819      ;
; 15.113 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.819      ;
; 15.113 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.819      ;
; 15.113 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.819      ;
; 15.116 ; Reset_Delay:u2|Cont[27]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.784      ;
; 15.130 ; Reset_Delay:u2|Cont[4]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.725      ;
; 15.174 ; Reset_Delay:u2|Cont[1]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.681      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.752      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.752      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.752      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.752      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.752      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.752      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.752      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.752      ;
; 15.180 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.752      ;
; 15.184 ; Reset_Delay:u2|Cont[15]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.671      ;
; 15.191 ; Reset_Delay:u2|Cont[3]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.133     ; 4.675      ;
; 15.202 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.730      ;
; 15.202 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.730      ;
; 15.202 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.730      ;
; 15.202 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.730      ;
; 15.202 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.730      ;
; 15.202 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.730      ;
; 15.202 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.730      ;
; 15.202 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.730      ;
; 15.202 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.730      ;
; 15.208 ; Reset_Delay:u2|Cont[8]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.647      ;
; 15.213 ; Reset_Delay:u2|Cont[17]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.110     ; 4.676      ;
; 15.220 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.711      ;
; 15.251 ; Reset_Delay:u2|Cont[16]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.649      ;
; 15.281 ; Reset_Delay:u2|Cont[19]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.619      ;
; 15.315 ; Reset_Delay:u2|Cont[11]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.133     ; 4.551      ;
; 15.335 ; Reset_Delay:u2|Cont[12]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.520      ;
; 15.337 ; Reset_Delay:u2|Cont[2]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.133     ; 4.529      ;
; 15.344 ; Reset_Delay:u2|Cont[0]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.529     ; 4.126      ;
; 15.361 ; Reset_Delay:u2|Cont[9]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.144     ; 4.494      ;
; 15.373 ; Reset_Delay:u2|Cont[18]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.527      ;
; 15.411 ; Reset_Delay:u2|Cont[25]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.099     ; 4.489      ;
; 15.413 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.519      ;
; 15.413 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.519      ;
; 15.413 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.519      ;
; 15.413 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.519      ;
; 15.413 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.519      ;
; 15.413 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.519      ;
; 15.413 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.519      ;
; 15.413 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.519      ;
; 15.413 ; I2C_CCD_Config:u8|combo_cnt[21]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.519      ;
; 15.426 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.506      ;
; 15.426 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.506      ;
; 15.426 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.506      ;
; 15.426 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.506      ;
; 15.426 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.506      ;
; 15.426 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.506      ;
; 15.426 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.506      ;
; 15.426 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.506      ;
; 15.426 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.506      ;
; 15.429 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.503      ;
; 15.429 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.503      ;
; 15.429 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.503      ;
; 15.429 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.503      ;
; 15.429 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.503      ;
; 15.429 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.503      ;
; 15.429 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.503      ;
; 15.429 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.503      ;
; 15.429 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.503      ;
+--------+-----------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.295 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.799     ; 4.855      ;
; 2.295 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.799     ; 4.855      ;
; 2.295 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.799     ; 4.855      ;
; 2.295 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.799     ; 4.855      ;
; 2.306 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 4.843      ;
; 2.306 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.800     ; 4.843      ;
; 2.314 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.801     ; 4.834      ;
; 2.314 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.801     ; 4.834      ;
; 2.314 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.801     ; 4.834      ;
; 2.347 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 4.800      ;
; 2.347 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 4.800      ;
; 2.347 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 4.800      ;
; 2.352 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 4.794      ;
; 2.352 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 4.794      ;
; 2.352 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.803     ; 4.794      ;
; 2.358 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 4.789      ;
; 2.911 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.233      ;
; 2.911 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.233      ;
; 2.911 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.805     ; 4.233      ;
; 3.202 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 6.763      ;
; 3.202 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 6.763      ;
; 3.202 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 6.763      ;
; 3.202 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 6.763      ;
; 3.213 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 6.751      ;
; 3.213 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 6.751      ;
; 3.221 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.742      ;
; 3.221 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.742      ;
; 3.221 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.742      ;
; 3.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.708      ;
; 3.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.708      ;
; 3.254 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.708      ;
; 3.259 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.702      ;
; 3.259 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.702      ;
; 3.259 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.702      ;
; 3.265 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.697      ;
; 3.274 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.689      ;
; 3.274 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.689      ;
; 3.274 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.689      ;
; 3.274 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.689      ;
; 3.277 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 6.688      ;
; 3.277 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 6.688      ;
; 3.277 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 6.688      ;
; 3.277 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 6.688      ;
; 3.285 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.677      ;
; 3.285 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.677      ;
; 3.288 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 6.676      ;
; 3.288 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 6.676      ;
; 3.293 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.668      ;
; 3.293 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.668      ;
; 3.293 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.668      ;
; 3.296 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.667      ;
; 3.296 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.667      ;
; 3.296 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.667      ;
; 3.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 6.667      ;
; 3.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 6.667      ;
; 3.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 6.667      ;
; 3.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 6.667      ;
; 3.309 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 6.655      ;
; 3.309 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 6.655      ;
; 3.317 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.646      ;
; 3.317 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.646      ;
; 3.317 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.646      ;
; 3.326 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 6.634      ;
; 3.326 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 6.634      ;
; 3.326 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 6.634      ;
; 3.329 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.633      ;
; 3.329 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.633      ;
; 3.329 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.633      ;
; 3.331 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 6.628      ;
; 3.331 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 6.628      ;
; 3.331 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.040     ; 6.628      ;
; 3.334 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.627      ;
; 3.334 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.627      ;
; 3.334 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.627      ;
; 3.337 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 6.623      ;
; 3.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.622      ;
; 3.350 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.612      ;
; 3.350 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.612      ;
; 3.350 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.612      ;
; 3.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.606      ;
; 3.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.606      ;
; 3.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.606      ;
; 3.361 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.601      ;
; 3.373 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 6.599      ;
; 3.373 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 6.599      ;
; 3.373 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 6.599      ;
; 3.373 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 6.599      ;
; 3.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 6.587      ;
; 3.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 6.587      ;
; 3.392 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.571      ;
; 3.392 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.571      ;
; 3.392 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.571      ;
; 3.392 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 6.571      ;
; 3.392 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 6.578      ;
; 3.392 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 6.578      ;
; 3.392 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 6.578      ;
; 3.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.559      ;
; 3.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 6.559      ;
; 3.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.550      ;
; 3.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 6.550      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.741  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 4.369      ;
; 7.742  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 4.368      ;
; 7.742  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 4.368      ;
; 7.828  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 4.282      ;
; 7.828  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 4.282      ;
; 7.828  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 4.282      ;
; 7.828  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 4.282      ;
; 7.828  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 4.282      ;
; 8.087  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 4.023      ;
; 8.165  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.411     ; 3.923      ;
; 8.166  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.411     ; 3.922      ;
; 8.166  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.411     ; 3.922      ;
; 8.310  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.800      ;
; 8.310  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.800      ;
; 8.427  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.389     ; 3.683      ;
; 8.429  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.412     ; 3.658      ;
; 8.430  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.411     ; 3.658      ;
; 8.430  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.411     ; 3.658      ;
; 8.430  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.411     ; 3.658      ;
; 8.430  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.411     ; 3.658      ;
; 8.430  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.411     ; 3.658      ;
; 8.446  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 3.853      ;
; 8.446  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 3.853      ;
; 8.446  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 3.853      ;
; 8.446  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 3.853      ;
; 8.446  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 3.853      ;
; 8.446  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 3.853      ;
; 8.446  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 3.853      ;
; 8.446  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 3.853      ;
; 8.446  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 3.853      ;
; 8.446  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 3.853      ;
; 8.446  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 3.853      ;
; 8.453  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.002     ; 4.044      ;
; 8.453  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.002     ; 4.044      ;
; 8.453  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.002     ; 4.044      ;
; 8.453  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.002     ; 4.044      ;
; 8.453  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.002     ; 4.044      ;
; 8.453  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.002     ; 4.044      ;
; 8.453  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.002     ; 4.044      ;
; 8.453  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.002     ; 4.044      ;
; 8.513  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.411     ; 3.575      ;
; 8.513  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.411     ; 3.575      ;
; 8.525  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.411     ; 3.563      ;
; 8.653  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.043     ; 3.803      ;
; 8.820  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.067     ; 3.612      ;
; 8.820  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.067     ; 3.612      ;
; 8.820  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.067     ; 3.612      ;
; 8.820  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.067     ; 3.612      ;
; 8.820  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.067     ; 3.612      ;
; 8.833  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.071     ; 3.595      ;
; 8.846  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 3.624      ;
; 8.858  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.411     ; 3.230      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.973  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.161     ; 3.297      ;
; 8.986  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.043     ; 3.470      ;
; 8.988  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.043     ; 3.468      ;
; 9.069  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.030     ; 3.400      ;
; 9.083  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.156     ; 3.291      ;
; 9.104  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.127     ; 3.299      ;
; 9.291  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 3.143      ;
; 9.291  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 3.143      ;
; 9.327  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 3.086      ;
; 9.361  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 3.052      ;
; 9.513  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 2.900      ;
; 9.515  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 2.898      ;
; 9.516  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 2.897      ;
; 9.594  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 2.819      ;
; 9.696  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.072     ; 2.731      ;
; 9.712  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.072     ; 2.715      ;
; 9.740  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.072     ; 2.687      ;
; 9.751  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 2.662      ;
; 9.900  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.072     ; 2.527      ;
; 9.989  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 2.424      ;
; 10.004 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.472      ;
; 10.014 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.037     ; 2.448      ;
; 10.060 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 2.353      ;
; 10.081 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 2.332      ;
; 10.108 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.368      ;
; 10.126 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.037     ; 2.336      ;
; 10.126 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.350      ;
; 10.127 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.349      ;
; 10.204 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.272      ;
; 10.295 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.086     ; 2.118      ;
; 10.333 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.072     ; 2.094      ;
; 10.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.023     ; 2.077      ;
; 19.971 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.476     ; 4.552      ;
; 19.972 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.476     ; 4.551      ;
; 19.972 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.476     ; 4.551      ;
; 20.058 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.476     ; 4.465      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -0.939 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][0]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 3.427      ; 2.689      ;
; -0.939 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][1]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 3.427      ; 2.689      ;
; -0.937 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][9]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 3.427      ; 2.691      ;
; -0.937 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][10]                                                                                                                                                       ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 3.427      ; 2.691      ;
; -0.781 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][6]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 2.850      ; 2.270      ;
; -0.699 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][5]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 2.906      ; 2.408      ;
; -0.696 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][7]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 2.835      ; 2.340      ;
; -0.524 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][4]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; 0.000        ; 2.880      ; 2.557      ;
; -0.349 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][9]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 3.427      ; 2.779      ;
; -0.348 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][0]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 3.427      ; 2.780      ;
; -0.348 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][1]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 3.427      ; 2.780      ;
; -0.346 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][10]                                                                                                                                                       ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 3.427      ; 2.782      ;
; -0.194 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][6]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 2.850      ; 2.357      ;
; -0.112 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][5]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 2.906      ; 2.495      ;
; -0.086 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][7]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 2.835      ; 2.450      ;
; 0.047  ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][4]                                                                                                                                                        ; SW[2]                ; D5M_PIXLCLK ; -0.500       ; 2.880      ; 2.628      ;
; 0.221  ; MedianFilter:u11|tmp_pix[0][2]                                                                                                                                                        ; MedianFilter:u11|tmp_pix[1][2]                                                                                                                                                        ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 1.292      ; 1.684      ;
; 0.243  ; MedianFilter:u11|tmp_pix[0][11]                                                                                                                                                       ; MedianFilter:u11|tmp_pix[1][11]                                                                                                                                                       ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 1.292      ; 1.706      ;
; 0.349  ; SharpeningFilter:u12|tmp_pix[0][7]                                                                                                                                                    ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a15~porta_datain_reg0                     ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.705      ; 1.255      ;
; 0.373  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.116      ; 0.660      ;
; 0.378  ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a21                                       ; SharpeningFilter:u12|tmp_pix[3][9]                                                                                                                                                    ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.777      ; 1.326      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.039      ; 0.597      ;
; 0.402  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 0.659      ;
; 0.403  ; SharpeningFilter:u12|tmp_pix[0][6]                                                                                                                                                    ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a15~porta_datain_reg0                     ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.691      ; 1.295      ;
; 0.403  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.076      ; 0.650      ;
; 0.409  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 0.785      ;
; 0.410  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.623      ;
; 0.412  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.041      ; 0.624      ;
; 0.416  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 0.673      ;
; 0.423  ; SobelFilter:u13|tmp_pix[3][11]                                                                                                                                                        ; SobelFilter:u13|tmp_pix[4][11]                                                                                                                                                        ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.639      ;
; 0.423  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.638      ;
; 0.424  ; SobelFilter:u13|tmp_pix[3][0]                                                                                                                                                         ; SobelFilter:u13|tmp_pix[4][0]                                                                                                                                                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.639      ;
; 0.424  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.639      ;
; 0.425  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.639      ;
; 0.426  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.640      ;
; 0.428  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 0.685      ;
; 0.432  ; SharpeningFilter:u12|tmp_pix[0][5]                                                                                                                                                    ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a15~porta_datain_reg0                     ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.636      ; 1.269      ;
; 0.438  ; RAW2RGB:u4|dval_ctrl_en                                                                                                                                                               ; RAW2RGB:u4|oDval                                                                                                                                                                      ; RAW2RGB:u4|dval_ctrl ; D5M_PIXLCLK ; 0.000        ; 2.550      ; 3.179      ;
; 0.444  ; SobelFilter:u13|tmp_pix[6][3]                                                                                                                                                         ; SobelFilter:u13|tmp_pix[7][3]                                                                                                                                                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.660      ;
; 0.445  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.659      ;
; 0.446  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.659      ;
; 0.449  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.662      ;
; 0.450  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.663      ;
; 0.452  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.665      ;
; 0.452  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.666      ;
; 0.460  ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a13                                       ; SharpeningFilter:u12|tmp_pix[3][1]                                                                                                                                                    ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.735      ; 1.366      ;
; 0.476  ; TargetGen:u14|oBlue[10]                                                                                                                                                               ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 1.071      ; 1.748      ;
; 0.483  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.292      ; 0.946      ;
; 0.520  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 0.795      ;
; 0.523  ; MedianFilter:u11|tmp_pix[0][3]                                                                                                                                                        ; MedianFilter:u11|tmp_pix[1][3]                                                                                                                                                        ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 1.292      ; 1.986      ;
; 0.523  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.736      ;
; 0.525  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.041      ; 0.737      ;
; 0.529  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.042      ; 0.742      ;
; 0.531  ; RAW2RGB:u4|wData2_d2[0]                                                                                                                                                               ; RAW2RGB:u4|rGreen[1]                                                                                                                                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.749      ;
; 0.532  ; RAW2RGB:u4|wData1_d2[0]                                                                                                                                                               ; RAW2RGB:u4|rRed[0]                                                                                                                                                                    ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.047      ; 0.750      ;
; 0.535  ; SharpeningFilter:u12|tmp_pix[0][8]                                                                                                                                                    ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a15~porta_datain_reg0                     ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.680      ; 1.416      ;
; 0.536  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 0.812      ;
; 0.537  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 0.813      ;
; 0.544  ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a23                                       ; SharpeningFilter:u12|tmp_pix[3][11]                                                                                                                                                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.777      ; 1.492      ;
; 0.554  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 0.811      ;
; 0.555  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.769      ;
; 0.558  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.105      ; 0.834      ;
; 0.558  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.772      ;
; 0.560  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 0.817      ;
; 0.561  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.062      ; 0.794      ;
; 0.561  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.117      ; 0.849      ;
; 0.562  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 0.819      ;
; 0.567  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 0.943      ;
; 0.571  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.107      ; 0.849      ;
; 0.571  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.785      ;
; 0.571  ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a46                                           ; GaussianFilter:u10|tmp_pix[3][10]                                                                                                                                                     ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.285      ; 1.027      ;
; 0.574  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.062      ; 0.807      ;
; 0.574  ; SobelFilter:u13|tmp_pix[3][1]                                                                                                                                                         ; SobelFilter:u13|tmp_pix[4][1]                                                                                                                                                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.790      ;
; 0.575  ; SobelFilter:u13|tmp_pix[3][5]                                                                                                                                                         ; SobelFilter:u13|tmp_pix[4][5]                                                                                                                                                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.791      ;
; 0.575  ; SobelFilter:u13|tmp_pix[3][10]                                                                                                                                                        ; SobelFilter:u13|tmp_pix[4][10]                                                                                                                                                        ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.045      ; 0.791      ;
; 0.576  ; SobelFilter:u13|tmp_pix[3][9]                                                                                                                                                         ; SobelFilter:u13|tmp_pix[4][9]                                                                                                                                                         ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.791      ;
; 0.576  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.791      ;
; 0.576  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.791      ;
; 0.577  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 0.953      ;
; 0.579  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.086      ; 0.836      ;
; 0.579  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK          ; D5M_PIXLCLK ; 0.000        ; 0.205      ; 0.955      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.309 ; Sdram_Control:u7|mDATAOUT[8]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.902      ;
; 0.315 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 0.913      ;
; 0.320 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 0.919      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.597      ;
; 0.352 ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.945      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|mDATAOUT[11]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.948      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.947      ;
; 0.357 ; Sdram_Control:u7|mDATAOUT[27]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.950      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.948      ;
; 0.365 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.376 ; Sdram_Control:u7|mDATAOUT[5]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.969      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.976      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.629      ;
; 0.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.990      ;
; 0.395 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|mADDR[21]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|mADDR[8]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|mADDR[9]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|mADDR[19]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.989      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.403 ; Sdram_Control:u7|mDATAOUT[6]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 0.996      ;
; 0.404 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.406 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.649      ;
; 0.407 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.998      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.009      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.418 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.425 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.666      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.337 ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.088      ; 0.597      ;
; 0.353 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.597      ;
; 0.395 ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.639      ;
; 0.400 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.644      ;
; 0.407 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.466      ; 1.044      ;
; 0.419 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.663      ;
; 0.433 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.677      ;
; 0.545 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.789      ;
; 0.546 ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.790      ;
; 0.548 ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.792      ;
; 0.549 ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.793      ;
; 0.559 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.803      ;
; 0.562 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.806      ;
; 0.611 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.855      ;
; 0.629 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.873      ;
; 0.631 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.875      ;
; 0.631 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.472      ; 1.274      ;
; 0.634 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.878      ;
; 0.634 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.878      ;
; 0.637 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.881      ;
; 0.639 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.883      ;
; 0.655 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.899      ;
; 0.662 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.906      ;
; 0.667 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.911      ;
; 0.673 ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 0.918      ;
; 0.678 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.922      ;
; 0.687 ; I2C_CCD_Config:u8|senosr_exposure[15]             ; I2C_CCD_Config:u8|mI2C_DATA[15]                   ; CLOCK2_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.450      ; 1.338      ;
; 0.700 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.944      ;
; 0.702 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.468      ; 1.341      ;
; 0.721 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 0.966      ;
; 0.730 ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 0.976      ;
; 0.734 ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.978      ;
; 0.737 ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 0.981      ;
; 0.835 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.079      ;
; 0.835 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.079      ;
; 0.902 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.146      ;
; 0.904 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.149      ;
; 0.913 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.157      ;
; 0.916 ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.158      ;
; 0.921 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.165      ;
; 0.924 ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.170      ;
; 0.925 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.169      ;
; 0.929 ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.175      ;
; 0.930 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.470      ; 1.571      ;
; 0.932 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.176      ;
; 0.935 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.182      ;
; 0.935 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.182      ;
; 0.936 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.180      ;
; 0.939 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.183      ;
; 0.941 ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.183      ;
; 0.941 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.185      ;
; 0.951 ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.193      ;
; 0.954 ; I2C_CCD_Config:u8|senosr_exposure[13]             ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; CLOCK2_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.095      ; 1.250      ;
; 0.974 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.218      ;
; 0.985 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.470      ; 1.626      ;
; 0.997 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.242      ;
; 0.998 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.243      ;
; 0.999 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.243      ;
; 1.011 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.470      ; 1.652      ;
; 1.012 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.256      ;
; 1.020 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.264      ;
; 1.022 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.269      ;
; 1.023 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.470      ; 1.664      ;
; 1.023 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.267      ;
; 1.026 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.270      ;
; 1.026 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.270      ;
; 1.031 ; I2C_CCD_Config:u8|mI2C_DATA[7]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.277      ;
; 1.031 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.275      ;
; 1.041 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.288      ;
; 1.042 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.076      ; 1.289      ;
; 1.044 ; I2C_CCD_Config:u8|senosr_exposure[11]             ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; CLOCK2_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.448      ; 1.693      ;
; 1.048 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.293      ;
; 1.049 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.294      ;
; 1.052 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.297      ;
; 1.053 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.298      ;
; 1.056 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.301      ;
; 1.060 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.300      ;
; 1.081 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.470      ; 1.722      ;
; 1.085 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.075      ; 1.331      ;
; 1.088 ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.329      ;
; 1.089 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.334      ;
; 1.098 ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.347      ;
; 1.117 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 1.366      ;
; 1.124 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.470      ; 1.765      ;
; 1.142 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.386      ;
; 1.152 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.392      ;
; 1.155 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.395      ;
; 1.158 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.069      ; 1.398      ;
; 1.187 ; I2C_CCD_Config:u8|senosr_exposure[12]             ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ; CLOCK2_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.448      ; 1.836      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.337 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.343 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.625      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.640      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.644      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.470      ; 1.056      ;
; 0.419 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 0.950      ;
; 0.454 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 0.985      ;
; 0.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.322      ; 0.979      ;
; 0.458 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.322      ; 0.981      ;
; 0.460 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.322      ; 0.983      ;
; 0.481 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.431      ; 1.083      ;
; 0.482 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.322      ; 1.005      ;
; 0.489 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.431      ; 1.091      ;
; 0.491 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.735      ;
; 0.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.736      ;
; 0.519 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.431      ; 1.121      ;
; 0.519 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 1.050      ;
; 0.524 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.767      ;
; 0.527 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.770      ;
; 0.529 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.773      ;
; 0.531 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.790      ;
; 0.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.791      ;
; 0.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.791      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.792      ;
; 0.534 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.793      ;
; 0.544 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.798      ;
; 0.545 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.789      ;
; 0.548 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.793      ;
; 0.562 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.470      ; 1.203      ;
; 0.564 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.808      ;
; 0.576 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.830      ;
; 0.578 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.832      ;
; 0.582 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.836      ;
; 0.582 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.838      ;
; 0.582 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.838      ;
; 0.583 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.837      ;
; 0.583 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.837      ;
; 0.587 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.843      ;
; 0.588 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.844      ;
; 0.589 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.843      ;
; 0.589 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.843      ;
; 0.589 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.845      ;
; 0.590 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.846      ;
; 0.591 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.470      ; 1.232      ;
; 0.591 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.845      ;
; 0.592 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.850      ;
; 0.592 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.846      ;
; 0.592 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.848      ;
; 0.594 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.848      ;
; 0.594 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.848      ;
; 0.596 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.852      ;
; 0.598 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.854      ;
; 0.599 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.853      ;
; 0.599 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.855      ;
; 0.599 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.855      ;
; 0.601 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.857      ;
; 0.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.330      ; 1.134      ;
; 0.607 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.862      ;
; 0.610 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.854      ;
; 0.611 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.476      ; 1.258      ;
; 0.613 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.871      ;
; 0.618 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.861      ;
; 0.618 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.862      ;
; 0.620 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.433      ; 1.224      ;
; 0.621 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.865      ;
; 0.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.865      ;
; 0.625 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.868      ;
; 0.627 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.870      ;
; 0.629 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.476      ; 1.276      ;
; 0.633 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.476      ; 1.280      ;
; 0.638 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.881      ;
; 0.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.883      ;
; 0.645 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.888      ;
; 0.655 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.898      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.340 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.086      ; 0.597      ;
; 0.348 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 0.608      ;
; 0.353 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.355 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.396 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.639      ;
; 0.400 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.643      ;
; 0.547 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.790      ;
; 0.564 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.807      ;
; 0.581 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.824      ;
; 0.583 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.827      ;
; 0.584 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.827      ;
; 0.585 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.835      ;
; 0.598 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.612 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.855      ;
; 0.751 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.994      ;
; 0.758 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.001      ;
; 0.759 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.002      ;
; 0.763 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.006      ;
; 0.767 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.010      ;
; 0.767 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.010      ;
; 0.796 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.040      ;
; 0.798 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.041      ;
; 0.863 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.115      ;
; 0.868 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.111      ;
; 0.871 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.114      ;
; 0.871 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.114      ;
; 0.871 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.114      ;
; 0.873 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.116      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.116      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.113      ;
; 0.874 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.126      ;
; 0.874 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.118      ;
; 0.875 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.118      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.122      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[4]'                                                                                                               ;
+-------+------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 1.120 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.199      ; 1.319      ;
; 1.340 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.201      ; 1.541      ;
; 1.359 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.052      ; 1.411      ;
; 1.558 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.049      ; 1.607      ;
; 1.579 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[8]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.052      ; 1.631      ;
; 1.650 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.100      ; 1.750      ;
; 1.650 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.102      ; 1.752      ;
; 1.657 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.015      ; 1.672      ;
; 1.661 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.016      ; 1.677      ;
; 1.668 ; SharpeningFilter:u12|tmp3[3]       ; SharpeningFilter:u12|tmp2[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.203      ; 1.871      ;
; 1.674 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.022      ; 1.696      ;
; 1.690 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.095      ; 1.785      ;
; 1.703 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.194      ; 1.897      ;
; 1.726 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.885      ; 4.141      ;
; 1.732 ; SharpeningFilter:u12|tmp3[17]      ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.219      ; 1.951      ;
; 1.732 ; SharpeningFilter:u12|tmp3[14]      ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.217      ; 1.949      ;
; 1.742 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.188      ; 1.930      ;
; 1.760 ; SharpeningFilter:u12|tmp3[14]      ; SharpeningFilter:u12|tmp2[14] ; SW[4]        ; SW[4]       ; 0.000        ; 0.071      ; 1.831      ;
; 1.785 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.194      ; 1.979      ;
; 1.788 ; SharpeningFilter:u12|tmp3[10]      ; SharpeningFilter:u12|tmp2[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.212      ; 2.000      ;
; 1.796 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.759      ; 4.085      ;
; 1.798 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[4]  ; SW[4]        ; SW[4]       ; 0.000        ; -0.047     ; 1.751      ;
; 1.799 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[8]  ; SW[4]        ; SW[4]       ; 0.000        ; -0.047     ; 1.752      ;
; 1.805 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.760      ; 4.095      ;
; 1.809 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.760      ; 4.099      ;
; 1.814 ; SharpeningFilter:u12|tmp3[14]      ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.217      ; 2.031      ;
; 1.821 ; SharpeningFilter:u12|tmp3[7]       ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.202      ; 2.023      ;
; 1.826 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.784      ; 4.140      ;
; 1.839 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.759      ; 4.128      ;
; 1.844 ; SharpeningFilter:u12|tmp3[15]      ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.217      ; 2.061      ;
; 1.854 ; SharpeningFilter:u12|tmp3[4]       ; SharpeningFilter:u12|tmp2[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.054      ; 1.908      ;
; 1.857 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.887      ; 4.274      ;
; 1.857 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.045      ; 1.902      ;
; 1.867 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.784      ; 4.181      ;
; 1.874 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.760      ; 4.164      ;
; 1.874 ; SharpeningFilter:u12|tmp3[15]      ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.217      ; 2.091      ;
; 1.877 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.013      ; 1.890      ;
; 1.883 ; SharpeningFilter:u12|tmp3[0]       ; SharpeningFilter:u12|tmp2[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.056      ; 1.939      ;
; 1.902 ; SharpeningFilter:u12|tmp3[13]      ; SharpeningFilter:u12|tmp2[13] ; SW[4]        ; SW[4]       ; 0.000        ; 0.071      ; 1.973      ;
; 1.915 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.759      ; 4.204      ;
; 1.923 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[4]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.782      ; 4.235      ;
; 1.926 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[13] ; SW[4]        ; SW[4]       ; 0.000        ; 0.047      ; 1.973      ;
; 1.927 ; SharpeningFilter:u12|tmp3[13]      ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.218      ; 2.145      ;
; 1.928 ; SharpeningFilter:u12|tmp3[15]      ; SharpeningFilter:u12|tmp2[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.069      ; 1.997      ;
; 1.938 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.050      ; 1.988      ;
; 1.943 ; SharpeningFilter:u12|tmp3[11]      ; SharpeningFilter:u12|tmp2[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.069      ; 2.012      ;
; 1.946 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.760      ; 4.236      ;
; 1.952 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.044      ; 1.996      ;
; 1.955 ; SharpeningFilter:u12|tmp_pix[4][1] ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.784      ; 4.269      ;
; 1.956 ; SharpeningFilter:u12|tmp3[2]       ; SharpeningFilter:u12|tmp2[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.201      ; 2.157      ;
; 1.957 ; SharpeningFilter:u12|tmp3[13]      ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.218      ; 2.175      ;
; 1.971 ; SharpeningFilter:u12|tmp3[14]      ; SharpeningFilter:u12|tmp2[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.067      ; 2.038      ;
; 1.974 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.095      ; 2.069      ;
; 1.977 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[16] ; SW[4]        ; SW[4]       ; 0.000        ; -0.055     ; 1.922      ;
; 1.978 ; SharpeningFilter:u12|tmp_pix[4][1] ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.885      ; 4.393      ;
; 1.979 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[6]  ; SW[4]        ; SW[4]       ; 0.000        ; -0.083     ; 1.896      ;
; 1.984 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[14] ; SW[4]        ; SW[4]       ; 0.000        ; 0.048      ; 2.032      ;
; 1.992 ; SharpeningFilter:u12|tmp3[8]       ; SharpeningFilter:u12|tmp2[8]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.054      ; 2.046      ;
; 2.002 ; SharpeningFilter:u12|tmp3[10]      ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.218      ; 2.220      ;
; 2.007 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.759      ; 4.296      ;
; 2.010 ; SharpeningFilter:u12|tmp3[17]      ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.219      ; 2.229      ;
; 2.022 ; SharpeningFilter:u12|tmp_pix[4][1] ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.759      ; 4.311      ;
; 2.025 ; SharpeningFilter:u12|tmp_pix[4][1] ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.784      ; 4.339      ;
; 2.025 ; SharpeningFilter:u12|tmp3[15]      ; SharpeningFilter:u12|tmp2[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.067      ; 2.092      ;
; 2.031 ; SharpeningFilter:u12|tmp_pix[4][1] ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.760      ; 4.321      ;
; 2.035 ; SharpeningFilter:u12|tmp3[1]       ; SharpeningFilter:u12|tmp2[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.046      ; 2.081      ;
; 2.036 ; SharpeningFilter:u12|tmp_pix[4][4] ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.782      ; 4.348      ;
; 2.037 ; SharpeningFilter:u12|tmp3[11]      ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.218      ; 2.255      ;
; 2.048 ; SharpeningFilter:u12|tmp3[0]       ; SharpeningFilter:u12|tmp2[4]  ; SW[4]        ; SW[4]       ; 0.000        ; -0.091     ; 1.957      ;
; 2.059 ; SharpeningFilter:u12|tmp3[16]      ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.097      ; 2.156      ;
; 2.061 ; SharpeningFilter:u12|tmp_pix[4][1] ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.760      ; 4.351      ;
; 2.062 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[5]  ; SW[4]        ; SW[4]       ; 0.000        ; -0.084     ; 1.978      ;
; 2.064 ; SharpeningFilter:u12|tmp3[14]      ; SharpeningFilter:u12|tmp2[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.069      ; 2.133      ;
; 2.067 ; SharpeningFilter:u12|tmp3[11]      ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.218      ; 2.285      ;
; 2.071 ; SharpeningFilter:u12|tmp3[16]      ; SharpeningFilter:u12|tmp2[16] ; SW[4]        ; SW[4]       ; 0.000        ; -0.053     ; 2.018      ;
; 2.074 ; SharpeningFilter:u12|tmp3[0]       ; SharpeningFilter:u12|tmp2[0]  ; SW[4]        ; SW[4]       ; 0.000        ; -0.102     ; 1.972      ;
; 2.078 ; SharpeningFilter:u12|tmp3[3]       ; SharpeningFilter:u12|tmp2[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.056      ; 2.134      ;
; 2.080 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.089      ; 2.169      ;
; 2.084 ; SharpeningFilter:u12|tmp3[4]       ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.203      ; 2.287      ;
; 2.084 ; SharpeningFilter:u12|tmp3[10]      ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.218      ; 2.302      ;
; 2.091 ; SharpeningFilter:u12|tmp_pix[4][1] ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.759      ; 4.380      ;
; 2.100 ; SharpeningFilter:u12|tmp3[12]      ; SharpeningFilter:u12|tmp2[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.075      ; 2.175      ;
; 2.102 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[14] ; SW[4]        ; SW[4]       ; 0.000        ; -0.051     ; 2.051      ;
; 2.103 ; SharpeningFilter:u12|tmp3[0]       ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.058      ; 2.161      ;
; 2.104 ; SharpeningFilter:u12|tmp3[6]       ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.202      ; 2.306      ;
; 2.107 ; SharpeningFilter:u12|tmp3[9]       ; SharpeningFilter:u12|tmp2[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.037      ; 2.144      ;
; 2.108 ; SharpeningFilter:u12|tmp3[13]      ; SharpeningFilter:u12|tmp2[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.068      ; 2.176      ;
; 2.109 ; SharpeningFilter:u12|tmp_pix[4][1] ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.887      ; 4.526      ;
; 2.114 ; SharpeningFilter:u12|tmp3[3]       ; SharpeningFilter:u12|tmp2[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.205      ; 2.319      ;
; 2.118 ; SharpeningFilter:u12|tmp3[12]      ; SharpeningFilter:u12|tmp2[17] ; SW[4]        ; SW[4]       ; 0.000        ; 0.219      ; 2.337      ;
; 2.126 ; SharpeningFilter:u12|tmp_pix[4][1] ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.760      ; 4.416      ;
; 2.132 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[13] ; SW[4]        ; SW[4]       ; 0.000        ; -0.052     ; 2.080      ;
; 2.132 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[15] ; SW[4]        ; SW[4]       ; 0.000        ; -0.053     ; 2.079      ;
; 2.141 ; SharpeningFilter:u12|tmp_pix[4][1] ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.759      ; 4.430      ;
; 2.141 ; SharpeningFilter:u12|tmp3[16]      ; SharpeningFilter:u12|tmp2[18] ; SW[4]        ; SW[4]       ; 0.000        ; 0.097      ; 2.238      ;
; 2.154 ; SharpeningFilter:u12|tmp3[13]      ; SharpeningFilter:u12|tmp2[14] ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 2.226      ;
; 2.156 ; SharpeningFilter:u12|tmp3[10]      ; SharpeningFilter:u12|tmp2[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.069      ; 2.225      ;
; 2.165 ; SharpeningFilter:u12|tmp3[6]       ; SharpeningFilter:u12|tmp2[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.017      ; 2.182      ;
; 2.166 ; SharpeningFilter:u12|tmp3[9]       ; SharpeningFilter:u12|tmp2[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.212      ; 2.378      ;
; 2.166 ; SharpeningFilter:u12|tmp3[31]      ; SharpeningFilter:u12|tmp2[12] ; SW[4]        ; SW[4]       ; 0.000        ; -0.049     ; 2.117      ;
+-------+------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[5]'                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 1.685 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.089      ; 1.774      ;
; 1.739 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[2]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.040      ; 1.779      ;
; 1.749 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.087      ; 1.836      ;
; 1.750 ; SobelFilter:u13|sobelY[15]                                                                                                                  ; SobelFilter:u13|tmp2[15]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.100      ; 1.850      ;
; 1.809 ; SobelFilter:u13|sobelY[6]                                                                                                                   ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.040      ; 1.849      ;
; 1.818 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.089      ; 1.907      ;
; 1.829 ; SobelFilter:u13|sobelY[11]                                                                                                                  ; SobelFilter:u13|tmp2[11]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.030      ; 1.859      ;
; 1.832 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.089      ; 1.921      ;
; 1.836 ; SobelFilter:u13|sobelY[15]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.224      ; 2.060      ;
; 1.841 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[2]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.091      ; 1.932      ;
; 1.848 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.090      ; 1.938      ;
; 1.869 ; SobelFilter:u13|sobelY[13]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.062      ; 1.931      ;
; 1.874 ; SobelFilter:u13|sobelY[12]                                                                                                                  ; SobelFilter:u13|tmp2[12]   ; SW[5]        ; SW[5]       ; 0.000        ; -0.089     ; 1.785      ;
; 1.875 ; SobelFilter:u13|sobelY[4]                                                                                                                   ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.037      ; 1.912      ;
; 1.876 ; SobelFilter:u13|sobelY[15]                                                                                                                  ; SobelFilter:u13|tmp2[16]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.208      ; 2.084      ;
; 1.881 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.090      ; 1.971      ;
; 1.881 ; SobelFilter:u13|sobelX[3]                                                                                                                   ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.076      ; 1.957      ;
; 1.888 ; SobelFilter:u13|sobelY[15]                                                                                                                  ; SobelFilter:u13|tmp2[17]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.206      ; 2.094      ;
; 1.901 ; SobelFilter:u13|sobelY[8]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.041      ; 1.942      ;
; 1.906 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.074      ; 1.980      ;
; 1.908 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[2]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.090      ; 1.998      ;
; 1.911 ; SobelFilter:u13|sobelY[16]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.034      ; 1.945      ;
; 1.915 ; SobelFilter:u13|sobelY[16]                                                                                                                  ; SobelFilter:u13|tmp2[16]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.018      ; 1.933      ;
; 1.927 ; SobelFilter:u13|sobelY[5]                                                                                                                   ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.040      ; 1.967      ;
; 1.945 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.076      ; 2.021      ;
; 1.946 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.090      ; 2.036      ;
; 1.949 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.088      ; 2.037      ;
; 1.952 ; SobelFilter:u13|sobelY[10]                                                                                                                  ; SobelFilter:u13|tmp2[10]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.030      ; 1.982      ;
; 1.961 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.077      ; 2.038      ;
; 1.985 ; SobelFilter:u13|sobelX[4]                                                                                                                   ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.076      ; 2.061      ;
; 1.991 ; SobelFilter:u13|sobelY[7]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.040      ; 2.031      ;
; 2.004 ; SobelFilter:u13|sobelX[2]                                                                                                                   ; SobelFilter:u13|tmp2[2]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.079      ; 2.083      ;
; 2.004 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.039      ; 2.043      ;
; 2.010 ; SobelFilter:u13|sobelY[7]                                                                                                                   ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.040      ; 2.050      ;
; 2.014 ; SobelFilter:u13|sobelX[16]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.078      ; 2.092      ;
; 2.015 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.037      ; 2.052      ;
; 2.015 ; SobelFilter:u13|sobelX[7]                                                                                                                   ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.080      ; 2.095      ;
; 2.016 ; SobelFilter:u13|sobelX[16]                                                                                                                  ; SobelFilter:u13|tmp2[16]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.062      ; 2.078      ;
; 2.017 ; SobelFilter:u13|sobelX[13]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.041      ; 2.058      ;
; 2.018 ; SobelFilter:u13|sobelY[11]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.062      ; 2.080      ;
; 2.026 ; SobelFilter:u13|sobelX[5]                                                                                                                   ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.080      ; 2.106      ;
; 2.027 ; SobelFilter:u13|sobelY[11]                                                                                                                  ; SobelFilter:u13|tmp2[12]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.062      ; 2.089      ;
; 2.030 ; SobelFilter:u13|sobelX[12]                                                                                                                  ; SobelFilter:u13|tmp2[12]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.039      ; 2.069      ;
; 2.031 ; SobelFilter:u13|sobelX[15]                                                                                                                  ; SobelFilter:u13|tmp2[15]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.036      ; 2.067      ;
; 2.034 ; SobelFilter:u13|sobelY[9]                                                                                                                   ; SobelFilter:u13|tmp2[9]    ; SW[5]        ; SW[5]       ; 0.000        ; -0.121     ; 1.913      ;
; 2.038 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.077      ; 2.115      ;
; 2.055 ; SobelFilter:u13|sobelY[12]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; -0.089     ; 1.966      ;
; 2.057 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.090      ; 2.147      ;
; 2.060 ; SobelFilter:u13|sobelY[6]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.041      ; 2.101      ;
; 2.064 ; SobelFilter:u13|sobelY[3]                                                                                                                   ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; -0.058     ; 2.006      ;
; 2.075 ; SobelFilter:u13|sobelY[6]                                                                                                                   ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.041      ; 2.116      ;
; 2.075 ; SobelFilter:u13|sobelY[5]                                                                                                                   ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.040      ; 2.115      ;
; 2.078 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[9]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.053      ; 2.131      ;
; 2.079 ; SobelFilter:u13|sobelY[5]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.041      ; 2.120      ;
; 2.080 ; SobelFilter:u13|sobelY[10]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.063      ; 2.143      ;
; 2.083 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[12]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.086      ; 2.169      ;
; 2.085 ; SobelFilter:u13|sobelY[11]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.183      ; 2.268      ;
; 2.101 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.090      ; 2.191      ;
; 2.106 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.091      ; 2.197      ;
; 2.109 ; SobelFilter:u13|sobelY[10]                                                                                                                  ; SobelFilter:u13|tmp2[12]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.063      ; 2.172      ;
; 2.110 ; SobelFilter:u13|sobelX[3]                                                                                                                   ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.074      ; 2.184      ;
; 2.115 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.039      ; 2.154      ;
; 2.116 ; SobelFilter:u13|sobelY[13]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.183      ; 2.299      ;
; 2.118 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.207      ; 2.325      ;
; 2.120 ; SobelFilter:u13|sobelY[10]                                                                                                                  ; SobelFilter:u13|tmp2[11]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.031      ; 2.151      ;
; 2.122 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[16]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.191      ; 2.313      ;
; 2.122 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[2]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.077      ; 2.199      ;
; 2.122 ; SobelFilter:u13|sobelY[12]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.032      ; 2.154      ;
; 2.125 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.076      ; 2.201      ;
; 2.128 ; SobelFilter:u13|sobelX[15]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.160      ; 2.288      ;
; 2.135 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[11]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.054      ; 2.189      ;
; 2.147 ; SobelFilter:u13|sobelY[10]                                                                                                                  ; SobelFilter:u13|tmp2[18]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.184      ; 2.331      ;
; 2.152 ; SobelFilter:u13|sobelX[31]                                                                                                                  ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.076      ; 2.228      ;
; 2.154 ; SobelFilter:u13|sobelY[16]                                                                                                                  ; SobelFilter:u13|tmp2[17]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.016      ; 2.170      ;
; 2.155 ; SobelFilter:u13|sobelX[1]                                                                                                                   ; SobelFilter:u13|tmp2[2]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.079      ; 2.234      ;
; 2.156 ; SobelFilter:u13|sobelY[13]                                                                                                                  ; SobelFilter:u13|tmp2[16]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.167      ; 2.323      ;
; 2.156 ; SobelFilter:u13|sobelX[6]                                                                                                                   ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; -0.048     ; 2.108      ;
; 2.166 ; SobelFilter:u13|sobelY[4]                                                                                                                   ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.039      ; 2.205      ;
; 2.167 ; SobelFilter:u13|sobelY[1]                                                                                                                   ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.091      ; 2.258      ;
; 2.170 ; SobelFilter:u13|sobelY[4]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.040      ; 2.210      ;
; 2.170 ; SobelFilter:u13|sobelX[9]                                                                                                                   ; SobelFilter:u13|tmp2[9]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.006      ; 2.176      ;
; 2.177 ; SobelFilter:u13|sobelX[3]                                                                                                                   ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.076      ; 2.253      ;
; 2.179 ; SobelFilter:u13|sobelX[1]                                                                                                                   ; SobelFilter:u13|tmp2[3]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.078      ; 2.257      ;
; 2.197 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[6]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.039      ; 2.236      ;
; 2.203 ; SobelFilter:u13|sobelY[11]                                                                                                                  ; SobelFilter:u13|tmp2[15]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.059      ; 2.262      ;
; 2.203 ; SobelFilter:u13|sobelY[13]                                                                                                                  ; SobelFilter:u13|tmp2[17]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.165      ; 2.368      ;
; 2.205 ; SobelFilter:u13|sobelX[7]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.080      ; 2.285      ;
; 2.207 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.086      ; 2.293      ;
; 2.209 ; SobelFilter:u13|sobelY[4]                                                                                                                   ; SobelFilter:u13|tmp2[5]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.039      ; 2.248      ;
; 2.215 ; SobelFilter:u13|sobelX[1]                                                                                                                   ; SobelFilter:u13|tmp2[4]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.076      ; 2.291      ;
; 2.218 ; SobelFilter:u13|sobelX[12]                                                                                                                  ; SobelFilter:u13|tmp2[13]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.039      ; 2.257      ;
; 2.220 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a59 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.735      ; 4.485      ;
; 2.225 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[7]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.040      ; 2.265      ;
; 2.227 ; SobelFilter:u13|sobelY[31]                                                                                                                  ; SobelFilter:u13|tmp2[10]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.053      ; 2.280      ;
; 2.228 ; SobelFilter:u13|sobelY[14]                                                                                                                  ; SobelFilter:u13|tmp2[14]   ; SW[5]        ; SW[5]       ; 0.000        ; -0.088     ; 2.140      ;
; 2.234 ; SobelFilter:u13|sobelY[2]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; 0.040      ; 2.274      ;
; 2.240 ; SobelFilter:u13|sobelY[12]                                                                                                                  ; SobelFilter:u13|tmp2[15]   ; SW[5]        ; SW[5]       ; 0.000        ; -0.092     ; 2.148      ;
; 2.248 ; SobelFilter:u13|sobelX[16]                                                                                                                  ; SobelFilter:u13|tmp2[17]   ; SW[5]        ; SW[5]       ; 0.000        ; 0.060      ; 2.308      ;
; 2.250 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a70 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.711      ; 4.491      ;
; 2.255 ; SobelFilter:u13|sobelX[8]                                                                                                                   ; SobelFilter:u13|tmp2[8]    ; SW[5]        ; SW[5]       ; 0.000        ; -0.047     ; 2.208      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[2]'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 2.595 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a45 ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.082      ; 7.207      ;
; 2.599 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.003      ; 7.132      ;
; 2.626 ; RAW2RGB:u4|rBlue[8]                                                                                                                         ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.940      ; 7.096      ;
; 2.635 ; RAW2RGB:u4|rGreen[5]                                                                                                                        ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.051      ; 7.216      ;
; 2.645 ; RAW2RGB:u4|rBlue[6]                                                                                                                         ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.936      ; 7.111      ;
; 2.661 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.001      ; 7.192      ;
; 2.668 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a45 ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.060      ; 7.258      ;
; 2.683 ; RAW2RGB:u4|rRed[8]                                                                                                                          ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.385      ; 7.598      ;
; 2.688 ; RAW2RGB:u4|rGreen[4]                                                                                                                        ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.058      ; 7.276      ;
; 2.706 ; RAW2RGB:u4|rBlue[7]                                                                                                                         ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.779      ; 7.015      ;
; 2.717 ; RAW2RGB:u4|rBlue[8]                                                                                                                         ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.940      ; 7.187      ;
; 2.720 ; RAW2RGB:u4|rBlue[9]                                                                                                                         ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.940      ; 7.190      ;
; 2.721 ; RAW2RGB:u4|rRed[4]                                                                                                                          ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.901      ; 7.152      ;
; 2.724 ; RAW2RGB:u4|rBlue[4]                                                                                                                         ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.934      ; 7.188      ;
; 2.725 ; GaussianFilter:u10|tmp_pix[3][6]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.911      ; 7.166      ;
; 2.735 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a38 ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.003      ; 7.268      ;
; 2.736 ; RAW2RGB:u4|rGreen[4]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.060      ; 7.326      ;
; 2.741 ; RAW2RGB:u4|rRed[8]                                                                                                                          ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.385      ; 7.656      ;
; 2.745 ; RAW2RGB:u4|rGreen[11]                                                                                                                       ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.680      ; 7.955      ;
; 2.749 ; GaussianFilter:u10|tmp_pix[3][7]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.941      ; 7.220      ;
; 2.753 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a43 ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.044      ; 7.327      ;
; 2.754 ; RAW2RGB:u4|rRed[6]                                                                                                                          ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.895      ; 7.179      ;
; 2.757 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a38 ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.001      ; 7.288      ;
; 2.761 ; GaussianFilter:u10|tmp_pix[1][9]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.933      ; 7.224      ;
; 2.770 ; RAW2RGB:u4|rBlue[7]                                                                                                                         ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.936      ; 7.236      ;
; 2.770 ; GaussianFilter:u10|tmp_pix[3][3]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.911      ; 7.211      ;
; 2.777 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a40 ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.003      ; 7.310      ;
; 2.779 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.812      ; 7.121      ;
; 2.791 ; RAW2RGB:u4|rGreen[6]                                                                                                                        ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.896      ; 7.217      ;
; 2.796 ; RAW2RGB:u4|rGreen[9]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.967      ; 7.293      ;
; 2.797 ; GaussianFilter:u10|tmp_pix[3][0]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.911      ; 7.238      ;
; 2.800 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.003      ; 7.333      ;
; 2.805 ; RAW2RGB:u4|rGreen[4]                                                                                                                        ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.060      ; 7.395      ;
; 2.808 ; RAW2RGB:u4|rGreen[3]                                                                                                                        ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.043      ; 7.381      ;
; 2.813 ; RAW2RGB:u4|rGreen[10]                                                                                                                       ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.680      ; 8.023      ;
; 2.820 ; RAW2RGB:u4|rGreen[6]                                                                                                                        ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.051      ; 7.401      ;
; 2.825 ; RAW2RGB:u4|rRed[1]                                                                                                                          ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.934      ; 7.289      ;
; 2.827 ; RAW2RGB:u4|rGreen[5]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.053      ; 7.410      ;
; 2.830 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.981      ; 7.341      ;
; 2.831 ; RAW2RGB:u4|rGreen[12]                                                                                                                       ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.680      ; 8.041      ;
; 2.837 ; GaussianFilter:u10|tmp_pix[3][1]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.941      ; 7.308      ;
; 2.839 ; RAW2RGB:u4|rGreen[7]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.978      ; 7.347      ;
; 2.844 ; GaussianFilter:u10|tmp_pix[0][9]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.923      ; 7.297      ;
; 2.850 ; RAW2RGB:u4|rBlue[6]                                                                                                                         ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.779      ; 7.159      ;
; 2.854 ; GaussianFilter:u10|tmp_pix[1][10]                                                                                                           ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.966      ; 7.350      ;
; 2.854 ; RAW2RGB:u4|rGreen[4]                                                                                                                        ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.903      ; 7.287      ;
; 2.855 ; RAW2RGB:u4|rRed[1]                                                                                                                          ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.936      ; 7.321      ;
; 2.859 ; GaussianFilter:u10|tmp_pix[3][0]                                                                                                            ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.909      ; 7.298      ;
; 2.860 ; RAW2RGB:u4|rBlue[5]                                                                                                                         ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.934      ; 7.324      ;
; 2.861 ; RAW2RGB:u4|rGreen[6]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.053      ; 7.444      ;
; 2.867 ; GaussianFilter:u10|tmp_pix[3][1]                                                                                                            ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.939      ; 7.336      ;
; 2.870 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a45 ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.891      ; 7.291      ;
; 2.872 ; RAW2RGB:u4|rRed[10]                                                                                                                         ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.385      ; 7.787      ;
; 2.873 ; RAW2RGB:u4|rBlue[3]                                                                                                                         ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.906      ; 7.309      ;
; 2.875 ; RAW2RGB:u4|rRed[0]                                                                                                                          ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.036      ; 7.441      ;
; 2.887 ; RAW2RGB:u4|rRed[7]                                                                                                                          ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.897      ; 7.314      ;
; 2.890 ; RAW2RGB:u4|rGreen[3]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.045      ; 7.465      ;
; 2.893 ; RAW2RGB:u4|rBlue[7]                                                                                                                         ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.936      ; 7.359      ;
; 2.894 ; GaussianFilter:u10|tmp_pix[4][8]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.945      ; 7.369      ;
; 2.894 ; RAW2RGB:u4|rRed[1]                                                                                                                          ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.936      ; 7.360      ;
; 2.894 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a38 ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.003      ; 7.427      ;
; 2.900 ; RAW2RGB:u4|rBlue[7]                                                                                                                         ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.753      ; 7.183      ;
; 2.900 ; RAW2RGB:u4|rGreen[5]                                                                                                                        ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.053      ; 7.483      ;
; 2.902 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a43 ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.022      ; 7.454      ;
; 2.905 ; RAW2RGB:u4|rRed[0]                                                                                                                          ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.038      ; 7.473      ;
; 2.908 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a38 ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.981      ; 7.419      ;
; 2.909 ; RAW2RGB:u4|rBlue[6]                                                                                                                         ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.934      ; 7.373      ;
; 2.909 ; RAW2RGB:u4|rBlue[2]                                                                                                                         ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.906      ; 7.345      ;
; 2.911 ; RAW2RGB:u4|rRed[7]                                                                                                                          ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.740      ; 7.181      ;
; 2.911 ; RAW2RGB:u4|rGreen[2]                                                                                                                        ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.036      ; 7.477      ;
; 2.915 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a38 ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.812      ; 7.257      ;
; 2.916 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.968      ; 7.414      ;
; 2.917 ; GaussianFilter:u10|tmp_pix[0][9]                                                                                                            ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.901      ; 7.348      ;
; 2.917 ; GaussianFilter:u10|tmp_pix[1][0]                                                                                                            ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.964      ; 7.411      ;
; 2.919 ; GaussianFilter:u10|tmp_pix[1][3]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.966      ; 7.415      ;
; 2.920 ; GaussianFilter:u10|tmp_pix[0][5]                                                                                                            ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.923      ; 7.373      ;
; 2.926 ; RAW2RGB:u4|rBlue[3]                                                                                                                         ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.908      ; 7.364      ;
; 2.927 ; GaussianFilter:u10|tmp_pix[1][10]                                                                                                           ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.944      ; 7.401      ;
; 2.929 ; RAW2RGB:u4|rGreen[3]                                                                                                                        ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.045      ; 7.504      ;
; 2.930 ; GaussianFilter:u10|tmp_pix[1][3]                                                                                                            ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.964      ; 7.424      ;
; 2.932 ; RAW2RGB:u4|rGreen[7]                                                                                                                        ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.976      ; 7.438      ;
; 2.934 ; RAW2RGB:u4|rRed[2]                                                                                                                          ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.902      ; 7.366      ;
; 2.935 ; GaussianFilter:u10|tmp_pix[1][8]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.966      ; 7.431      ;
; 2.936 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a47 ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.925      ; 7.391      ;
; 2.936 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a43 ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.853      ; 7.319      ;
; 2.936 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.820      ; 7.286      ;
; 2.938 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a47 ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.891      ; 7.359      ;
; 2.938 ; RAW2RGB:u4|rRed[3]                                                                                                                          ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.901      ; 7.369      ;
; 2.941 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a47 ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.063      ; 7.534      ;
; 2.943 ; RAW2RGB:u4|rGreen[2]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.038      ; 7.511      ;
; 2.943 ; RAW2RGB:u4|rRed[9]                                                                                                                          ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.385      ; 7.858      ;
; 2.943 ; RAW2RGB:u4|rBlue[6]                                                                                                                         ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.936      ; 7.409      ;
; 2.944 ; RAW2RGB:u4|rBlue[0]                                                                                                                         ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.906      ; 7.380      ;
; 2.944 ; RAW2RGB:u4|rRed[0]                                                                                                                          ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.038      ; 7.512      ;
; 2.945 ; RAW2RGB:u4|rGreen[5]                                                                                                                        ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.896      ; 7.371      ;
; 2.948 ; RAW2RGB:u4|rGreen[8]                                                                                                                        ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.830      ; 7.308      ;
; 2.950 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a41 ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.002      ; 7.482      ;
; 2.950 ; RAW2RGB:u4|rRed[9]                                                                                                                          ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 5.202      ; 7.682      ;
; 2.953 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.846      ; 7.329      ;
; 2.954 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.808      ; 7.292      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.406 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.917     ; 2.938      ;
; -3.405 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.887     ; 2.967      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.044 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.546     ; 2.947      ;
; -3.043 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.554     ; 2.938      ;
; -3.043 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.554     ; 2.938      ;
; -3.043 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.554     ; 2.938      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.041 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.555     ; 2.935      ;
; -3.016 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.968      ;
; -3.016 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.968      ;
; -3.016 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.968      ;
; -3.016 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.968      ;
; -3.016 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.968      ;
; -3.016 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.968      ;
; -3.016 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.968      ;
; -3.016 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.968      ;
; -3.016 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.968      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -3.015 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.497     ; 2.967      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.550     ; 3.407      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.543     ; 3.414      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.543     ; 3.414      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.543     ; 3.414      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.543     ; 3.414      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.543     ; 3.414      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.543     ; 3.414      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.543     ; 3.414      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.543     ; 3.414      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.543     ; 3.414      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.543     ; 3.414      ;
; -1.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.543     ; 3.414      ;
; -1.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.545     ; 3.442      ;
; -1.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.538     ; 3.447      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.801     ; 3.009      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.010      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.010      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.010      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.010      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.010      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.010      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.010      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.010      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.010      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.010      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.010      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.800     ; 3.010      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.801     ; 3.009      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.801     ; 3.009      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.801     ; 3.009      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.801     ; 3.009      ;
; -0.861 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.801     ; 3.009      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -3.164 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.636     ; 3.017      ;
; -2.538 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.074     ; 2.953      ;
; -2.538 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.074     ; 2.953      ;
; -2.538 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.074     ; 2.953      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.506 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; -0.013     ; 2.982      ;
; -2.314 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.202      ; 3.005      ;
; -2.314 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.202      ; 3.005      ;
; -2.314 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.202      ; 3.005      ;
; -2.314 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.202      ; 3.005      ;
; -2.314 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.202      ; 3.005      ;
; -2.246 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.252      ; 2.987      ;
; -1.940 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.542      ; 2.971      ;
; -1.904 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.595      ; 2.988      ;
; -1.904 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.595      ; 2.988      ;
; -1.904 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.595      ; 2.988      ;
; -1.904 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.595      ; 2.988      ;
; -1.904 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.595      ; 2.988      ;
; -1.904 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.595      ; 2.988      ;
; -1.904 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.595      ; 2.988      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.900 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.571      ; 2.960      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.869 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                                         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.607      ; 2.965      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.397      ; 2.980      ;
; -1.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.415      ; 2.974      ;
; -1.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.415      ; 2.974      ;
; -1.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.415      ; 2.974      ;
; -1.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.415      ; 2.974      ;
; -1.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.415      ; 2.974      ;
; -1.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.415      ; 2.974      ;
; -1.570 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.415      ; 2.974      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                       ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -2.758 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 3.966      ;
; -2.739 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 3.947      ;
; -2.734 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 3.942      ;
; -2.697 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 3.898      ;
; -2.691 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 3.899      ;
; -2.689 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.891      ;
; -2.689 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.891      ;
; -2.689 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.891      ;
; -2.688 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 3.896      ;
; -2.678 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 3.879      ;
; -2.673 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 3.874      ;
; -2.670 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.872      ;
; -2.670 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.872      ;
; -2.670 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.872      ;
; -2.665 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.867      ;
; -2.665 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.867      ;
; -2.665 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.867      ;
; -2.656 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 3.864      ;
; -2.630 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 3.831      ;
; -2.630 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.835      ;
; -2.625 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.828      ;
; -2.625 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.828      ;
; -2.622 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.824      ;
; -2.622 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.824      ;
; -2.622 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.824      ;
; -2.618 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 3.819      ;
; -2.606 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.809      ;
; -2.606 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.809      ;
; -2.601 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.804      ;
; -2.601 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.804      ;
; -2.600 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.802      ;
; -2.600 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.802      ;
; -2.600 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.802      ;
; -2.595 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 3.796      ;
; -2.587 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.789      ;
; -2.587 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.789      ;
; -2.587 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.789      ;
; -2.576 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.194      ; 3.759      ;
; -2.560 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.209      ; 3.758      ;
; -2.558 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.761      ;
; -2.558 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.761      ;
; -2.551 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.210      ; 3.750      ;
; -2.551 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.210      ; 3.750      ;
; -2.551 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.210      ; 3.750      ;
; -2.540 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 3.748      ;
; -2.536 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.739      ;
; -2.536 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.739      ;
; -2.523 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.726      ;
; -2.523 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.726      ;
; -2.515 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.187      ; 3.691      ;
; -2.507 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.188      ; 3.684      ;
; -2.507 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.188      ; 3.684      ;
; -2.507 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.188      ; 3.684      ;
; -2.487 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.211      ; 3.687      ;
; -2.487 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.211      ; 3.687      ;
; -2.484 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.689      ;
; -2.484 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.689      ;
; -2.479 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 3.680      ;
; -2.473 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.678      ;
; -2.471 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.673      ;
; -2.471 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.673      ;
; -2.471 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.213      ; 3.673      ;
; -2.470 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 3.678      ;
; -2.458 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 3.666      ;
; -2.458 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 3.666      ;
; -2.443 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.189      ; 3.621      ;
; -2.443 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.189      ; 3.621      ;
; -2.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.628      ;
; -2.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.628      ;
; -2.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.628      ;
; -2.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.628      ;
; -2.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.628      ;
; -2.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.628      ;
; -2.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.628      ;
; -2.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.628      ;
; -2.423 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.628      ;
; -2.414 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.209      ; 3.612      ;
; -2.414 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.209      ; 3.612      ;
; -2.407 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.610      ;
; -2.407 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.214      ; 3.610      ;
; -2.404 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.609      ;
; -2.404 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.609      ;
; -2.404 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.609      ;
; -2.404 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.609      ;
; -2.404 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.609      ;
; -2.404 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.609      ;
; -2.404 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.609      ;
; -2.404 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.609      ;
; -2.404 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.609      ;
; -2.403 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.209      ; 3.601      ;
; -2.400 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.597      ; 3.986      ;
; -2.400 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.212      ; 3.601      ;
; -2.399 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.219      ; 3.607      ;
; -2.399 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.604      ;
; -2.399 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.604      ;
; -2.399 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.604      ;
; -2.399 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.604      ;
; -2.399 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.604      ;
; -2.399 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.604      ;
; -2.399 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.216      ; 3.604      ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'RAW2RGB:u4|dval_ctrl'                                                                                   ;
+--------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                 ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+
; -2.034 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|dval_ctrl_en ; CLOCK2_50    ; RAW2RGB:u4|dval_ctrl ; 1.000        ; -1.740     ; 1.293      ;
+--------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.388      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.571     ; 3.385      ;
; 3.994 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.563     ; 3.423      ;
; 3.994 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.566     ; 3.420      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.003      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.003      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.000      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.000      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.000      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.003      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.003      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.003      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.003      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.003      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.000      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.003      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.000      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.000      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.000      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.003      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.003      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.003      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.807     ; 3.003      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.810     ; 3.000      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 2.997      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.801     ; 3.009      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.016      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.793     ; 3.017      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.793     ; 3.017      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.793     ; 3.017      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.794     ; 3.016      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.801     ; 3.009      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.793     ; 3.017      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.792     ; 3.018      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.793     ; 3.017      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.792     ; 3.018      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.799     ; 3.011      ;
; 4.139 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.793     ; 3.017      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.571 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.365      ;
; 15.590 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.346      ;
; 15.595 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.341      ;
; 15.638 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.298      ;
; 15.660 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.276      ;
; 15.673 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.263      ;
; 15.709 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.224      ;
; 15.732 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.109     ; 4.158      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.143      ;
; 15.789 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.147      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.808 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.124      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.813 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.119      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.076      ;
; 15.871 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.065      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.878 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.054      ;
; 15.882 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.051      ;
; 15.884 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.052      ;
; 15.885 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.048      ;
; 15.886 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.047      ;
; 15.887 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.063     ; 4.049      ;
; 15.891 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.041      ;
; 15.891 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.041      ;
; 15.891 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.041      ;
; 15.891 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.041      ;
; 15.891 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.041      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'D5M_PIXLCLK'                                                                                    ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.631 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.798      ; 1.630      ;
; 0.631 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.798      ; 1.630      ;
; 0.631 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.798      ; 1.630      ;
; 0.631 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.798      ; 1.630      ;
; 0.631 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[7]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.798      ; 1.630      ;
; 0.631 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.798      ; 1.630      ;
; 0.631 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.798      ; 1.630      ;
; 0.631 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.798      ; 1.630      ;
; 0.631 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rDval         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.798      ; 1.630      ;
; 0.652 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[8]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.788      ; 1.641      ;
; 0.672 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[6]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.883      ; 1.756      ;
; 0.814 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[9]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.809      ; 1.824      ;
; 0.828 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[9]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.837      ; 1.866      ;
; 0.828 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[8]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.837      ; 1.866      ;
; 0.833 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[7]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.881      ; 1.915      ;
; 0.833 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[5]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.881      ; 1.915      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.735      ; 1.785      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[0]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.735      ; 1.785      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[2]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.735      ; 1.785      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.735      ; 1.785      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.735      ; 1.785      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[1]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.735      ; 1.785      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.735      ; 1.785      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.735      ; 1.785      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.735      ; 1.785      ;
; 0.849 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.735      ; 1.785      ;
; 0.866 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[2]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.875      ; 1.942      ;
; 0.879 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[7]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.841      ; 1.921      ;
; 0.879 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[6]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.841      ; 1.921      ;
; 0.879 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[5]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.841      ; 1.921      ;
; 0.879 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[4]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.841      ; 1.921      ;
; 0.879 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[1]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.841      ; 1.921      ;
; 0.920 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.849      ; 1.970      ;
; 0.920 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.849      ; 1.970      ;
; 0.958 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.721      ; 1.880      ;
; 0.958 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.721      ; 1.880      ;
; 0.958 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.721      ; 1.880      ;
; 0.958 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[5]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.721      ; 1.880      ;
; 0.958 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[5]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.721      ; 1.880      ;
; 0.958 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.721      ; 1.880      ;
; 0.958 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.721      ; 1.880      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.711      ; 1.888      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[9]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.711      ; 1.888      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.711      ; 1.888      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.711      ; 1.888      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[10] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.711      ; 1.888      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[9]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.711      ; 1.888      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.711      ; 1.888      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.711      ; 1.888      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.711      ; 1.888      ;
; 0.976 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.711      ; 1.888      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.727      ; 1.925      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.727      ; 1.925      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[10] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[9]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[5]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.727      ; 1.925      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.727      ; 1.925      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.727      ; 1.925      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.727      ; 1.925      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.727      ; 1.925      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.727      ; 1.925      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.727      ; 1.925      ;
; 0.997 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.726      ; 1.924      ;
; 1.028 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|oDval         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.909      ; 2.138      ;
; 1.050 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[4]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.712      ; 1.963      ;
; 1.056 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[4]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.875      ; 2.132      ;
; 1.056 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[3]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.875      ; 2.132      ;
; 1.060 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[11]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.870      ; 2.131      ;
; 1.060 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[10]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.870      ; 2.131      ;
; 1.060 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[3]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.870      ; 2.131      ;
; 1.060 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[2]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.870      ; 2.131      ;
; 1.060 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[0]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.870      ; 2.131      ;
; 1.084 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|dval_ctrl     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.139      ; 1.424      ;
; 1.091 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[3]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.728      ; 2.020      ;
; 1.102 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[1]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.821      ; 2.124      ;
; 1.137 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[6]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.719      ; 2.057      ;
; 1.137 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[5]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.719      ; 2.057      ;
; 1.189 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[10]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.374      ; 1.764      ;
; 1.189 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[9]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.374      ; 1.764      ;
; 1.189 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[8]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.374      ; 1.764      ;
; 1.189 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[5]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.374      ; 1.764      ;
; 1.297 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[10] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.716      ; 2.214      ;
; 1.298 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[10] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.691      ; 2.190      ;
; 1.298 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[9]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.691      ; 2.190      ;
; 1.298 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.691      ; 2.190      ;
; 1.298 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.691      ; 2.190      ;
; 1.298 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.691      ; 2.190      ;
; 1.298 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.691      ; 2.190      ;
; 1.298 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.691      ; 2.190      ;
; 1.298 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.691      ; 2.190      ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.840 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.844      ; 2.885      ;
; 1.863 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.837      ; 2.901      ;
; 1.888 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.847      ; 2.936      ;
; 1.902 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.837      ; 2.940      ;
; 1.924 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.844      ; 2.969      ;
; 1.933 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.844      ; 2.978      ;
; 1.974 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.844      ; 3.019      ;
; 2.000 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.847      ; 3.048      ;
; 2.009 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.847      ; 3.057      ;
; 2.039 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.847      ; 3.087      ;
; 2.047 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.844      ; 3.092      ;
; 2.048 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.844      ; 3.093      ;
; 2.049 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.844      ; 3.094      ;
; 2.052 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.844      ; 3.097      ;
; 2.108 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.847      ; 3.156      ;
; 2.111 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.847      ; 3.159      ;
; 2.115 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.847      ; 3.163      ;
; 2.126 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.844      ; 3.171      ;
; 2.126 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.844      ; 3.171      ;
; 2.130 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.844      ; 3.175      ;
; 2.133 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.846      ; 3.180      ;
; 2.138 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.823      ; 3.162      ;
; 2.156 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.839      ; 3.196      ;
; 2.181 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.849      ; 3.231      ;
; 2.187 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.848      ; 3.236      ;
; 2.195 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.839      ; 3.235      ;
; 2.210 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.841      ; 3.252      ;
; 2.217 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.846      ; 3.264      ;
; 2.219 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.872      ;
; 2.219 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.872      ;
; 2.219 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.872      ;
; 2.219 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.872      ;
; 2.219 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.872      ;
; 2.226 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.846      ; 3.273      ;
; 2.235 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.851      ; 3.287      ;
; 2.242 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.445      ; 2.888      ;
; 2.242 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.445      ; 2.888      ;
; 2.242 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.445      ; 2.888      ;
; 2.242 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.445      ; 2.888      ;
; 2.242 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.445      ; 2.888      ;
; 2.245 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.451      ; 2.897      ;
; 2.245 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.451      ; 2.897      ;
; 2.245 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.451      ; 2.897      ;
; 2.245 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.451      ; 2.897      ;
; 2.245 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.451      ; 2.897      ;
; 2.245 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.451      ; 2.897      ;
; 2.245 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.451      ; 2.897      ;
; 2.245 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.451      ; 2.897      ;
; 2.245 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.451      ; 2.897      ;
; 2.249 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.841      ; 3.291      ;
; 2.257 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.847      ; 3.305      ;
; 2.267 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.455      ; 2.923      ;
; 2.267 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.455      ; 2.923      ;
; 2.267 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.455      ; 2.923      ;
; 2.267 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.455      ; 2.923      ;
; 2.267 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.455      ; 2.923      ;
; 2.268 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.913      ;
; 2.268 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.913      ;
; 2.268 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.913      ;
; 2.268 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.913      ;
; 2.268 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.913      ;
; 2.268 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.913      ;
; 2.268 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.913      ;
; 2.268 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.913      ;
; 2.268 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.913      ;
; 2.270 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.846      ; 3.317      ;
; 2.271 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.848      ; 3.320      ;
; 2.280 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.848      ; 3.329      ;
; 2.281 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.445      ; 2.927      ;
; 2.281 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.445      ; 2.927      ;
; 2.281 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.445      ; 2.927      ;
; 2.281 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.445      ; 2.927      ;
; 2.281 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.445      ; 2.927      ;
; 2.284 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.847      ; 3.332      ;
; 2.293 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.454      ; 2.948      ;
; 2.293 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.454      ; 2.948      ;
; 2.293 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.454      ; 2.948      ;
; 2.293 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.454      ; 2.948      ;
; 2.293 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.454      ; 2.948      ;
; 2.293 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.454      ; 2.948      ;
; 2.293 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.454      ; 2.948      ;
; 2.293 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.454      ; 2.948      ;
; 2.293 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.454      ; 2.948      ;
; 2.295 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.844      ; 3.340      ;
; 2.296 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.849      ; 3.346      ;
; 2.302 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.849      ; 3.352      ;
; 2.303 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.956      ;
; 2.303 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.956      ;
; 2.303 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.956      ;
; 2.303 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.956      ;
; 2.303 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.956      ;
; 2.305 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.958      ;
; 2.305 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.958      ;
; 2.305 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.958      ;
; 2.305 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.958      ;
; 2.305 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.452      ; 2.958      ;
; 2.307 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.952      ;
; 2.307 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.952      ;
; 2.307 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.952      ;
; 2.307 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.444      ; 2.952      ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.234 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 2.849      ;
; 2.234 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 2.849      ;
; 2.234 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 2.849      ;
; 2.234 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 2.849      ;
; 2.234 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 2.849      ;
; 2.599 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.849      ;
; 2.599 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.849      ;
; 2.599 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.849      ;
; 2.599 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 2.849      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.843      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.843      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.843      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.843      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.843      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.843      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.843      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.843      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.843      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.843      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.843      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 2.843      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 2.840      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.845      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.845      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.845      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.845      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.845      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.845      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.845      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.845      ;
; 2.600 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 2.845      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.112 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 3.357      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.135 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.373      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.160 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.077      ; 3.408      ;
; 3.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.412      ;
; 3.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.412      ;
; 3.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.412      ;
; 3.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.412      ;
; 3.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.412      ;
; 3.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.412      ;
; 3.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.412      ;
; 3.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.412      ;
; 3.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 3.412      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'RAW2RGB:u4|dval_ctrl'                                                                                   ;
+-------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                 ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+
; 2.576 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|dval_ctrl_en ; CLOCK2_50    ; RAW2RGB:u4|dval_ctrl ; 0.000        ; -1.584     ; 1.183      ;
+-------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.451 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.872     ; 2.850      ;
; 4.452 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.872     ; 2.851      ;
; 4.452 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.872     ; 2.851      ;
; 4.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.858      ;
; 4.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.858      ;
; 4.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.858      ;
; 4.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.858      ;
; 4.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.858      ;
; 4.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.858      ;
; 4.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.858      ;
; 4.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.858      ;
; 4.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.875     ; 2.849      ;
; 4.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.875     ; 2.849      ;
; 4.453 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.875     ; 2.849      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.859      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.859      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.859      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.859      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.873     ; 2.852      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.873     ; 2.852      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.873     ; 2.852      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.873     ; 2.852      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.873     ; 2.852      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.873     ; 2.852      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.873     ; 2.852      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.873     ; 2.852      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.859      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.859      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.859      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.866     ; 2.859      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.873     ; 2.852      ;
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.873     ; 2.852      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.911     ; 2.843      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.911     ; 2.843      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.911     ; 2.843      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.911     ; 2.843      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.911     ; 2.843      ;
; 4.488 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.909     ; 2.850      ;
; 4.488 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.916     ; 2.843      ;
; 4.488 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.909     ; 2.850      ;
; 4.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.909     ; 2.851      ;
; 4.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.909     ; 2.851      ;
; 4.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.909     ; 2.851      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.851      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.851      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.851      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.851      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.851      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.851      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.851      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.851      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.851      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.269     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.850      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.851      ;
; 4.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.012     ; 3.216      ;
; 4.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.020     ; 3.209      ;
; 4.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.017     ; 3.204      ;
; 4.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.017     ; 3.204      ;
; 4.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.017     ; 3.204      ;
; 4.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.017     ; 3.204      ;
; 4.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.017     ; 3.204      ;
; 4.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.017     ; 3.204      ;
; 4.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.017     ; 3.204      ;
; 4.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.017     ; 3.204      ;
; 4.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.017     ; 3.204      ;
; 4.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.017     ; 3.204      ;
; 4.953 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.017     ; 3.204      ;
; 4.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.199      ;
; 4.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.199      ;
; 4.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.199      ;
; 4.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.199      ;
; 4.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.025     ; 3.199      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.454 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.875     ; 2.850      ;
; 4.455 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.914     ; 2.812      ;
; 4.455 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.914     ; 2.812      ;
; 4.455 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.914     ; 2.812      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.897     ; 2.857      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.897     ; 2.857      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.897     ; 2.857      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.897     ; 2.857      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.897     ; 2.857      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.897     ; 2.857      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.858      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.858      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.858      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.858      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.858      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.858      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.858      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.896     ; 2.858      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.905     ; 2.849      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.905     ; 2.849      ;
; 4.483 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.905     ; 2.849      ;
; 4.491 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.928     ; 2.834      ;
; 4.491 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.928     ; 2.834      ;
; 4.491 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.928     ; 2.834      ;
; 4.491 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.928     ; 2.834      ;
; 4.491 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.928     ; 2.834      ;
; 4.491 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.928     ; 2.834      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.843      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.857      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.857      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.857      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.857      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.859      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.857      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.859      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.857      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.857      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.857      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.859      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 2.859      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 2.857      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.850      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 2.851      ;
; 4.849 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 2.851      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.844      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.844      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.841      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.841      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.841      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.844      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.844      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.844      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.844      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.844      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.841      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.844      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.841      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.841      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.842      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.841      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.844      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.843      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.843      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.842      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.842      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.843      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.843      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.843      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.843      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.844      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.844      ;
; 4.850 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 2.844      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; SW[5]                                          ; -25.336 ; -931.078      ;
; D5M_PIXLCLK                                    ; -23.725 ; -1935.741     ;
; SW[2]                                          ; -8.658  ; -99.704       ;
; SW[4]                                          ; -2.524  ; -66.169       ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; -1.118  ; -60.620       ;
; CLOCK2_50                                      ; -0.544  ; -0.544        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.431   ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 9.816   ; 0.000         ;
+------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; D5M_PIXLCLK                                    ; -0.487 ; -3.301        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.109  ; 0.000         ;
; SW[4]                                          ; 0.148  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.172  ; 0.000         ;
; CLOCK2_50                                      ; 0.173  ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; 0.173  ; 0.000         ;
; SW[2]                                          ; 0.473  ; 0.000         ;
; SW[5]                                          ; 0.535  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; D5M_PIXLCLK                                    ; -1.308 ; -150.875      ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; -1.114 ; -50.370       ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; -1.061 ; -21.259       ;
; RAW2RGB:u4|dval_ctrl                           ; -0.721 ; -0.721        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 6.293  ; 0.000         ;
; CLOCK2_50                                      ; 17.528 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; D5M_PIXLCLK                                    ; 0.491 ; 0.000         ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; 0.825 ; 0.000         ;
; CLOCK2_50                                      ; 1.332 ; 0.000         ;
; RAW2RGB:u4|dval_ctrl                           ; 1.423 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.712 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.713 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; D5M_PIXLCLK                                    ; -3.000 ; -1227.157     ;
; SW[5]                                          ; -3.000 ; -30.709       ;
; SW[4]                                          ; -3.000 ; -25.463       ;
; SW[2]                                          ; -3.000 ; -15.431       ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; -1.000 ; -72.000       ;
; RAW2RGB:u4|dval_ctrl                           ; -1.000 ; -1.000        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.758  ; 0.000         ;
; CLOCK2_50                                      ; 9.251  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.256 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[5]'                                                                                                ;
+---------+-----------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -25.336 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.404      ; 27.790     ;
; -25.306 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.404      ; 27.760     ;
; -25.284 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.402      ; 27.736     ;
; -25.254 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.402      ; 27.706     ;
; -25.226 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.428      ; 27.704     ;
; -25.220 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.406      ; 27.639     ;
; -25.200 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.497      ; 27.686     ;
; -25.196 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.428      ; 27.674     ;
; -25.192 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.426      ; 27.667     ;
; -25.190 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.406      ; 27.609     ;
; -25.176 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.465      ; 27.792     ;
; -25.170 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.497      ; 27.656     ;
; -25.164 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.404      ; 27.618     ;
; -25.162 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.426      ; 27.637     ;
; -25.158 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.465      ; 27.773     ;
; -25.146 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.465      ; 27.762     ;
; -25.138 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.428      ; 27.710     ;
; -25.128 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.465      ; 27.743     ;
; -25.112 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.403      ; 27.659     ;
; -25.112 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.402      ; 27.564     ;
; -25.108 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.428      ; 27.680     ;
; -25.084 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.267      ; 27.401     ;
; -25.082 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.460      ; 27.696     ;
; -25.082 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.403      ; 27.629     ;
; -25.079 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[2]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.404      ; 27.627     ;
; -25.066 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.428      ; 27.639     ;
; -25.055 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.384      ; 27.491     ;
; -25.054 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.428      ; 27.532     ;
; -25.052 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.460      ; 27.666     ;
; -25.049 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.496      ; 27.696     ;
; -25.049 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[2]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.404      ; 27.597     ;
; -25.048 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.406      ; 27.467     ;
; -25.047 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.394      ; 27.493     ;
; -25.038 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.425      ; 27.512     ;
; -25.037 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.405      ; 27.494     ;
; -25.036 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.428      ; 27.609     ;
; -25.032 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.265      ; 27.347     ;
; -25.028 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.497      ; 27.514     ;
; -25.025 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.384      ; 27.461     ;
; -25.020 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.426      ; 27.495     ;
; -25.019 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.496      ; 27.666     ;
; -25.018 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.404      ; 27.474     ;
; -25.017 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.394      ; 27.463     ;
; -25.017 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.266      ; 27.333     ;
; -25.009 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.428      ; 27.581     ;
; -25.008 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.425      ; 27.482     ;
; -25.007 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.405      ; 27.464     ;
; -25.004 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.465      ; 27.620     ;
; -24.988 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.404      ; 27.444     ;
; -24.986 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.465      ; 27.601     ;
; -24.979 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.428      ; 27.551     ;
; -24.976 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.408      ; 27.433     ;
; -24.974 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.291      ; 27.315     ;
; -24.968 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.269      ; 27.250     ;
; -24.966 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.428      ; 27.538     ;
; -24.965 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.264      ; 27.279     ;
; -24.957 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.396      ; 27.360     ;
; -24.956 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.409      ; 27.415     ;
; -24.954 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.466      ; 27.409     ;
; -24.948 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.425      ; 27.422     ;
; -24.948 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.360      ; 27.297     ;
; -24.946 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.408      ; 27.403     ;
; -24.944 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.427      ; 27.421     ;
; -24.940 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.289      ; 27.278     ;
; -24.940 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.403      ; 27.487     ;
; -24.939 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelX[0]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.405      ; 27.408     ;
; -24.927 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.396      ; 27.330     ;
; -24.926 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.409      ; 27.385     ;
; -24.924 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.328      ; 27.403     ;
; -24.924 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.466      ; 27.379     ;
; -24.918 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.425      ; 27.392     ;
; -24.914 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.427      ; 27.391     ;
; -24.911 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.486      ; 27.386     ;
; -24.910 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.460      ; 27.524     ;
; -24.909 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelX[0]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.405      ; 27.378     ;
; -24.907 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[2]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.404      ; 27.455     ;
; -24.907 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.290      ; 27.247     ;
; -24.906 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.328      ; 27.384     ;
; -24.901 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.268      ; 27.182     ;
; -24.900 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.427      ; 27.377     ;
; -24.894 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.428      ; 27.467     ;
; -24.887 ; RAW2RGB:u4|rGreen[12] ; SobelFilter:u13|sobelY[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.425      ; 27.456     ;
; -24.886 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.291      ; 27.321     ;
; -24.883 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelY[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.384      ; 27.319     ;
; -24.881 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[12] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.486      ; 27.356     ;
; -24.881 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.359      ; 27.229     ;
; -24.877 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.496      ; 27.524     ;
; -24.875 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelY[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.394      ; 27.321     ;
; -24.873 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.288      ; 27.210     ;
; -24.871 ; RAW2RGB:u4|rRed[9]    ; SobelFilter:u13|sobelX[4]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.267      ; 27.188     ;
; -24.870 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.427      ; 27.347     ;
; -24.866 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelY[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.425      ; 27.340     ;
; -24.865 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.405      ; 27.322     ;
; -24.860 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.266      ; 27.270     ;
; -24.857 ; RAW2RGB:u4|rGreen[11] ; SobelFilter:u13|sobelY[5]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.425      ; 27.426     ;
; -24.857 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.327      ; 27.335     ;
; -24.846 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[1]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.404      ; 27.302     ;
; -24.839 ; RAW2RGB:u4|rRed[11]   ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.327      ; 27.316     ;
; -24.837 ; RAW2RGB:u4|rGreen[10] ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.428      ; 27.409     ;
; -24.830 ; RAW2RGB:u4|rRed[10]   ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; 0.500        ; 2.323      ; 27.307     ;
+---------+-----------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'D5M_PIXLCLK'                                                                                       ;
+---------+-----------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node             ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; -23.725 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.491     ;
; -23.724 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.490     ;
; -23.696 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.257     ; 24.446     ;
; -23.696 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.257     ; 24.446     ;
; -23.695 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.461     ;
; -23.694 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.460     ;
; -23.666 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.257     ; 24.416     ;
; -23.666 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.257     ; 24.416     ;
; -23.553 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.319     ;
; -23.552 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.318     ;
; -23.534 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.300     ;
; -23.531 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.297     ;
; -23.524 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.290     ;
; -23.524 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.257     ; 24.274     ;
; -23.524 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.257     ; 24.274     ;
; -23.519 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.285     ;
; -23.504 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.270     ;
; -23.501 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.267     ;
; -23.494 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.260     ;
; -23.489 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.255     ;
; -23.473 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.378     ; 24.102     ;
; -23.472 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.378     ; 24.101     ;
; -23.447 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.196     ; 24.258     ;
; -23.446 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.196     ; 24.257     ;
; -23.444 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.394     ; 24.057     ;
; -23.444 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.394     ; 24.057     ;
; -23.444 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.189     ; 24.262     ;
; -23.442 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.189     ; 24.260     ;
; -23.417 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.196     ; 24.228     ;
; -23.416 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.196     ; 24.227     ;
; -23.414 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.189     ; 24.232     ;
; -23.412 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.189     ; 24.230     ;
; -23.411 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[9]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.201     ; 24.217     ;
; -23.410 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[9]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.201     ; 24.216     ;
; -23.406 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.379     ; 24.034     ;
; -23.406 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[8]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.201     ; 24.212     ;
; -23.406 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[8]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.201     ; 24.212     ;
; -23.405 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.379     ; 24.033     ;
; -23.381 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[9]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.201     ; 24.187     ;
; -23.380 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[9]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.201     ; 24.186     ;
; -23.377 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.395     ; 23.989     ;
; -23.377 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.395     ; 23.989     ;
; -23.376 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[8]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.201     ; 24.182     ;
; -23.376 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[8]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.201     ; 24.182     ;
; -23.363 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[2]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.257     ; 24.113     ;
; -23.362 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.128     ;
; -23.361 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[2]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.257     ; 24.111     ;
; -23.359 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.125     ;
; -23.353 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oRed[6]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.194     ; 24.166     ;
; -23.352 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.118     ;
; -23.351 ; RAW2RGB:u4|rGreen[12] ; TargetGen:u14|oBlue[6]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.194     ; 24.164     ;
; -23.347 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.241     ; 24.113     ;
; -23.333 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[2]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.257     ; 24.083     ;
; -23.331 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[2]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.257     ; 24.081     ;
; -23.323 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oRed[6]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.194     ; 24.136     ;
; -23.321 ; RAW2RGB:u4|rGreen[11] ; TargetGen:u14|oBlue[6]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.194     ; 24.134     ;
; -23.282 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.378     ; 23.911     ;
; -23.279 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.378     ; 23.908     ;
; -23.275 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.196     ; 24.086     ;
; -23.274 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.196     ; 24.085     ;
; -23.272 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.378     ; 23.901     ;
; -23.272 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.189     ; 24.090     ;
; -23.270 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.189     ; 24.088     ;
; -23.267 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.378     ; 23.896     ;
; -23.260 ; RAW2RGB:u4|rRed[9]    ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.378     ; 23.889     ;
; -23.259 ; RAW2RGB:u4|rRed[9]    ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.378     ; 23.888     ;
; -23.239 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[9]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.201     ; 24.045     ;
; -23.238 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[9]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.201     ; 24.044     ;
; -23.234 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[8]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.201     ; 24.040     ;
; -23.234 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[8]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.201     ; 24.040     ;
; -23.231 ; RAW2RGB:u4|rRed[9]    ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.394     ; 23.844     ;
; -23.231 ; RAW2RGB:u4|rRed[9]    ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.394     ; 23.844     ;
; -23.215 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[11]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.379     ; 23.843     ;
; -23.212 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[11] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.379     ; 23.840     ;
; -23.205 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[3]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.379     ; 23.833     ;
; -23.200 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[3]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.379     ; 23.828     ;
; -23.195 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.333     ; 23.869     ;
; -23.194 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.333     ; 23.868     ;
; -23.192 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.326     ; 23.873     ;
; -23.191 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[2]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.257     ; 23.941     ;
; -23.190 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.326     ; 23.871     ;
; -23.189 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[2]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.257     ; 23.939     ;
; -23.181 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oRed[6]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.194     ; 23.994     ;
; -23.179 ; RAW2RGB:u4|rGreen[10] ; TargetGen:u14|oBlue[6]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.194     ; 23.992     ;
; -23.177 ; RAW2RGB:u4|rBlue[11]  ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.611     ; 23.573     ;
; -23.176 ; RAW2RGB:u4|rBlue[11]  ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.611     ; 23.572     ;
; -23.166 ; RAW2RGB:u4|rBlue[10]  ; TargetGen:u14|oRed[4]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.611     ; 23.562     ;
; -23.165 ; RAW2RGB:u4|rBlue[10]  ; TargetGen:u14|oBlue[4]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.611     ; 23.561     ;
; -23.159 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[9]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.338     ; 23.828     ;
; -23.158 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[9]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.338     ; 23.827     ;
; -23.154 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oBlue[8]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.338     ; 23.823     ;
; -23.154 ; RAW2RGB:u4|rRed[10]   ; TargetGen:u14|oRed[8]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.338     ; 23.823     ;
; -23.148 ; RAW2RGB:u4|rBlue[11]  ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.627     ; 23.528     ;
; -23.148 ; RAW2RGB:u4|rBlue[11]  ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.627     ; 23.528     ;
; -23.137 ; RAW2RGB:u4|rBlue[10]  ; TargetGen:u14|oRed[5]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.627     ; 23.517     ;
; -23.137 ; RAW2RGB:u4|rBlue[10]  ; TargetGen:u14|oBlue[5]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.627     ; 23.517     ;
; -23.128 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[10]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.334     ; 23.801     ;
; -23.127 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[10] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.334     ; 23.800     ;
; -23.125 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oRed[7]   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.327     ; 23.805     ;
; -23.123 ; RAW2RGB:u4|rRed[11]   ; TargetGen:u14|oBlue[7]  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 1.000        ; -0.327     ; 23.803     ;
+---------+-----------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[2]'                                                                                                ;
+--------+-----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -8.658 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.883      ; 12.522     ;
; -8.628 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.883      ; 12.492     ;
; -8.561 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.875      ; 12.424     ;
; -8.531 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.875      ; 12.394     ;
; -8.501 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.796      ; 12.341     ;
; -8.486 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.883      ; 12.350     ;
; -8.471 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.796      ; 12.311     ;
; -8.469 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.880      ; 12.330     ;
; -8.466 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.807      ; 12.314     ;
; -8.439 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.880      ; 12.300     ;
; -8.436 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.807      ; 12.284     ;
; -8.406 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.746      ; 12.133     ;
; -8.389 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.875      ; 12.252     ;
; -8.387 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.797      ; 12.222     ;
; -8.357 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.797      ; 12.192     ;
; -8.339 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.745      ; 12.065     ;
; -8.329 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.796      ; 12.169     ;
; -8.309 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.738      ; 12.035     ;
; -8.297 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.880      ; 12.158     ;
; -8.295 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.818      ; 12.251     ;
; -8.294 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.807      ; 12.142     ;
; -8.265 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.818      ; 12.221     ;
; -8.249 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.659      ; 11.952     ;
; -8.242 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.737      ; 11.967     ;
; -8.217 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.743      ; 11.941     ;
; -8.215 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.797      ; 12.050     ;
; -8.214 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.670      ; 11.925     ;
; -8.199 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.806      ; 12.146     ;
; -8.193 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.746      ; 11.920     ;
; -8.182 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.658      ; 11.884     ;
; -8.169 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.806      ; 12.116     ;
; -8.150 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.742      ; 11.873     ;
; -8.147 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.669      ; 11.857     ;
; -8.135 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.660      ; 11.833     ;
; -8.123 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.818      ; 12.079     ;
; -8.109 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.513      ; 11.603     ;
; -8.098 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.513      ; 11.592     ;
; -8.096 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.738      ; 11.822     ;
; -8.083 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.895      ; 12.124     ;
; -8.068 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.659      ; 11.765     ;
; -8.064 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.818      ; 12.019     ;
; -8.053 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.895      ; 12.094     ;
; -8.044 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.895      ; 12.085     ;
; -8.043 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.681      ; 11.862     ;
; -8.036 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.659      ; 11.739     ;
; -8.034 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.818      ; 11.989     ;
; -8.027 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.806      ; 11.974     ;
; -8.014 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.895      ; 12.055     ;
; -8.012 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.505      ; 11.505     ;
; -8.004 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.743      ; 11.728     ;
; -8.001 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.670      ; 11.712     ;
; -8.001 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.505      ; 11.494     ;
; -7.978 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.519      ; 11.478     ;
; -7.977 ; RAW2RGB:u4|rGreen[12] ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.893      ; 12.015     ;
; -7.976 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.680      ; 11.794     ;
; -7.951 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.426      ; 11.421     ;
; -7.947 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.669      ; 11.757     ;
; -7.947 ; RAW2RGB:u4|rGreen[11] ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.893      ; 11.985     ;
; -7.940 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.426      ; 11.410     ;
; -7.924 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.437      ; 11.402     ;
; -7.922 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.660      ; 11.620     ;
; -7.921 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.510      ; 11.412     ;
; -7.913 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.437      ; 11.391     ;
; -7.911 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.895      ; 11.952     ;
; -7.910 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.510      ; 11.401     ;
; -7.892 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.818      ; 11.847     ;
; -7.881 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.511      ; 11.380     ;
; -7.880 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.668      ; 11.689     ;
; -7.872 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.895      ; 11.913     ;
; -7.849 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.485      ; 11.315     ;
; -7.838 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.427      ; 11.303     ;
; -7.831 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.758      ; 11.735     ;
; -7.830 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.681      ; 11.649     ;
; -7.827 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.427      ; 11.292     ;
; -7.821 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.432      ; 11.297     ;
; -7.812 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.681      ; 11.630     ;
; -7.805 ; RAW2RGB:u4|rGreen[10] ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.893      ; 11.843     ;
; -7.792 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.758      ; 11.696     ;
; -7.789 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.516      ; 11.286     ;
; -7.786 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.443      ; 11.270     ;
; -7.764 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.757      ; 11.667     ;
; -7.752 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.477      ; 11.217     ;
; -7.746 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.448      ; 11.332     ;
; -7.745 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.680      ; 11.562     ;
; -7.735 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.448      ; 11.321     ;
; -7.734 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.669      ; 11.544     ;
; -7.725 ; RAW2RGB:u4|rRed[10]   ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.756      ; 11.626     ;
; -7.725 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.757      ; 11.628     ;
; -7.707 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.433      ; 11.178     ;
; -7.691 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[5]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.398      ; 11.133     ;
; -7.664 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[4]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.409      ; 11.114     ;
; -7.661 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.482      ; 11.124     ;
; -7.658 ; RAW2RGB:u4|rRed[11]   ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.755      ; 11.558     ;
; -7.649 ; RAW2RGB:u4|rBlue[11]  ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.436      ; 11.226     ;
; -7.638 ; RAW2RGB:u4|rBlue[10]  ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.436      ; 11.215     ;
; -7.618 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.758      ; 11.522     ;
; -7.615 ; RAW2RGB:u4|rGreen[9]  ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.454      ; 11.207     ;
; -7.599 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.681      ; 11.417     ;
; -7.579 ; RAW2RGB:u4|rRed[9]    ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.758      ; 11.483     ;
; -7.578 ; RAW2RGB:u4|rBlue[9]   ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; 0.500        ; 3.399      ; 11.015     ;
+--------+-----------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[4]'                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -2.524 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.414      ; 5.004      ;
; -2.472 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.405      ; 4.927      ;
; -2.448 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.405      ; 4.903      ;
; -2.427 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.879      ;
; -2.403 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.855      ;
; -2.393 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.404      ; 4.846      ;
; -2.390 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.460      ; 4.838      ;
; -2.389 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.405      ; 4.844      ;
; -2.374 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.405      ; 4.924      ;
; -2.373 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.920      ;
; -2.369 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.404      ; 4.822      ;
; -2.366 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.460      ; 4.814      ;
; -2.363 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.414      ; 4.843      ;
; -2.360 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.813      ;
; -2.351 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.404      ; 4.899      ;
; -2.350 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.405      ; 4.900      ;
; -2.349 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.896      ;
; -2.344 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.796      ;
; -2.340 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.413      ; 4.802      ;
; -2.336 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.789      ;
; -2.322 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.404      ; 4.870      ;
; -2.311 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.460      ; 4.922      ;
; -2.311 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.413      ; 4.773      ;
; -2.310 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.404      ; 4.763      ;
; -2.307 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.855      ;
; -2.307 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.460      ; 4.755      ;
; -2.291 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.405      ; 4.841      ;
; -2.290 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.837      ;
; -2.287 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.460      ; 4.898      ;
; -2.278 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.826      ;
; -2.277 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.730      ;
; -2.263 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.404      ; 4.811      ;
; -2.252 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.413      ; 4.714      ;
; -2.250 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.414      ; 4.730      ;
; -2.228 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.460      ; 4.839      ;
; -2.219 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.767      ;
; -2.214 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.423      ; 4.687      ;
; -2.189 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[4]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.413      ; 4.651      ;
; -2.188 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.414      ; 4.652      ;
; -2.179 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.414      ; 4.737      ;
; -2.144 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.423      ; 4.617      ;
; -2.137 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.423      ; 4.610      ;
; -2.133 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.478      ; 4.599      ;
; -2.116 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.423      ; 4.684      ;
; -2.111 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.423      ; 4.584      ;
; -2.106 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.671      ;
; -2.101 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.423      ; 4.574      ;
; -2.101 ; SharpeningFilter:u12|tmp_pix[4][0]                                                                                                              ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.199      ; 4.366      ;
; -2.099 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.569      ;
; -2.092 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.562      ;
; -2.082 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a10 ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.405      ; 4.537      ;
; -2.067 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.478      ; 4.533      ;
; -2.066 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.536      ;
; -2.065 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.422      ; 4.536      ;
; -2.062 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.478      ; 4.528      ;
; -2.058 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.422      ; 4.529      ;
; -2.058 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.422      ; 4.529      ;
; -2.056 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.423      ; 4.529      ;
; -2.056 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.526      ;
; -2.056 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a10 ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.460      ; 4.504      ;
; -2.056 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a8  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.478      ; 4.685      ;
; -2.046 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.423      ; 4.614      ;
; -2.045 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.610      ;
; -2.045 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a2  ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.414      ; 4.603      ;
; -2.040 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.605      ;
; -2.039 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.423      ; 4.607      ;
; -2.034 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.478      ; 4.500      ;
; -2.032 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.422      ; 4.503      ;
; -2.032 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.503      ;
; -2.031 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a11 ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.460      ; 4.479      ;
; -2.029 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a10 ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.576      ;
; -2.025 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.496      ;
; -2.025 ; SharpeningFilter:u12|tmp_pix[4][0]                                                                                                              ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.190      ; 4.265      ;
; -2.023 ; SharpeningFilter:u12|tmp_pix[3][2]                                                                                                              ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.129      ; 4.218      ;
; -2.022 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.422      ; 4.493      ;
; -2.019 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.478      ; 4.485      ;
; -2.018 ; SharpeningFilter:u12|tmp_pix[3][2]                                                                                                              ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.120      ; 4.188      ;
; -2.018 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a1  ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.414      ; 4.576      ;
; -2.013 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.423      ; 4.581      ;
; -2.012 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.577      ;
; -2.012 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.478      ; 4.478      ;
; -2.009 ; SharpeningFilter:u12|tmp_pix[4][0]                                                                                                              ; SharpeningFilter:u12|tmp3[4]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.198      ; 4.256      ;
; -2.008 ; SharpeningFilter:u12|tmp_pix[4][2]                                                                                                              ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.199      ; 4.273      ;
; -2.004 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a11 ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.403      ; 4.551      ;
; -2.003 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.423      ; 4.571      ;
; -2.002 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.567      ;
; -1.999 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a3  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.470      ;
; -1.998 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a9  ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.405      ; 4.453      ;
; -1.991 ; SharpeningFilter:u12|tmp_pix[4][8]                                                                                                              ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.190      ; 4.231      ;
; -1.990 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a5  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.478      ; 4.619      ;
; -1.989 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6  ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.460      ;
; -1.985 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0  ; SharpeningFilter:u12|tmp3[3]  ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.410      ; 4.444      ;
; -1.985 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.421      ; 4.550      ;
; -1.983 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4  ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.478      ; 4.612      ;
; -1.982 ; SharpeningFilter:u12|tmp_pix[4][0]                                                                                                              ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.188      ; 4.219      ;
; -1.979 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a10 ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.460      ; 4.590      ;
; -1.978 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a9  ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.460      ; 4.426      ;
; -1.975 ; SharpeningFilter:u12|tmp_pix[3][2]                                                                                                              ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.118      ; 4.142      ;
; -1.963 ; SharpeningFilter:u12|tmp_pix[3][5]                                                                                                              ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.120      ; 4.133      ;
; -1.958 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7  ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; 0.500        ; 2.423      ; 4.526      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                   ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                    ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.118 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.278      ;
; -1.118 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.278      ;
; -1.118 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.278      ;
; -1.118 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.278      ;
; -1.118 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.278      ;
; -1.118 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.278      ;
; -1.118 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.278      ;
; -1.118 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.278      ;
; -1.116 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.276      ;
; -1.116 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.276      ;
; -1.116 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.276      ;
; -1.116 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.276      ;
; -1.116 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.276      ;
; -1.116 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.276      ;
; -1.116 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.276      ;
; -1.116 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.276      ;
; -1.081 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.241      ;
; -1.081 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.241      ;
; -1.081 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.241      ;
; -1.081 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.241      ;
; -1.081 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.241      ;
; -1.081 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.241      ;
; -1.081 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.241      ;
; -1.081 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.241      ;
; -1.077 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.238      ;
; -1.077 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.238      ;
; -1.077 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.238      ;
; -1.077 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.238      ;
; -1.077 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.238      ;
; -1.077 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.238      ;
; -1.077 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.238      ;
; -1.077 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.238      ;
; -1.075 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.236      ;
; -1.075 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.236      ;
; -1.075 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.236      ;
; -1.075 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.236      ;
; -1.075 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.236      ;
; -1.075 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.236      ;
; -1.075 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.236      ;
; -1.075 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.236      ;
; -1.067 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.180      ; 2.224      ;
; -1.067 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.180      ; 2.224      ;
; -1.067 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.180      ; 2.224      ;
; -1.067 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.180      ; 2.224      ;
; -1.067 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.180      ; 2.224      ;
; -1.067 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.180      ; 2.224      ;
; -1.067 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.180      ; 2.224      ;
; -1.067 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.180      ; 2.224      ;
; -1.054 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.214      ;
; -1.054 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.214      ;
; -1.054 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.214      ;
; -1.054 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.214      ;
; -1.054 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.214      ;
; -1.054 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.214      ;
; -1.054 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.214      ;
; -1.054 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.214      ;
; -1.053 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.213      ;
; -1.053 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.213      ;
; -1.053 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.213      ;
; -1.053 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.213      ;
; -1.053 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.213      ;
; -1.053 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.213      ;
; -1.053 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.213      ;
; -1.053 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.213      ;
; -1.040 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.201      ;
; -1.040 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.201      ;
; -1.040 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.201      ;
; -1.040 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.201      ;
; -1.040 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.201      ;
; -1.040 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.201      ;
; -1.040 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.201      ;
; -1.040 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.201      ;
; -1.026 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.181      ; 2.184      ;
; -1.026 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.181      ; 2.184      ;
; -1.026 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.181      ; 2.184      ;
; -1.026 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.181      ; 2.184      ;
; -1.026 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.181      ; 2.184      ;
; -1.026 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.181      ; 2.184      ;
; -1.026 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.181      ; 2.184      ;
; -1.026 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.181      ; 2.184      ;
; -1.022 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_DATA[14]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.181      ;
; -1.022 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_DATA[20]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.181      ;
; -1.022 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_DATA[16]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.181      ;
; -1.022 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_DATA[18]            ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.181      ;
; -1.020 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.180      ;
; -1.020 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.180      ;
; -1.020 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.180      ;
; -1.020 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.180      ;
; -1.020 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[9]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.180      ;
; -1.020 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.180      ;
; -1.020 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.180      ;
; -1.020 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[15] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.180      ;
; -1.013 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[0]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.174      ;
; -1.013 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.174      ;
; -1.013 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.174      ;
; -1.013 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.174      ;
; -1.013 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.174      ;
; -1.013 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.174      ;
; -1.013 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.174      ;
; -1.013 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.174      ;
+--------+---------------------------------+--------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                     ;
+--------+-----------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                               ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.544 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK2_50   ; 0.500        ; 1.436      ; 2.562      ;
; 0.077  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; CLOCK2_50   ; 1.000        ; 1.436      ; 2.441      ;
; 15.770 ; Reset_Delay:u2|oRST_1             ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.041     ; 4.176      ;
; 16.888 ; Reset_Delay:u2|Cont[5]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.999      ;
; 16.897 ; Reset_Delay:u2|Cont[5]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.998      ;
; 17.007 ; Reset_Delay:u2|Cont[6]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.880      ;
; 17.016 ; Reset_Delay:u2|Cont[6]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.879      ;
; 17.041 ; Reset_Delay:u2|Cont[7]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.846      ;
; 17.050 ; Reset_Delay:u2|Cont[7]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.845      ;
; 17.067 ; Reset_Delay:u2|Cont[4]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.820      ;
; 17.076 ; Reset_Delay:u2|Cont[4]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.819      ;
; 17.099 ; Reset_Delay:u2|Cont[5]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.788      ;
; 17.176 ; Reset_Delay:u2|Cont[26]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.743      ;
; 17.209 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.739      ;
; 17.218 ; Reset_Delay:u2|Cont[6]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.669      ;
; 17.224 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.724      ;
; 17.252 ; Reset_Delay:u2|Cont[7]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.635      ;
; 17.255 ; Reset_Delay:u2|Cont[3]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.632      ;
; 17.264 ; Reset_Delay:u2|Cont[3]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.631      ;
; 17.278 ; Reset_Delay:u2|Cont[4]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.609      ;
; 17.280 ; Reset_Delay:u2|Cont[16]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 2.631      ;
; 17.284 ; Reset_Delay:u2|Cont[27]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.635      ;
; 17.289 ; Reset_Delay:u2|Cont[16]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.630      ;
; 17.290 ; Reset_Delay:u2|Cont[11]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.597      ;
; 17.291 ; Reset_Delay:u2|Cont[28]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.628      ;
; 17.293 ; Reset_Delay:u2|Cont[19]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 2.618      ;
; 17.299 ; Reset_Delay:u2|Cont[11]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.596      ;
; 17.302 ; Reset_Delay:u2|Cont[19]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.617      ;
; 17.312 ; Reset_Delay:u2|Cont[0]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.302     ; 2.373      ;
; 17.312 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.636      ;
; 17.326 ; Reset_Delay:u2|Cont[0]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.294     ; 2.367      ;
; 17.332 ; Reset_Delay:u2|Cont[2]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.555      ;
; 17.345 ; Reset_Delay:u2|Cont[2]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.550      ;
; 17.355 ; Reset_Delay:u2|Cont[18]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 2.556      ;
; 17.364 ; Reset_Delay:u2|Cont[18]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.555      ;
; 17.368 ; Reset_Delay:u2|Cont[13]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.519      ;
; 17.370 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.578      ;
; 17.371 ; Reset_Delay:u2|Cont[10]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.516      ;
; 17.371 ; Reset_Delay:u2|Cont[14]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.516      ;
; 17.377 ; Reset_Delay:u2|Cont[13]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.518      ;
; 17.380 ; Reset_Delay:u2|Cont[10]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.515      ;
; 17.380 ; Reset_Delay:u2|Cont[14]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.515      ;
; 17.380 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.571      ;
; 17.380 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.571      ;
; 17.380 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.571      ;
; 17.380 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.571      ;
; 17.380 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.571      ;
; 17.380 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.571      ;
; 17.380 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.571      ;
; 17.380 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.571      ;
; 17.380 ; I2C_CCD_Config:u8|combo_cnt[20]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.571      ;
; 17.408 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.543      ;
; 17.408 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.543      ;
; 17.408 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.543      ;
; 17.408 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.543      ;
; 17.408 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.543      ;
; 17.408 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.543      ;
; 17.408 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.543      ;
; 17.408 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.543      ;
; 17.408 ; I2C_CCD_Config:u8|combo_cnt[23]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.543      ;
; 17.411 ; Reset_Delay:u2|Cont[17]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 2.500      ;
; 17.426 ; Reset_Delay:u2|Cont[17]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.493      ;
; 17.429 ; Reset_Delay:u2|Cont[1]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.458      ;
; 17.430 ; Reset_Delay:u2|Cont[25]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.489      ;
; 17.431 ; Reset_Delay:u2|Cont[15]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.456      ;
; 17.438 ; Reset_Delay:u2|Cont[1]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.457      ;
; 17.440 ; Reset_Delay:u2|Cont[15]           ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.455      ;
; 17.441 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.510      ;
; 17.441 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.510      ;
; 17.441 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.510      ;
; 17.441 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.510      ;
; 17.441 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.510      ;
; 17.441 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.510      ;
; 17.441 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.510      ;
; 17.441 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.510      ;
; 17.441 ; I2C_CCD_Config:u8|combo_cnt[22]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.510      ;
; 17.444 ; Reset_Delay:u2|Cont[8]            ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.443      ;
; 17.454 ; Reset_Delay:u2|Cont[8]            ; Reset_Delay:u2|oRST_1                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.092     ; 2.441      ;
; 17.466 ; Reset_Delay:u2|Cont[3]            ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.421      ;
; 17.485 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.466      ;
; 17.485 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.466      ;
; 17.485 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.466      ;
; 17.485 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.466      ;
; 17.485 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.466      ;
; 17.485 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.466      ;
; 17.485 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.466      ;
; 17.485 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.466      ;
; 17.485 ; I2C_CCD_Config:u8|combo_cnt[17]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.466      ;
; 17.488 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.463      ;
; 17.488 ; I2C_CCD_Config:u8|combo_cnt[16]   ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.036     ; 2.463      ;
; 17.491 ; Reset_Delay:u2|Cont[16]           ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.076     ; 2.420      ;
; 17.501 ; Reset_Delay:u2|Cont[11]           ; Reset_Delay:u2|oRST_4                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.386      ;
; 17.501 ; Reset_Delay:u2|Cont[12]           ; Reset_Delay:u2|oRST_3                 ; CLOCK2_50                       ; CLOCK2_50   ; 20.000       ; -0.100     ; 2.386      ;
+--------+-----------------------------------+---------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.431 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.744      ;
; 5.431 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.744      ;
; 5.431 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.744      ;
; 5.431 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 2.744      ;
; 5.434 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.740      ;
; 5.434 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.763     ; 2.740      ;
; 5.435 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.764     ; 2.738      ;
; 5.435 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.764     ; 2.738      ;
; 5.435 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.764     ; 2.738      ;
; 5.460 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 2.711      ;
; 5.460 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 2.711      ;
; 5.460 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 2.711      ;
; 5.469 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.701      ;
; 5.469 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.701      ;
; 5.469 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.701      ;
; 5.471 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.765     ; 2.701      ;
; 5.761 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.768     ; 2.408      ;
; 5.761 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.768     ; 2.408      ;
; 5.761 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.768     ; 2.408      ;
; 6.043 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.768     ; 2.126      ;
; 6.043 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.768     ; 2.126      ;
; 6.043 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.768     ; 2.126      ;
; 6.141 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.767     ; 2.029      ;
; 6.198 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.789      ;
; 6.198 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.789      ;
; 6.198 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.789      ;
; 6.198 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.789      ;
; 6.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 3.785      ;
; 6.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 3.785      ;
; 6.202 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.002     ; 3.783      ;
; 6.202 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.002     ; 3.783      ;
; 6.202 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.002     ; 3.783      ;
; 6.226 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 3.758      ;
; 6.226 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 3.758      ;
; 6.226 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 3.758      ;
; 6.226 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 3.758      ;
; 6.227 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.712      ;
; 6.227 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.756      ;
; 6.227 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.756      ;
; 6.227 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.756      ;
; 6.229 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.754      ;
; 6.229 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.754      ;
; 6.230 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.752      ;
; 6.230 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.752      ;
; 6.230 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.752      ;
; 6.234 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.753      ;
; 6.234 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.753      ;
; 6.234 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.753      ;
; 6.234 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.753      ;
; 6.236 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.746      ;
; 6.236 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.746      ;
; 6.236 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.746      ;
; 6.237 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 3.749      ;
; 6.237 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 3.749      ;
; 6.238 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 3.746      ;
; 6.238 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.002     ; 3.747      ;
; 6.238 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.002     ; 3.747      ;
; 6.238 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.002     ; 3.747      ;
; 6.255 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 3.725      ;
; 6.255 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 3.725      ;
; 6.255 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.007     ; 3.725      ;
; 6.263 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.720      ;
; 6.263 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.720      ;
; 6.263 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.720      ;
; 6.264 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.715      ;
; 6.264 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.715      ;
; 6.264 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.008     ; 3.715      ;
; 6.266 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.006     ; 3.715      ;
; 6.272 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.710      ;
; 6.272 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.710      ;
; 6.272 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.710      ;
; 6.274 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 3.710      ;
; 6.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.707      ;
; 6.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.707      ;
; 6.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.707      ;
; 6.280 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.707      ;
; 6.283 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 3.703      ;
; 6.283 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 3.703      ;
; 6.284 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.002     ; 3.701      ;
; 6.284 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.002     ; 3.701      ;
; 6.284 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.002     ; 3.701      ;
; 6.287 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]  ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.652      ;
; 6.290 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.697      ;
; 6.290 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.697      ;
; 6.290 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.697      ;
; 6.290 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.000      ; 3.697      ;
; 6.293 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 3.693      ;
; 6.293 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.001     ; 3.693      ;
; 6.294 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.002     ; 3.691      ;
; 6.294 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.002     ; 3.691      ;
; 6.294 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.002     ; 3.691      ;
; 6.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 3.686      ;
; 6.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 3.686      ;
; 6.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 3.686      ;
; 6.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.003     ; 3.686      ;
; 6.301 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.682      ;
; 6.301 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.004     ; 3.682      ;
; 6.302 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.680      ;
; 6.302 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.680      ;
; 6.302 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.005     ; 3.680      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                 ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9.816  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.249     ; 2.422      ;
; 9.817  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.249     ; 2.421      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.249     ; 2.420      ;
; 9.890  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.249     ; 2.348      ;
; 9.890  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.249     ; 2.348      ;
; 9.890  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.249     ; 2.348      ;
; 9.890  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.249     ; 2.348      ;
; 9.890  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.249     ; 2.348      ;
; 9.998  ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.249     ; 2.240      ;
; 10.015 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 2.213      ;
; 10.017 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 2.211      ;
; 10.017 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 2.211      ;
; 10.134 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.249     ; 2.104      ;
; 10.134 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.249     ; 2.104      ;
; 10.157 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 2.071      ;
; 10.175 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.249     ; 2.063      ;
; 10.178 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 2.050      ;
; 10.178 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 2.050      ;
; 10.178 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 2.050      ;
; 10.178 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 2.050      ;
; 10.178 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 2.050      ;
; 10.180 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 2.177      ;
; 10.180 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 2.177      ;
; 10.180 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 2.177      ;
; 10.180 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 2.177      ;
; 10.180 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 2.177      ;
; 10.180 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 2.177      ;
; 10.180 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 2.177      ;
; 10.180 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 2.177      ;
; 10.180 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 2.177      ;
; 10.180 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 2.177      ;
; 10.180 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 2.177      ;
; 10.186 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.045     ; 2.256      ;
; 10.186 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.045     ; 2.256      ;
; 10.186 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.045     ; 2.256      ;
; 10.186 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.045     ; 2.256      ;
; 10.186 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.045     ; 2.256      ;
; 10.186 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.045     ; 2.256      ;
; 10.186 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.045     ; 2.256      ;
; 10.186 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.045     ; 2.256      ;
; 10.200 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 2.028      ;
; 10.201 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 2.027      ;
; 10.218 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 2.010      ;
; 10.286 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.069     ; 2.132      ;
; 10.351 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.088     ; 2.048      ;
; 10.351 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.088     ; 2.048      ;
; 10.351 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.088     ; 2.048      ;
; 10.351 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.088     ; 2.048      ;
; 10.351 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.088     ; 2.048      ;
; 10.357 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.041      ;
; 10.373 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 2.050      ;
; 10.383 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.259     ; 1.845      ;
; 10.457 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.069     ; 1.961      ;
; 10.459 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.069     ; 1.959      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                           ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.465 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.872      ;
; 10.493 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.118     ; 1.898      ;
; 10.502 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 1.921      ;
; 10.534 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 1.877      ;
; 10.618 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.080     ; 1.789      ;
; 10.618 ; VGA_Controller:u1|oRequest                                                                                                                                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.080     ; 1.789      ;
; 10.643 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 1.805      ;
; 10.676 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 1.772      ;
; 10.776 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 1.672      ;
; 10.788 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 1.660      ;
; 10.796 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 1.652      ;
; 10.839 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 1.609      ;
; 10.871 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 1.587      ;
; 10.891 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 1.567      ;
; 10.915 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 1.543      ;
; 10.923 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 1.525      ;
; 10.953 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 1.505      ;
; 11.045 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 1.403      ;
; 11.071 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.004     ; 1.412      ;
; 11.076 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.006      ; 1.417      ;
; 11.091 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 1.357      ;
; 11.096 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 1.352      ;
; 11.131 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.004     ; 1.352      ;
; 11.158 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.006      ; 1.335      ;
; 11.169 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.006      ; 1.324      ;
; 11.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.006      ; 1.320      ;
; 11.185 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.006      ; 1.308      ;
; 11.221 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 1.227      ;
; 11.264 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.029     ; 1.194      ;
; 11.309 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.006      ; 1.184      ;
; 22.332 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.255     ; 2.400      ;
; 22.333 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.255     ; 2.399      ;
; 22.334 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.255     ; 2.398      ;
; 22.362 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.255     ; 2.370      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.487 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][0]                                                                                                                                                        ; SW[2]        ; D5M_PIXLCLK ; 0.000        ; 1.677      ; 1.304      ;
; -0.487 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][1]                                                                                                                                                        ; SW[2]        ; D5M_PIXLCLK ; 0.000        ; 1.677      ; 1.304      ;
; -0.486 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][9]                                                                                                                                                        ; SW[2]        ; D5M_PIXLCLK ; 0.000        ; 1.677      ; 1.305      ;
; -0.486 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][10]                                                                                                                                                       ; SW[2]        ; D5M_PIXLCLK ; 0.000        ; 1.677      ; 1.305      ;
; -0.380 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][6]                                                                                                                                                        ; SW[2]        ; D5M_PIXLCLK ; 0.000        ; 1.363      ; 1.097      ;
; -0.358 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][7]                                                                                                                                                        ; SW[2]        ; D5M_PIXLCLK ; 0.000        ; 1.375      ; 1.131      ;
; -0.350 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][5]                                                                                                                                                        ; SW[2]        ; D5M_PIXLCLK ; 0.000        ; 1.401      ; 1.165      ;
; -0.267 ; SW[2]                                                                                                                                                                                 ; MedianFilter:u11|tmp_pix[0][4]                                                                                                                                                        ; SW[2]        ; D5M_PIXLCLK ; 0.000        ; 1.401      ; 1.248      ;
; 0.107  ; MedianFilter:u11|tmp_pix[0][2]                                                                                                                                                        ; MedianFilter:u11|tmp_pix[1][2]                                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.666      ; 0.857      ;
; 0.117  ; MedianFilter:u11|tmp_pix[0][11]                                                                                                                                                       ; MedianFilter:u11|tmp_pix[1][11]                                                                                                                                                       ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.666      ; 0.867      ;
; 0.126  ; SharpeningFilter:u12|tmp_pix[0][7]                                                                                                                                                    ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a15~porta_datain_reg0                     ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.405      ; 0.635      ;
; 0.140  ; SharpeningFilter:u12|tmp_pix[0][6]                                                                                                                                                    ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a15~porta_datain_reg0                     ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.417      ; 0.661      ;
; 0.160  ; SharpeningFilter:u12|tmp_pix[0][5]                                                                                                                                                    ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a15~porta_datain_reg0                     ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.381      ; 0.645      ;
; 0.177  ; TargetGen:u14|oBlue[10]                                                                                                                                                               ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.618      ; 0.899      ;
; 0.178  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.381      ;
; 0.186  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.056      ; 0.326      ;
; 0.197  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.325      ;
; 0.199  ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.024      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.307      ;
; 0.204  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.313      ;
; 0.205  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.314      ;
; 0.205  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.314      ;
; 0.206  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.334      ;
; 0.206  ; SobelFilter:u13|tmp_pix[3][0]                                                                                                                                                         ; SobelFilter:u13|tmp_pix[4][0]                                                                                                                                                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.315      ;
; 0.206  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.315      ;
; 0.206  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.040      ; 0.330      ;
; 0.206  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.315      ;
; 0.207  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.023      ; 0.314      ;
; 0.208  ; SobelFilter:u13|tmp_pix[3][11]                                                                                                                                                        ; SobelFilter:u13|tmp_pix[4][11]                                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.314      ;
; 0.214  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.028      ; 0.326      ;
; 0.215  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.343      ;
; 0.217  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.153      ; 0.454      ;
; 0.221  ; SobelFilter:u13|tmp_pix[6][3]                                                                                                                                                         ; SobelFilter:u13|tmp_pix[7][3]                                                                                                                                                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.022      ; 0.327      ;
; 0.226  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.026      ; 0.336      ;
; 0.226  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.335      ;
; 0.228  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.026      ; 0.338      ;
; 0.228  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.028      ; 0.340      ;
; 0.228  ; rCCD_DATA[0]                                                                                                                                                                          ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; -0.500       ; 0.767      ; 0.579      ;
; 0.230  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.026      ; 0.340      ;
; 0.233  ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a21                                       ; SharpeningFilter:u12|tmp_pix[3][9]                                                                                                                                                    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.365      ; 0.682      ;
; 0.235  ; RAW2RGB:u4|wData2_d1[9]                                                                                                                                                               ; RAW2RGB:u4|wData2_d2[9]                                                                                                                                                               ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.256      ; 0.575      ;
; 0.236  ; rCCD_DATA[5]                                                                                                                                                                          ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; -0.500       ; 0.767      ; 0.587      ;
; 0.236  ; rCCD_DATA[2]                                                                                                                                                                          ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; -0.500       ; 0.767      ; 0.587      ;
; 0.240  ; SharpeningFilter:u12|tmp_pix[0][8]                                                                                                                                                    ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a15~porta_datain_reg0                     ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.383      ; 0.727      ;
; 0.242  ; rCCD_FVAL                                                                                                                                                                             ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; D5M_PIXLCLK  ; D5M_PIXLCLK ; -0.500       ; 1.008      ; 0.834      ;
; 0.245  ; Reset_Delay:u2|oRST_4                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; -0.500       ; 0.955      ; 0.814      ;
; 0.249  ; TargetGen:u14|oRed[11]                                                                                                                                                                ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~porta_datain_reg0    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.570      ; 0.923      ;
; 0.249  ; GaussianFilter:u10|tmp_pix[4][4]                                                                                                                                                      ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a24~porta_datain_reg0                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.129      ; 0.482      ;
; 0.249  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.452      ;
; 0.251  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.058      ; 0.393      ;
; 0.251  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.058      ; 0.393      ;
; 0.252  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.455      ;
; 0.252  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.455      ;
; 0.253  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.049      ; 0.386      ;
; 0.256  ; GaussianFilter:u10|tmp_pix[4][1]                                                                                                                                                      ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a24~porta_datain_reg0                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.129      ; 0.489      ;
; 0.256  ; MedianFilter:u11|tmp_pix[0][3]                                                                                                                                                        ; MedianFilter:u11|tmp_pix[1][3]                                                                                                                                                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.666      ; 1.006      ;
; 0.261  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.058      ; 0.403      ;
; 0.262  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.119      ; 0.465      ;
; 0.263  ; RAW2RGB:u4|wData2_d2[0]                                                                                                                                                               ; RAW2RGB:u4|rGreen[1]                                                                                                                                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.372      ;
; 0.263  ; rCCD_DATA[3]                                                                                                                                                                          ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; -0.500       ; 0.876      ; 0.723      ;
; 0.264  ; RAW2RGB:u4|wData1_d2[0]                                                                                                                                                               ; RAW2RGB:u4|rRed[0]                                                                                                                                                                    ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.373      ;
; 0.264  ; rCCD_DATA[11]                                                                                                                                                                         ; CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; -0.500       ; 0.767      ; 0.615      ;
; 0.265  ; GaussianFilter:u10|tmp_pix[4][0]                                                                                                                                                      ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a24~porta_datain_reg0                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 0.473      ;
; 0.265  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.374      ;
; 0.265  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.025      ; 0.374      ;
; 0.265  ; Reset_Delay:u2|oRST_3                                                                                                                                                                 ; CCD_Capture:u3|mSTART                                                                                                                                                                 ; CLOCK2_50    ; D5M_PIXLCLK ; -0.500       ; 0.955      ; 0.834      ;
; 0.265  ; rCCD_DATA[4]                                                                                                                                                                          ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                           ; D5M_PIXLCLK  ; D5M_PIXLCLK ; -0.500       ; 0.767      ; 0.616      ;
; 0.267  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.044      ; 0.395      ;
; 0.268  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.026      ; 0.378      ;
; 0.268  ; GaussianFilter:u10|tmp_pix[4][3]                                                                                                                                                      ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a24~porta_datain_reg0                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 0.476      ;
; 0.269  ; MedianFilter:u11|tmp_pix[4][10]                                                                                                                                                       ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a0~porta_datain_reg0                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.120      ; 0.493      ;
; 0.271  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.031      ; 0.386      ;
; 0.271  ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a9~portb_address_reg0                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.077      ; 0.452      ;
; 0.271  ; GaussianFilter:u10|tmp_pix[1][2]                                                                                                                                                      ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a24~porta_datain_reg0                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.104      ; 0.479      ;
; 0.271  ; MedianFilter:u11|tmp_pix[4][7]                                                                                                                                                        ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a0~porta_datain_reg0                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.120      ; 0.495      ;
; 0.271  ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|cntr_8uf:cntr1|counter_reg_bit[1]                                                   ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a24~porta_address_reg0                        ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.120      ; 0.495      ;
; 0.271  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[8]                                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.043      ; 0.398      ;
; 0.272  ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a9~porta_address_reg0                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.075      ; 0.451      ;
; 0.272  ; MedianFilter:u11|tmp_pix[4][5]                                                                                                                                                        ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a0~porta_datain_reg0                          ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.120      ; 0.496      ;
; 0.272  ; GaussianFilter:u10|tmp_pix[1][3]                                                                                                                                                      ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a24~porta_datain_reg0                         ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.126      ; 0.502      ;
; 0.273  ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.028      ; 0.385      ;
; 0.273  ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                                                       ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ram_block3a9~portb_address_reg0                             ; D5M_PIXLCLK  ; D5M_PIXLCLK ; 0.000        ; 0.077      ; 0.454      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.109 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.448      ;
; 0.112 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.452      ;
; 0.113 ; Sdram_Control:u7|mDATAOUT[8]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.441      ;
; 0.145 ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.473      ;
; 0.146 ; Sdram_Control:u7|mDATAOUT[11]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.474      ;
; 0.150 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.151 ; Sdram_Control:u7|mDATAOUT[27]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.479      ;
; 0.153 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.153 ; Sdram_Control:u7|mDATAOUT[5]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.481      ;
; 0.160 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.496      ;
; 0.165 ; Sdram_Control:u7|mDATAOUT[6]                                                                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.504      ;
; 0.168 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.171 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.499      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.503      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|mADDR[21]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[13]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|mADDR[8]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[3]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|mADDR[19]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|mADDR[9]                                                                                                                                                             ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.490      ;
; 0.193 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.196 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.494      ;
; 0.198 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.498      ;
; 0.199 ; Sdram_Control:u7|mDATAOUT[26]                                                                                                                                                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.526      ;
; 0.200 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.485      ;
; 0.201 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 0.501      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[4]'                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.148 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.446      ; 2.124      ;
; 0.164 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.081      ;
; 0.181 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.386      ; 2.097      ;
; 0.185 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.102      ;
; 0.191 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.398      ; 2.119      ;
; 0.196 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.446      ; 2.172      ;
; 0.196 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.113      ;
; 0.210 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.388      ; 2.128      ;
; 0.225 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.398      ; 2.153      ;
; 0.248 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[4]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.397      ; 2.175      ;
; 0.254 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.171      ;
; 0.270 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.398      ; 2.198      ;
; 0.271 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.397      ; 2.198      ;
; 0.284 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.446      ; 2.260      ;
; 0.289 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.388      ; 2.207      ;
; 0.300 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.217      ;
; 0.301 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.386      ; 2.217      ;
; 0.309 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.398      ; 2.237      ;
; 0.317 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.386      ; 2.233      ;
; 0.321 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.238      ;
; 0.332 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.446      ; 2.308      ;
; 0.332 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.249      ;
; 0.346 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.388      ; 2.264      ;
; 0.388 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.446      ; 2.364      ;
; 0.390 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.307      ;
; 0.404 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.321      ;
; 0.406 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[3]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.394      ; 2.330      ;
; 0.417 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.398      ; 2.345      ;
; 0.418 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.397      ; 2.345      ;
; 0.421 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.386      ; 2.337      ;
; 0.422 ; SharpeningFilter:u12|tmp_pix[4][4]                                                                                                             ; SharpeningFilter:u12|tmp3[6]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.398      ; 2.350      ;
; 0.425 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.388      ; 2.343      ;
; 0.425 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.342      ;
; 0.436 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.446      ; 2.412      ;
; 0.436 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.353      ;
; 0.437 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.386      ; 2.353      ;
; 0.442 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[1]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.406      ; 2.378      ;
; 0.448 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7 ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.622      ; 2.600      ;
; 0.450 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.388      ; 2.368      ;
; 0.466 ; SharpeningFilter:u12|tmp_pix[4][7]                                                                                                             ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.398      ; 2.394      ;
; 0.472 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[4]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.397      ; 2.399      ;
; 0.480 ; SharpeningFilter:u12|tmp_pix[4][1]                                                                                                             ; SharpeningFilter:u12|tmp3[2]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.397      ; 2.407      ;
; 0.486 ; SharpeningFilter:u12|tmp_pix[4][3]                                                                                                             ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.398      ; 2.414      ;
; 0.488 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6 ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.670      ; 2.688      ;
; 0.491 ; SharpeningFilter:u12|tmp_pix[3][6]                                                                                                             ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.379      ; 2.400      ;
; 0.492 ; SharpeningFilter:u12|tmp_pix[4][10]                                                                                                            ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.409      ;
; 0.494 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4 ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.670      ; 2.694      ;
; 0.494 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.411      ;
; 0.496 ; SharpeningFilter:u12|tmp_pix[4][3]                                                                                                             ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.446      ; 2.472      ;
; 0.502 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6 ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.622      ; 2.654      ;
; 0.504 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6 ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.611      ; 2.645      ;
; 0.505 ; SharpeningFilter:u12|tmp_pix[3][1]                                                                                                             ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.379      ; 2.414      ;
; 0.507 ; SharpeningFilter:u12|tmp_pix[3][6]                                                                                                             ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.320      ; 2.357      ;
; 0.510 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4 ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.611      ; 2.651      ;
; 0.510 ; SharpeningFilter:u12|tmp_pix[4][3]                                                                                                             ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.427      ;
; 0.514 ; SharpeningFilter:u12|tmp_pix[4][11]                                                                                                            ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.431      ;
; 0.518 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.397      ; 2.445      ;
; 0.521 ; SharpeningFilter:u12|tmp_pix[3][1]                                                                                                             ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.320      ; 2.371      ;
; 0.521 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6 ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.610      ; 2.661      ;
; 0.522 ; SharpeningFilter:u12|tmp_pix[3][10]                                                                                                            ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.379      ; 2.431      ;
; 0.524 ; SharpeningFilter:u12|tmp_pix[3][6]                                                                                                             ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.319      ; 2.373      ;
; 0.525 ; SharpeningFilter:u12|tmp_pix[4][3]                                                                                                             ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.398      ; 2.453      ;
; 0.525 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6 ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.611      ; 2.666      ;
; 0.526 ; SharpeningFilter:u12|tmp_pix[4][3]                                                                                                             ; SharpeningFilter:u12|tmp3[3]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.394      ; 2.450      ;
; 0.527 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4 ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.610      ; 2.667      ;
; 0.527 ; SharpeningFilter:u12|tmp_pix[4][10]                                                                                                            ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.446      ; 2.503      ;
; 0.528 ; SharpeningFilter:u12|tmp_pix[3][6]                                                                                                             ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.320      ; 2.378      ;
; 0.529 ; SharpeningFilter:u12|tmp_pix[3][7]                                                                                                             ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.379      ; 2.438      ;
; 0.529 ; SharpeningFilter:u12|tmp_pix[4][3]                                                                                                             ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.386      ; 2.445      ;
; 0.529 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[15] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.388      ; 2.447      ;
; 0.531 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4 ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.611      ; 2.672      ;
; 0.533 ; SharpeningFilter:u12|tmp_pix[4][3]                                                                                                             ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.450      ;
; 0.535 ; SharpeningFilter:u12|tmp_pix[3][10]                                                                                                            ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.321      ; 2.386      ;
; 0.536 ; SharpeningFilter:u12|tmp_pix[3][7]                                                                                                             ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.320      ; 2.386      ;
; 0.536 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6 ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.670      ; 2.736      ;
; 0.536 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6 ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.611      ; 2.677      ;
; 0.536 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4 ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.622      ; 2.688      ;
; 0.537 ; SharpeningFilter:u12|tmp_pix[4][5]                                                                                                             ; SharpeningFilter:u12|tmp3[5]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.398      ; 2.465      ;
; 0.538 ; SharpeningFilter:u12|tmp_pix[3][1]                                                                                                             ; SharpeningFilter:u12|tmp3[12] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.319      ; 2.387      ;
; 0.539 ; SharpeningFilter:u12|tmp_pix[3][6]                                                                                                             ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.379      ; 2.448      ;
; 0.539 ; SharpeningFilter:u12|tmp_pix[3][6]                                                                                                             ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.320      ; 2.389      ;
; 0.539 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7 ; SharpeningFilter:u12|tmp3[16] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.670      ; 2.739      ;
; 0.540 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a0 ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.606      ; 2.676      ;
; 0.540 ; SharpeningFilter:u12|tmp_pix[4][3]                                                                                                             ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.397      ; 2.467      ;
; 0.541 ; SharpeningFilter:u12|tmp_pix[4][6]                                                                                                             ; SharpeningFilter:u12|tmp3[17] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.386      ; 2.457      ;
; 0.542 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4 ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.670      ; 2.742      ;
; 0.542 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4 ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.611      ; 2.683      ;
; 0.542 ; SharpeningFilter:u12|tmp_pix[3][1]                                                                                                             ; SharpeningFilter:u12|tmp3[11] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.320      ; 2.392      ;
; 0.544 ; SharpeningFilter:u12|tmp_pix[4][3]                                                                                                             ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.446      ; 2.520      ;
; 0.544 ; SharpeningFilter:u12|tmp_pix[4][3]                                                                                                             ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.387      ; 2.461      ;
; 0.548 ; SharpeningFilter:u12|tmp_pix[3][9]                                                                                                             ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.379      ; 2.457      ;
; 0.550 ; SharpeningFilter:u12|tmp_pix[3][6]                                                                                                             ; SharpeningFilter:u12|tmp3[8]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.330      ; 2.410      ;
; 0.550 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a6 ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.612      ; 2.692      ;
; 0.553 ; SharpeningFilter:u12|tmp_pix[3][7]                                                                                                             ; SharpeningFilter:u12|tmp3[7]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.331      ; 2.414      ;
; 0.553 ; SharpeningFilter:u12|tmp_pix[3][6]                                                                                                             ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.321      ; 2.404      ;
; 0.553 ; SharpeningFilter:u12|tmp_pix[3][1]                                                                                                             ; SharpeningFilter:u12|tmp3[31] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.379      ; 2.462      ;
; 0.553 ; SharpeningFilter:u12|tmp_pix[3][1]                                                                                                             ; SharpeningFilter:u12|tmp3[13] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.320      ; 2.403      ;
; 0.555 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a7 ; SharpeningFilter:u12|tmp3[10] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.611      ; 2.696      ;
; 0.555 ; SharpeningFilter:u12|tmp_pix[3][9]                                                                                                             ; SharpeningFilter:u12|tmp3[9]  ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.320      ; 2.405      ;
; 0.556 ; SharpeningFilter:u12|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_erm:auto_generated|altsyncram_6o81:altsyncram2|ram_block3a4 ; SharpeningFilter:u12|tmp3[14] ; D5M_PIXLCLK  ; SW[4]       ; -0.500       ; 2.612      ; 2.698      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.172 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.192      ; 0.477      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.316      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.245      ; 0.519      ;
; 0.199 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.325      ;
; 0.206 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.192      ; 0.502      ;
; 0.208 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.182      ; 0.494      ;
; 0.212 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.182      ; 0.498      ;
; 0.214 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.182      ; 0.500      ;
; 0.219 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.182      ; 0.505      ;
; 0.228 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.192      ; 0.524      ;
; 0.245 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.220      ; 0.549      ;
; 0.246 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.372      ;
; 0.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.374      ;
; 0.250 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.220      ; 0.554      ;
; 0.252 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.386      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.387      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.388      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.389      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.245      ; 0.584      ;
; 0.257 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.392      ;
; 0.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.384      ;
; 0.259 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.192      ; 0.555      ;
; 0.261 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.389      ;
; 0.265 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.220      ; 0.569      ;
; 0.266 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.392      ;
; 0.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.394      ;
; 0.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.395      ;
; 0.273 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.245      ; 0.602      ;
; 0.280 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.228      ; 0.592      ;
; 0.285 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.419      ;
; 0.285 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.419      ;
; 0.287 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.421      ;
; 0.288 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.422      ;
; 0.289 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.423      ;
; 0.289 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.424      ;
; 0.290 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.425      ;
; 0.290 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.425      ;
; 0.291 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.426      ;
; 0.291 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.426      ;
; 0.292 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.427      ;
; 0.292 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.427      ;
; 0.293 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.427      ;
; 0.295 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.428      ;
; 0.296 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.228      ; 0.608      ;
; 0.296 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.430      ;
; 0.296 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.431      ;
; 0.296 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.431      ;
; 0.297 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.432      ;
; 0.297 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.432      ;
; 0.299 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.434      ;
; 0.301 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.435      ;
; 0.305 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.438      ;
; 0.306 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.432      ;
; 0.306 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.432      ;
; 0.308 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.434      ;
; 0.309 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.255      ; 0.648      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.438      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.438      ;
; 0.314 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.255      ; 0.653      ;
; 0.314 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.440      ;
; 0.316 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.442      ;
; 0.317 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.443      ;
; 0.319 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.255      ; 0.658      ;
; 0.319 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.445      ;
; 0.322 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.448      ;
; 0.322 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.448      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.050      ; 0.307      ;
; 0.180 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.183 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.199 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.325      ;
; 0.260 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.386      ;
; 0.272 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.398      ;
; 0.288 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.417      ;
; 0.290 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.421      ;
; 0.297 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.428      ;
; 0.306 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.432      ;
; 0.362 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.488      ;
; 0.365 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.491      ;
; 0.367 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.493      ;
; 0.368 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.494      ;
; 0.368 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.494      ;
; 0.368 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.494      ;
; 0.384 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.510      ;
; 0.388 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.515      ;
; 0.437 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.563      ;
; 0.440 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.567      ;
; 0.440 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.567      ;
; 0.440 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.575      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.565      ;
; 0.445 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 0.578      ;
; 0.446 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.573      ;
; 0.446 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.572      ;
; 0.447 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.574      ;
; 0.447 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.574      ;
; 0.448 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.575      ;
; 0.448 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.575      ;
; 0.448 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.574      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.173 ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.243      ; 0.511      ;
; 0.188 ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; I2C_CCD_Config:u8|mI2C_DATA[3]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.314      ;
; 0.204 ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.330      ;
; 0.213 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[0]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.338      ;
; 0.222 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.348      ;
; 0.232 ; I2C_CCD_Config:u8|senosr_exposure[15]             ; I2C_CCD_Config:u8|mI2C_DATA[15]                   ; CLOCK2_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.319      ; 0.665      ;
; 0.261 ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.387      ;
; 0.263 ; I2C_CCD_Config:u8|mI2C_DATA[10]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; I2C_CCD_Config:u8|mI2C_DATA[17]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[17]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[21]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.389      ;
; 0.281 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.407      ;
; 0.281 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.407      ;
; 0.283 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.409      ;
; 0.302 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.246      ; 0.632      ;
; 0.306 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.432      ;
; 0.313 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.439      ;
; 0.317 ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.443      ;
; 0.318 ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.444      ;
; 0.318 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.444      ;
; 0.320 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.446      ;
; 0.320 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.446      ;
; 0.324 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.450      ;
; 0.336 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.462      ;
; 0.339 ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.465      ;
; 0.340 ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.466      ;
; 0.341 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.467      ;
; 0.343 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.468      ;
; 0.348 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.474      ;
; 0.348 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.474      ;
; 0.349 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.245      ; 0.678      ;
; 0.360 ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[18]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.486      ;
; 0.365 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[23]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.491      ;
; 0.369 ; I2C_CCD_Config:u8|senosr_exposure[13]             ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; CLOCK2_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.133      ; 0.616      ;
; 0.425 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.551      ;
; 0.425 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.551      ;
; 0.433 ; I2C_CCD_Config:u8|mI2C_DATA[19]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[19]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.558      ;
; 0.436 ; I2C_CCD_Config:u8|mI2C_DATA[16]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[16]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.562      ;
; 0.439 ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[20]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.566      ;
; 0.445 ; I2C_CCD_Config:u8|senosr_exposure[11]             ; I2C_CCD_Config:u8|mI2C_DATA[11]                   ; CLOCK2_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.317      ; 0.876      ;
; 0.445 ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.570      ;
; 0.445 ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.571      ;
; 0.447 ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[22]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.571      ;
; 0.456 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.583      ;
; 0.456 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.583      ;
; 0.457 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.245      ; 0.786      ;
; 0.466 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.592      ;
; 0.469 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.595      ;
; 0.469 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.595      ;
; 0.473 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.598      ;
; 0.477 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.246      ; 0.807      ;
; 0.481 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.606      ;
; 0.482 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.608      ;
; 0.485 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.611      ;
; 0.485 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.611      ;
; 0.486 ; I2C_CCD_Config:u8|mI2C_DATA[7]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.613      ;
; 0.491 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.617      ;
; 0.492 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.618      ;
; 0.497 ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.623      ;
; 0.498 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.245      ; 0.827      ;
; 0.505 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.632      ;
; 0.507 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.245      ; 0.836      ;
; 0.509 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.635      ;
; 0.510 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[13]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.636      ;
; 0.511 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[6]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[2]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[21]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.638      ;
; 0.514 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[8]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.642      ;
; 0.515 ; I2C_CCD_Config:u8|mI2C_GO                         ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.642      ;
; 0.518 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.644      ;
; 0.520 ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; I2C_CCD_Config:u8|mI2C_DATA[18]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.644      ;
; 0.521 ; I2C_CCD_Config:u8|senosr_exposure[12]             ; I2C_CCD_Config:u8|mI2C_DATA[12]                   ; CLOCK2_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.317      ; 0.952      ;
; 0.522 ; I2C_CCD_Config:u8|mI2C_DATA[1]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.647      ;
; 0.529 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_DATA[22]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.655      ;
; 0.532 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.658      ;
; 0.532 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.658      ;
; 0.535 ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[14]        ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.044      ; 0.663      ;
; 0.535 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.661      ;
; 0.535 ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.661      ;
; 0.536 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.245      ; 0.865      ;
; 0.539 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.665      ;
; 0.547 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|mI2C_DATA[20]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.676      ;
; 0.556 ; I2C_CCD_Config:u8|senosr_exposure[5]              ; I2C_CCD_Config:u8|mI2C_DATA[5]                    ; CLOCK2_50                       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.319      ; 0.989      ;
; 0.560 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.245      ; 0.889      ;
; 0.561 ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.047      ; 0.692      ;
; 0.579 ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; I2C_CCD_Config:u8|mI2C_DATA[14]                   ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.703      ;
; 0.580 ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.705      ;
; 0.582 ; I2C_CCD_Config:u8|mI2C_DATA[4]                    ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.711      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[2]'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.473 ; GaussianFilter:u10|tmp_pix[3][0]                                                                                                            ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.778      ; 3.781      ;
; 0.474 ; GaussianFilter:u10|tmp_pix[3][6]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.780      ; 3.784      ;
; 0.478 ; GaussianFilter:u10|tmp_pix[3][7]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.805      ; 3.813      ;
; 0.483 ; GaussianFilter:u10|tmp_pix[3][1]                                                                                                            ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.803      ; 3.816      ;
; 0.486 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.766      ; 3.782      ;
; 0.501 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a45 ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.825      ; 3.856      ;
; 0.501 ; GaussianFilter:u10|tmp_pix[3][1]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.805      ; 3.836      ;
; 0.502 ; GaussianFilter:u10|tmp_pix[3][3]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.780      ; 3.812      ;
; 0.514 ; RAW2RGB:u4|rGreen[4]                                                                                                                        ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.806      ; 3.850      ;
; 0.516 ; GaussianFilter:u10|tmp_pix[4][8]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.813      ; 3.859      ;
; 0.517 ; RAW2RGB:u4|rGreen[5]                                                                                                                        ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.802      ; 3.849      ;
; 0.526 ; GaussianFilter:u10|tmp_pix[4][11]                                                                                                           ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.733      ; 3.789      ;
; 0.534 ; GaussianFilter:u10|tmp_pix[3][3]                                                                                                            ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.780      ; 3.844      ;
; 0.535 ; GaussianFilter:u10|tmp_pix[3][0]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.780      ; 3.845      ;
; 0.545 ; RAW2RGB:u4|rGreen[3]                                                                                                                        ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.807      ; 3.882      ;
; 0.547 ; GaussianFilter:u10|tmp_pix[1][9]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.798      ; 3.875      ;
; 0.548 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.768      ; 3.846      ;
; 0.550 ; RAW2RGB:u4|rGreen[9]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.788      ; 3.868      ;
; 0.551 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a43 ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.823      ; 3.904      ;
; 0.552 ; RAW2RGB:u4|rRed[4]                                                                                                                          ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.759      ; 3.841      ;
; 0.553 ; RAW2RGB:u4|rGreen[12]                                                                                                                       ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.137      ; 4.220      ;
; 0.554 ; RAW2RGB:u4|rRed[3]                                                                                                                          ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.759      ; 3.843      ;
; 0.554 ; RAW2RGB:u4|rRed[8]                                                                                                                          ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.006      ; 4.090      ;
; 0.555 ; RAW2RGB:u4|rBlue[9]                                                                                                                         ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.755      ; 3.840      ;
; 0.558 ; RAW2RGB:u4|rGreen[4]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.808      ; 3.896      ;
; 0.565 ; RAW2RGB:u4|rGreen[3]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.809      ; 3.904      ;
; 0.566 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a45 ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.809      ; 3.905      ;
; 0.567 ; RAW2RGB:u4|rGreen[5]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.804      ; 3.901      ;
; 0.569 ; GaussianFilter:u10|tmp_pix[3][0]                                                                                                            ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.780      ; 3.879      ;
; 0.573 ; RAW2RGB:u4|rRed[1]                                                                                                                          ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.750      ; 3.853      ;
; 0.577 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a38 ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.766      ; 3.873      ;
; 0.577 ; RAW2RGB:u4|rBlue[8]                                                                                                                         ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.755      ; 3.862      ;
; 0.578 ; GaussianFilter:u10|tmp_pix[4][11]                                                                                                           ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.711      ; 3.819      ;
; 0.579 ; RAW2RGB:u4|rGreen[11]                                                                                                                       ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.137      ; 4.246      ;
; 0.579 ; GaussianFilter:u10|tmp_pix[3][1]                                                                                                            ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.805      ; 3.914      ;
; 0.581 ; GaussianFilter:u10|tmp_pix[1][10]                                                                                                           ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.802      ; 3.913      ;
; 0.581 ; RAW2RGB:u4|rBlue[3]                                                                                                                         ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.780      ; 3.891      ;
; 0.581 ; RAW2RGB:u4|rRed[3]                                                                                                                          ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.761      ; 3.872      ;
; 0.582 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.768      ; 3.880      ;
; 0.582 ; RAW2RGB:u4|rRed[2]                                                                                                                          ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.763      ; 3.875      ;
; 0.583 ; GaussianFilter:u10|tmp_pix[4][9]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.813      ; 3.926      ;
; 0.584 ; GaussianFilter:u10|tmp_pix[4][11]                                                                                                           ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.792      ; 3.906      ;
; 0.584 ; RAW2RGB:u4|rGreen[1]                                                                                                                        ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.804      ; 3.918      ;
; 0.587 ; RAW2RGB:u4|rBlue[7]                                                                                                                         ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.671      ; 3.788      ;
; 0.588 ; GaussianFilter:u10|tmp_pix[3][6]                                                                                                            ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.700      ; 3.818      ;
; 0.588 ; RAW2RGB:u4|rRed[0]                                                                                                                          ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.804      ; 3.922      ;
; 0.589 ; RAW2RGB:u4|rRed[8]                                                                                                                          ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.006      ; 4.125      ;
; 0.589 ; RAW2RGB:u4|rRed[6]                                                                                                                          ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.757      ; 3.876      ;
; 0.591 ; RAW2RGB:u4|rGreen[2]                                                                                                                        ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.804      ; 3.925      ;
; 0.594 ; GaussianFilter:u10|tmp_pix[3][1]                                                                                                            ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.703      ; 3.827      ;
; 0.595 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a38 ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.768      ; 3.893      ;
; 0.595 ; RAW2RGB:u4|rBlue[8]                                                                                                                         ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.755      ; 3.880      ;
; 0.598 ; RAW2RGB:u4|rGreen[7]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.795      ; 3.923      ;
; 0.599 ; GaussianFilter:u10|tmp_pix[4][11]                                                                                                           ; GaussianFilter:u10|tmp2[8]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.801      ; 3.930      ;
; 0.600 ; RAW2RGB:u4|rRed[1]                                                                                                                          ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.752      ; 3.882      ;
; 0.601 ; GaussianFilter:u10|tmp_pix[4][6]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.813      ; 3.944      ;
; 0.602 ; RAW2RGB:u4|rBlue[6]                                                                                                                         ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.752      ; 3.884      ;
; 0.604 ; RAW2RGB:u4|rGreen[1]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.806      ; 3.940      ;
; 0.605 ; GaussianFilter:u10|tmp_pix[4][7]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.813      ; 3.948      ;
; 0.608 ; RAW2RGB:u4|rRed[0]                                                                                                                          ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.806      ; 3.944      ;
; 0.609 ; RAW2RGB:u4|rRed[2]                                                                                                                          ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.765      ; 3.904      ;
; 0.615 ; RAW2RGB:u4|rGreen[2]                                                                                                                        ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.806      ; 3.951      ;
; 0.616 ; GaussianFilter:u10|tmp_pix[3][0]                                                                                                            ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.764      ; 3.910      ;
; 0.616 ; GaussianFilter:u10|tmp_pix[3][3]                                                                                                            ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.700      ; 3.846      ;
; 0.616 ; RAW2RGB:u4|rBlue[3]                                                                                                                         ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.782      ; 3.928      ;
; 0.620 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a40 ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.768      ; 3.918      ;
; 0.621 ; RAW2RGB:u4|rBlue[4]                                                                                                                         ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.750      ; 3.901      ;
; 0.622 ; RAW2RGB:u4|rBlue[0]                                                                                                                         ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.780      ; 3.932      ;
; 0.624 ; GaussianFilter:u10|tmp_pix[3][0]                                                                                                            ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.678      ; 3.832      ;
; 0.624 ; RAW2RGB:u4|rRed[7]                                                                                                                          ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.758      ; 3.912      ;
; 0.625 ; GaussianFilter:u10|tmp_pix[3][1]                                                                                                            ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.724      ; 3.879      ;
; 0.626 ; GaussianFilter:u10|tmp_pix[1][3]                                                                                                            ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.800      ; 3.956      ;
; 0.626 ; GaussianFilter:u10|tmp_pix[3][1]                                                                                                            ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.789      ; 3.945      ;
; 0.627 ; RAW2RGB:u4|rGreen[10]                                                                                                                       ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 4.137      ; 4.294      ;
; 0.627 ; RAW2RGB:u4|rBlue[2]                                                                                                                         ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.780      ; 3.937      ;
; 0.629 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.752      ; 3.911      ;
; 0.631 ; GaussianFilter:u10|tmp_pix[3][2]                                                                                                            ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.778      ; 3.939      ;
; 0.632 ; GaussianFilter:u10|tmp_pix[0][9]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.761      ; 3.923      ;
; 0.633 ; RAW2RGB:u4|rBlue[7]                                                                                                                         ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.752      ; 3.915      ;
; 0.634 ; GaussianFilter:u10|tmp_pix[3][10]                                                                                                           ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.718      ; 3.882      ;
; 0.635 ; GaussianFilter:u10|tmp_pix[3][6]                                                                                                            ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.764      ; 3.929      ;
; 0.636 ; GaussianFilter:u10|tmp_pix[3][3]                                                                                                            ; GaussianFilter:u10|tmp2[3]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.687      ; 3.853      ;
; 0.636 ; GaussianFilter:u10|tmp_pix[3][4]                                                                                                            ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.805      ; 3.971      ;
; 0.637 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a37 ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.666      ; 3.833      ;
; 0.638 ; RAW2RGB:u4|rRed[7]                                                                                                                          ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.677      ; 3.845      ;
; 0.638 ; GaussianFilter:u10|tmp_pix[3][7]                                                                                                            ; GaussianFilter:u10|tmp2[10] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.725      ; 3.893      ;
; 0.639 ; GaussianFilter:u10|tmp_pix[4][5]                                                                                                            ; GaussianFilter:u10|tmp2[2]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.813      ; 3.982      ;
; 0.639 ; GaussianFilter:u10|tmp_pix[3][7]                                                                                                            ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.789      ; 3.958      ;
; 0.640 ; RAW2RGB:u4|rRed[6]                                                                                                                          ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.755      ; 3.925      ;
; 0.640 ; GaussianFilter:u10|tmp_pix[3][6]                                                                                                            ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.678      ; 3.848      ;
; 0.642 ; RAW2RGB:u4|rGreen[6]                                                                                                                        ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.723      ; 3.895      ;
; 0.644 ; RAW2RGB:u4|rGreen[4]                                                                                                                        ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.727      ; 3.901      ;
; 0.644 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a43 ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.721      ; 3.895      ;
; 0.645 ; GaussianFilter:u10|tmp_pix[1][0]                                                                                                            ; GaussianFilter:u10|tmp2[0]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.800      ; 3.975      ;
; 0.645 ; GaussianFilter:u10|tmp_pix[1][8]                                                                                                            ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.802      ; 3.977      ;
; 0.646 ; GaussianFilter:u10|tmp_pix[1][10]                                                                                                           ; GaussianFilter:u10|tmp2[6]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.786      ; 3.962      ;
; 0.646 ; GaussianFilter:u10|tmp_pix[3][6]                                                                                                            ; GaussianFilter:u10|tmp2[11] ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.759      ; 3.935      ;
; 0.646 ; GaussianFilter:u10|tmp_pix[3][3]                                                                                                            ; GaussianFilter:u10|tmp2[9]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.678      ; 3.854      ;
; 0.647 ; RAW2RGB:u4|rGreen[5]                                                                                                                        ; GaussianFilter:u10|tmp2[1]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.723      ; 3.900      ;
; 0.648 ; RAW2RGB:u4|rGreen[4]                                                                                                                        ; GaussianFilter:u10|tmp2[7]  ; D5M_PIXLCLK  ; SW[2]       ; -0.500       ; 3.808      ; 3.986      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[5]'                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.535 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a59 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.365      ; 2.430      ;
; 0.553 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a70 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.318      ; 2.401      ;
; 0.572 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.365      ; 2.467      ;
; 0.575 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.294      ; 2.399      ;
; 0.583 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.294      ; 2.407      ;
; 0.597 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a65 ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.286      ; 2.413      ;
; 0.599 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.365      ; 2.494      ;
; 0.602 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.367      ; 2.499      ;
; 0.610 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.295      ; 2.435      ;
; 0.610 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.294      ; 2.434      ;
; 0.616 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.365      ; 2.511      ;
; 0.627 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.294      ; 2.451      ;
; 0.628 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a71 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.262      ; 2.420      ;
; 0.629 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.367      ; 2.526      ;
; 0.635 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.328      ; 2.493      ;
; 0.637 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.295      ; 2.462      ;
; 0.642 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a59 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.294      ; 2.466      ;
; 0.644 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a65 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.320      ; 2.494      ;
; 0.646 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.367      ; 2.543      ;
; 0.647 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a67 ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.286      ; 2.463      ;
; 0.652 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a65 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.248      ; 2.430      ;
; 0.654 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.295      ; 2.479      ;
; 0.656 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a62 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.320      ; 2.506      ;
; 0.660 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a68 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.320      ; 2.510      ;
; 0.661 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.293      ; 2.484      ;
; 0.661 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a59 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.367      ; 2.558      ;
; 0.662 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.328      ; 2.520      ;
; 0.664 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a68 ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.247      ; 2.441      ;
; 0.665 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a67 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.320      ; 2.515      ;
; 0.667 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a55 ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.235      ; 2.432      ;
; 0.668 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a69 ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.247      ; 2.445      ;
; 0.668 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.294      ; 2.492      ;
; 0.669 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a59 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.295      ; 2.494      ;
; 0.669 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a70 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.320      ; 2.519      ;
; 0.669 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.268      ; 2.467      ;
; 0.670 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a53 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.332      ; 2.532      ;
; 0.671 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a57 ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.272      ; 2.473      ;
; 0.672 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[2]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.270      ; 2.472      ;
; 0.673 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a67 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.248      ; 2.451      ;
; 0.674 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a65 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.318      ; 2.522      ;
; 0.675 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a69 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.320      ; 2.525      ;
; 0.676 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a54 ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.300      ; 2.506      ;
; 0.677 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.333      ; 2.540      ;
; 0.677 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a62 ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.286      ; 2.493      ;
; 0.677 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a65 ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.281      ; 2.488      ;
; 0.677 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a70 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.248      ; 2.455      ;
; 0.679 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a62 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.318      ; 2.527      ;
; 0.679 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.328      ; 2.537      ;
; 0.681 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a53 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.261      ; 2.472      ;
; 0.683 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a62 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.248      ; 2.461      ;
; 0.683 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a68 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.318      ; 2.531      ;
; 0.684 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a63 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.320      ; 2.534      ;
; 0.685 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a65 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.247      ; 2.462      ;
; 0.686 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.268      ; 2.484      ;
; 0.687 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a68 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.248      ; 2.465      ;
; 0.688 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.293      ; 2.511      ;
; 0.688 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a66 ; SobelFilter:u13|sobelX[7]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.221      ; 2.439      ;
; 0.692 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a63 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.248      ; 2.470      ;
; 0.693 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a55 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.332      ; 2.555      ;
; 0.694 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a59 ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.328      ; 2.552      ;
; 0.694 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[6]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.333      ; 2.557      ;
; 0.695 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.271      ; 2.496      ;
; 0.695 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.294      ; 2.519      ;
; 0.695 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a67 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.318      ; 2.543      ;
; 0.697 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a62 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.247      ; 2.474      ;
; 0.697 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a71 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.334      ; 2.561      ;
; 0.698 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.294      ; 2.522      ;
; 0.698 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.272      ; 2.500      ;
; 0.698 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a67 ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.281      ; 2.509      ;
; 0.698 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a69 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.318      ; 2.546      ;
; 0.700 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a53 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.334      ; 2.564      ;
; 0.701 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a52 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.332      ; 2.563      ;
; 0.701 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a68 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.247      ; 2.478      ;
; 0.702 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a70 ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.281      ; 2.513      ;
; 0.702 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a69 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.248      ; 2.480      ;
; 0.704 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a55 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.261      ; 2.495      ;
; 0.705 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.293      ; 2.528      ;
; 0.706 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a50 ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.333      ; 2.569      ;
; 0.706 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a67 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.247      ; 2.483      ;
; 0.708 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a53 ; SobelFilter:u13|sobelX[12] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.262      ; 2.500      ;
; 0.709 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a62 ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.281      ; 2.520      ;
; 0.710 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a65 ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.247      ; 2.487      ;
; 0.710 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a70 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.247      ; 2.487      ;
; 0.712 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a52 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.261      ; 2.503      ;
; 0.712 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a62 ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.286      ; 2.528      ;
; 0.712 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.271      ; 2.513      ;
; 0.712 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[10] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.294      ; 2.536      ;
; 0.713 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a68 ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.281      ; 2.524      ;
; 0.714 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a53 ; SobelFilter:u13|sobelX[5]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.234      ; 2.478      ;
; 0.714 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a63 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.318      ; 2.562      ;
; 0.715 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[9]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.294      ; 2.539      ;
; 0.715 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[31] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.272      ; 2.517      ;
; 0.716 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a51 ; SobelFilter:u13|sobelX[11] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.332      ; 2.578      ;
; 0.716 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a51 ; SobelFilter:u13|sobelX[3]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.238      ; 2.484      ;
; 0.716 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a69 ; SobelFilter:u13|sobelX[15] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.247      ; 2.493      ;
; 0.717 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a63 ; SobelFilter:u13|sobelX[16] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.281      ; 2.528      ;
; 0.720 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a59 ; SobelFilter:u13|sobelX[13] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.293      ; 2.543      ;
; 0.721 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a65 ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.286      ; 2.537      ;
; 0.723 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a55 ; SobelFilter:u13|sobelX[14] ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.334      ; 2.587      ;
; 0.723 ; MedianFilter:u11|line_buf:ligne2|altshift_taps:tab_fifo_ligne_rtl_0|shift_taps_grm:auto_generated|altsyncram_ao81:altsyncram2|ram_block3a48 ; SobelFilter:u13|sobelX[8]  ; D5M_PIXLCLK  ; SW[5]       ; -0.500       ; 2.333      ; 2.586      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'D5M_PIXLCLK'                                                                                                                                                                                                                                                 ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -1.308 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|X_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.021      ; 1.806      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                                               ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.365      ; 1.745      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.365      ; 1.745      ;
; -0.903 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.365      ; 1.745      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[9]                                                                                                                                                              ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[10]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[11]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[12]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[13]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[14]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.889 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|Y_Cont[15]                                                                                                                                                             ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.405      ; 1.771      ;
; -0.774 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.012      ; 1.763      ;
; -0.774 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.012      ; 1.763      ;
; -0.774 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.012      ; 1.763      ;
; -0.774 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.012      ; 1.763      ;
; -0.774 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.012      ; 1.763      ;
; -0.774 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.012      ; 1.763      ;
; -0.774 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.012      ; 1.763      ;
; -0.774 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.012      ; 1.763      ;
; -0.771 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.549      ; 1.797      ;
; -0.771 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.549      ; 1.797      ;
; -0.771 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.549      ; 1.797      ;
; -0.771 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.549      ; 1.797      ;
; -0.771 ; Reset_Delay:u2|oRST_2 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                           ; CLOCK2_50    ; D5M_PIXLCLK ; 0.500        ; 0.549      ; 1.797      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.023      ; 1.767      ;
; -0.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.040      ; 1.772      ;
; -0.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.040      ; 1.772      ;
; -0.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.040      ; 1.772      ;
; -0.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.040      ; 1.772      ;
; -0.755 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.040      ; 1.772      ;
; -0.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.053      ; 1.774      ;
; -0.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.053      ; 1.774      ;
; -0.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.053      ; 1.774      ;
; -0.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.053      ; 1.774      ;
; -0.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.053      ; 1.774      ;
; -0.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.053      ; 1.774      ;
; -0.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.053      ; 1.774      ;
; -0.741 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[0]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.047      ; 1.765      ;
; -0.738 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.057      ; 1.772      ;
; -0.738 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.057      ; 1.772      ;
; -0.738 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.057      ; 1.772      ;
; -0.738 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.057      ; 1.772      ;
; -0.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a2                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.051      ; 1.763      ;
; -0.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.051      ; 1.763      ;
; -0.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a1                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.051      ; 1.763      ;
; -0.735 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity8                         ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.051      ; 1.763      ;
; -0.730 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.067      ; 1.774      ;
; -0.730 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.067      ; 1.774      ;
; -0.730 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[9]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.067      ; 1.774      ;
; -0.730 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.067      ; 1.774      ;
; -0.730 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.067      ; 1.774      ;
; -0.730 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.067      ; 1.774      ;
; -0.730 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.067      ; 1.774      ;
; -0.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[1]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.057      ; 1.763      ;
; -0.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[2]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.057      ; 1.763      ;
; -0.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[4]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.057      ; 1.763      ;
; -0.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[5]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.057      ; 1.763      ;
; -0.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[6]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.057      ; 1.763      ;
; -0.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[8]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.057      ; 1.763      ;
; -0.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[3]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.057      ; 1.763      ;
; -0.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter10a[7]                   ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.057      ; 1.763      ;
; -0.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.069      ; 1.765      ;
; -0.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.069      ; 1.765      ;
; -0.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; D5M_PIXLCLK ; 1.000        ; 0.069      ; 1.765      ;
+--------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.114 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.802     ; 1.749      ;
; -1.114 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.830     ; 1.721      ;
; -0.898 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.614     ; 1.721      ;
; -0.898 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.614     ; 1.721      ;
; -0.898 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.614     ; 1.721      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.616     ; 1.718      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.897 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.605     ; 1.729      ;
; -0.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.570     ; 1.751      ;
; -0.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.570     ; 1.751      ;
; -0.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.570     ; 1.751      ;
; -0.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.570     ; 1.751      ;
; -0.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.570     ; 1.751      ;
; -0.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.570     ; 1.751      ;
; -0.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.570     ; 1.751      ;
; -0.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.570     ; 1.751      ;
; -0.884 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.570     ; 1.751      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; -0.883 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.571     ; 1.749      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.293  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 1.991      ;
; 1.295  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.616     ; 1.994      ;
; 1.295  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.616     ; 1.994      ;
; 1.295  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.616     ; 1.994      ;
; 1.295  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.616     ; 1.994      ;
; 1.295  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.616     ; 1.994      ;
; 1.295  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.616     ; 1.994      ;
; 1.295  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.616     ; 1.994      ;
; 1.295  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.616     ; 1.994      ;
; 1.295  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.616     ; 1.994      ;
; 1.295  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.616     ; 1.994      ;
; 1.295  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.616     ; 1.994      ;
; 1.329  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.621     ; 2.009      ;
; 1.331  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.616     ; 2.012      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.802      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.802      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.802      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.802      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.802      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.802      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.802      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.802      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.802      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.802      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.802      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.763     ; 1.801      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.763     ; 1.801      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.763     ; 1.801      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.762     ; 1.802      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.763     ; 1.801      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.763     ; 1.801      ;
; 1.373  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.763     ; 1.801      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                       ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.061 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.187      ; 2.225      ;
; -1.059 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.187      ; 2.223      ;
; -1.024 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.187      ; 2.188      ;
; -1.023 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.179      ;
; -1.021 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.177      ;
; -1.010 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.171      ;
; -1.000 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.159      ;
; -1.000 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.159      ;
; -1.000 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.159      ;
; -0.998 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.157      ;
; -0.998 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.157      ;
; -0.998 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.157      ;
; -0.997 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.187      ; 2.161      ;
; -0.996 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.187      ; 2.160      ;
; -0.986 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.142      ;
; -0.972 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.176      ; 2.125      ;
; -0.963 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.187      ; 2.127      ;
; -0.963 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.122      ;
; -0.963 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.122      ;
; -0.963 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.122      ;
; -0.959 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.115      ;
; -0.958 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.114      ;
; -0.949 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.109      ;
; -0.949 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.109      ;
; -0.949 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.105      ;
; -0.949 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.105      ;
; -0.949 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.105      ;
; -0.947 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.107      ;
; -0.947 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.107      ;
; -0.936 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.095      ;
; -0.936 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.095      ;
; -0.936 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.095      ;
; -0.935 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.094      ;
; -0.935 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.094      ;
; -0.935 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.094      ;
; -0.925 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.086      ;
; -0.925 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.081      ;
; -0.924 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.187      ; 2.088      ;
; -0.924 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.085      ;
; -0.922 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.083      ;
; -0.919 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.187      ; 2.083      ;
; -0.916 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.187      ; 2.080      ;
; -0.912 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.072      ;
; -0.912 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.072      ;
; -0.902 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.061      ;
; -0.902 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.061      ;
; -0.902 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.061      ;
; -0.898 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.180      ; 2.055      ;
; -0.898 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.180      ; 2.055      ;
; -0.887 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.176      ; 2.040      ;
; -0.886 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.042      ;
; -0.886 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.176      ; 2.039      ;
; -0.885 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.045      ;
; -0.885 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.045      ;
; -0.884 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.044      ;
; -0.884 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.183      ; 2.044      ;
; -0.884 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.176      ; 2.037      ;
; -0.881 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.037      ;
; -0.880 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.166      ; 2.023      ;
; -0.878 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|LUT_INDEX[0]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.034      ;
; -0.876 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.379      ; 2.232      ;
; -0.874 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.379      ; 2.230      ;
; -0.866 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.027      ;
; -0.864 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.025      ;
; -0.864 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.020      ;
; -0.864 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.020      ;
; -0.864 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.020      ;
; -0.863 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.022      ;
; -0.863 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.022      ;
; -0.863 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.022      ;
; -0.863 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.019      ;
; -0.863 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.019      ;
; -0.863 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.019      ;
; -0.863 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.024      ;
; -0.861 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.017      ;
; -0.861 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.017      ;
; -0.861 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.179      ; 2.017      ;
; -0.859 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.020      ;
; -0.858 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.017      ;
; -0.858 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.017      ;
; -0.858 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.017      ;
; -0.858 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mSetup_ST.0000                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.187      ; 2.022      ;
; -0.857 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.018      ;
; -0.857 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.018      ;
; -0.857 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.018      ;
; -0.857 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.018      ;
; -0.857 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.018      ;
; -0.857 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.018      ;
; -0.857 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.018      ;
; -0.857 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.018      ;
; -0.857 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.018      ;
; -0.855 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0001                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.014      ;
; -0.855 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mSetup_ST.0010                  ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.014      ;
; -0.855 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_GO                         ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.182      ; 2.014      ;
; -0.855 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.016      ;
; -0.855 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.016      ;
; -0.855 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.016      ;
; -0.855 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.016      ;
; -0.855 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.016      ;
; -0.855 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 1.000        ; 0.184      ; 2.016      ;
+--------+---------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'RAW2RGB:u4|dval_ctrl'                                                                                   ;
+--------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                 ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+
; -0.721 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|dval_ctrl_en ; CLOCK2_50    ; RAW2RGB:u4|dval_ctrl ; 1.000        ; -0.998     ; 0.710      ;
+--------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.293 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.968      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.294 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.964      ;
; 6.329 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 1.986      ;
; 6.330 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.647     ; 1.982      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.779      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.779      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.779      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.779      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.779      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.779      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.779      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.779      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.779      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 1.779      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 1.778      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 1.802      ;
; 6.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.762     ; 1.802      ;
; 6.374 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.771     ; 1.792      ;
; 6.374 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.771     ; 1.792      ;
; 6.374 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.788      ;
; 6.374 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.788      ;
; 6.374 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.772     ; 1.791      ;
; 6.374 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.775     ; 1.788      ;
; 6.374 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.771     ; 1.792      ;
; 6.374 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.771     ; 1.792      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.528 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.427      ;
; 17.530 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.425      ;
; 17.565 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.390      ;
; 17.579 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.373      ;
; 17.592 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.363      ;
; 17.593 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.362      ;
; 17.626 ; I2C_CCD_Config:u8|combo_cnt[22] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.329      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.638 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.314      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.640 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.312      ;
; 17.664 ; I2C_CCD_Config:u8|combo_cnt[1]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.288      ;
; 17.665 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.290      ;
; 17.665 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.287      ;
; 17.667 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.285      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.285      ;
; 17.673 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.032     ; 2.282      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.675 ; I2C_CCD_Config:u8|combo_cnt[20] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.277      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.689 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.038     ; 2.260      ;
; 17.694 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 2.225      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.702 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.250      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.249      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.249      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.249      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.249      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.249      ;
; 17.703 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.249      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'D5M_PIXLCLK'                                                                                    ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; 0.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.230      ; 0.835      ;
; 0.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.230      ; 0.835      ;
; 0.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.230      ; 0.835      ;
; 0.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.230      ; 0.835      ;
; 0.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[7]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.230      ; 0.835      ;
; 0.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.230      ; 0.835      ;
; 0.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.230      ; 0.835      ;
; 0.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.230      ; 0.835      ;
; 0.491 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rDval         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.230      ; 0.835      ;
; 0.499 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[8]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.234      ; 0.847      ;
; 0.522 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[6]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.270      ; 0.906      ;
; 0.588 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.219      ; 0.921      ;
; 0.588 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[0]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.219      ; 0.921      ;
; 0.588 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[2]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.219      ; 0.921      ;
; 0.588 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.219      ; 0.921      ;
; 0.588 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.219      ; 0.921      ;
; 0.588 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[1]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.219      ; 0.921      ;
; 0.588 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.219      ; 0.921      ;
; 0.588 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.219      ; 0.921      ;
; 0.588 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.219      ; 0.921      ;
; 0.588 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.219      ; 0.921      ;
; 0.590 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[9]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.272      ; 0.976      ;
; 0.590 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[8]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.272      ; 0.976      ;
; 0.594 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[9]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.238      ; 0.946      ;
; 0.608 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[7]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.269      ; 0.991      ;
; 0.608 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[5]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.269      ; 0.991      ;
; 0.620 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[7]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.275      ; 1.009      ;
; 0.620 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[6]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.275      ; 1.009      ;
; 0.620 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[5]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.275      ; 1.009      ;
; 0.620 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[4]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.275      ; 1.009      ;
; 0.620 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[1]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.275      ; 1.009      ;
; 0.633 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[2]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.261      ; 1.008      ;
; 0.643 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.265      ; 1.022      ;
; 0.643 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.265      ; 1.022      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.229      ; 0.994      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.229      ; 0.994      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[10] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[9]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[5]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.229      ; 0.994      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.229      ; 0.994      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.229      ; 0.994      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.229      ; 0.994      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.229      ; 0.994      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.229      ; 0.994      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.229      ; 0.994      ;
; 0.651 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[1]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.228      ; 0.993      ;
; 0.653 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.214      ; 0.981      ;
; 0.653 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[9]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.214      ; 0.981      ;
; 0.653 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.214      ; 0.981      ;
; 0.653 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.214      ; 0.981      ;
; 0.653 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[10] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.214      ; 0.981      ;
; 0.653 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[9]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.214      ; 0.981      ;
; 0.653 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d2[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.214      ; 0.981      ;
; 0.653 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.214      ; 0.981      ;
; 0.653 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.214      ; 0.981      ;
; 0.653 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.214      ; 0.981      ;
; 0.657 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d2[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 0.983      ;
; 0.657 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[11] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 0.983      ;
; 0.657 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 0.983      ;
; 0.657 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[5]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 0.983      ;
; 0.657 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[5]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 0.983      ;
; 0.657 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d1[3]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 0.983      ;
; 0.657 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 0.983      ;
; 0.691 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|dval_ctrl     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; -0.081     ; 0.724      ;
; 0.692 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[4]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.216      ; 1.022      ;
; 0.713 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[3]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.215      ; 1.042      ;
; 0.727 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[4]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.266      ; 1.107      ;
; 0.727 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[3]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.266      ; 1.107      ;
; 0.746 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[6]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.221      ; 1.081      ;
; 0.746 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rGreen[5]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.221      ; 1.081      ;
; 0.759 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[11]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.244      ; 1.117      ;
; 0.759 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[10]     ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.244      ; 1.117      ;
; 0.759 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[3]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.244      ; 1.117      ;
; 0.759 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[2]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.244      ; 1.117      ;
; 0.759 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[0]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.244      ; 1.117      ;
; 0.764 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|oDval         ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.276      ; 1.154      ;
; 0.779 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rBlue[1]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.224      ; 1.117      ;
; 0.787 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[10]      ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.912      ;
; 0.787 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[9]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.912      ;
; 0.787 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|rRed[8]       ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.912      ;
; 0.787 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData2_d2[5]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.011      ; 0.912      ;
; 0.827 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[10] ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 1.153      ;
; 0.827 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[9]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 1.153      ;
; 0.827 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 1.153      ;
; 0.827 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData1_d1[8]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 1.153      ;
; 0.827 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[7]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 1.153      ;
; 0.827 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[6]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 1.153      ;
; 0.827 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[4]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 1.153      ;
; 0.827 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[2]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 1.153      ;
; 0.827 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|wData0_d1[0]  ; CLOCK2_50    ; D5M_PIXLCLK ; 0.000        ; 0.212      ; 1.153      ;
+-------+-----------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'I2C_CCD_Config:u8|mI2C_CTRL_CLK'                                                                                                                                ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                           ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 0.825 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.523      ; 1.462      ;
; 0.867 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.526      ; 1.507      ;
; 0.867 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.523      ; 1.504      ;
; 0.868 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.523      ; 1.505      ;
; 0.886 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.516      ; 1.516      ;
; 0.886 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.523      ; 1.523      ;
; 0.926 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.523      ; 1.563      ;
; 0.926 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.523      ; 1.563      ;
; 0.928 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.523      ; 1.565      ;
; 0.929 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.523      ; 1.566      ;
; 0.933 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.526      ; 1.573      ;
; 0.948 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.516      ; 1.578      ;
; 0.969 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.526      ; 1.609      ;
; 0.969 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.523      ; 1.606      ;
; 0.969 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.523      ; 1.606      ;
; 0.970 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.526      ; 1.610      ;
; 0.970 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.523      ; 1.607      ;
; 0.976 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.526      ; 1.616      ;
; 0.978 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.525      ; 1.617      ;
; 0.982 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.526      ; 1.622      ;
; 0.994 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.526      ; 1.634      ;
; 0.998 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.525      ; 1.637      ;
; 1.019 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.455      ;
; 1.019 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.455      ;
; 1.019 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.455      ;
; 1.019 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.455      ;
; 1.019 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.455      ;
; 1.020 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.528      ; 1.662      ;
; 1.020 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.525      ; 1.659      ;
; 1.021 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.525      ; 1.660      ;
; 1.032 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.467      ;
; 1.032 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.467      ;
; 1.032 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.467      ;
; 1.032 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.467      ;
; 1.032 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.467      ;
; 1.032 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.467      ;
; 1.032 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.467      ;
; 1.032 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.467      ;
; 1.032 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.467      ;
; 1.039 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.518      ; 1.671      ;
; 1.039 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.525      ; 1.678      ;
; 1.040 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.528      ; 1.682      ;
; 1.040 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.525      ; 1.679      ;
; 1.041 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.523      ; 1.678      ;
; 1.041 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.525      ; 1.680      ;
; 1.053 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.526      ; 1.693      ;
; 1.059 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.518      ; 1.691      ;
; 1.059 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|I2C_Controller:u0|END           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.525      ; 1.698      ;
; 1.061 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.325      ; 1.500      ;
; 1.061 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.497      ;
; 1.061 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.325      ; 1.500      ;
; 1.061 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.497      ;
; 1.061 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.325      ; 1.500      ;
; 1.061 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.497      ;
; 1.061 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.325      ; 1.500      ;
; 1.061 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.497      ;
; 1.061 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.325      ; 1.500      ;
; 1.061 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.497      ;
; 1.062 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.498      ;
; 1.062 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.498      ;
; 1.062 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.498      ;
; 1.062 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.498      ;
; 1.062 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|LUT_INDEX[5]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.498      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.324      ; 1.512      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.509      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.324      ; 1.512      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.509      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.324      ; 1.512      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.509      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.324      ; 1.512      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.509      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.324      ; 1.512      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.509      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.324      ; 1.512      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.509      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.324      ; 1.512      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.509      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.324      ; 1.512      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.509      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.324      ; 1.512      ;
; 1.074 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.509      ;
; 1.075 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.510      ;
; 1.075 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.510      ;
; 1.075 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.510      ;
; 1.075 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[6] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.510      ;
; 1.075 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK2          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.510      ;
; 1.075 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK1          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.510      ;
; 1.075 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK4          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.510      ;
; 1.075 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1] ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.510      ;
; 1.075 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.321      ; 1.510      ;
; 1.078 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO           ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.526      ; 1.718      ;
; 1.079 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.525      ; 1.718      ;
; 1.079 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|I2C_Controller:u0|ACK3          ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.525      ; 1.718      ;
; 1.080 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.315      ; 1.509      ;
; 1.080 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|LUT_INDEX[1]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.516      ;
; 1.080 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.315      ; 1.509      ;
; 1.080 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|LUT_INDEX[2]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.516      ;
; 1.080 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.315      ; 1.509      ;
; 1.080 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|LUT_INDEX[3]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.322      ; 1.516      ;
; 1.080 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|LUT_INDEX[4]                    ; CLOCK2_50    ; I2C_CCD_Config:u8|mI2C_CTRL_CLK ; 0.000        ; 0.315      ; 1.509      ;
+-------+------------------------------------------+---------------------------------------------------+--------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                ;
+-------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.332 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 1.652      ;
; 1.332 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 1.652      ;
; 1.332 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 1.652      ;
; 1.332 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 1.652      ;
; 1.332 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.236      ; 1.652      ;
; 1.521 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.644      ;
; 1.521 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.644      ;
; 1.521 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.644      ;
; 1.521 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.644      ;
; 1.521 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.644      ;
; 1.521 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.644      ;
; 1.521 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.644      ;
; 1.521 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.644      ;
; 1.521 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.644      ;
; 1.521 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.644      ;
; 1.521 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.644      ;
; 1.521 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 1.644      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.652      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.652      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.652      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.652      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.642      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 1.647      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 1.647      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 1.647      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 1.647      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 1.647      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 1.647      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 1.647      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 1.647      ;
; 1.522 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 1.647      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.584 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.714      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 1.759      ;
; 1.626 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.756      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.757      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.757      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.757      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.757      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.757      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.757      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.757      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.757      ;
; 1.627 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 1.757      ;
+-------+---------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'RAW2RGB:u4|dval_ctrl'                                                                                   ;
+-------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                 ; Launch Clock ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+
; 1.423 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|dval_ctrl_en ; CLOCK2_50    ; RAW2RGB:u4|dval_ctrl ; 0.000        ; -0.908     ; 0.619      ;
+-------+-----------------------+-------------------------+--------------+----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.655      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.651      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.651      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.651      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.651      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.651      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.651      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.651      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.651      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.236     ; 1.660      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.651      ;
; 2.712 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.245     ; 1.651      ;
; 2.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.656      ;
; 2.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.654      ;
; 2.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.654      ;
; 2.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.654      ;
; 2.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.241     ; 1.656      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.644      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.644      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.644      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.644      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.644      ;
; 2.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.258     ; 1.654      ;
; 2.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.267     ; 1.645      ;
; 2.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.258     ; 1.654      ;
; 2.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.650      ;
; 2.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.650      ;
; 2.728 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.449     ; 1.650      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.654      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.444     ; 1.655      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.445     ; 1.655      ;
; 2.951 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.304     ; 1.851      ;
; 2.951 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.299     ; 1.856      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.305     ; 1.859      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.300     ; 1.864      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.300     ; 1.864      ;
; 2.974 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.300     ; 1.864      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.648      ;
; 2.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.612      ;
; 2.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.612      ;
; 2.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.612      ;
; 2.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.660      ;
; 2.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.660      ;
; 2.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.660      ;
; 2.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.660      ;
; 2.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.660      ;
; 2.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.660      ;
; 2.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.660      ;
; 2.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.660      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 1.660      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 1.660      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 1.660      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 1.660      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 1.660      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.250     ; 1.660      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.654      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.654      ;
; 2.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.654      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.633      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.633      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.633      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.633      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.633      ;
; 2.729 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.633      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 1.648      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 1.648      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.651      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.651      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.651      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.651      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.439     ; 1.660      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.448     ; 1.651      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.440     ; 1.659      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 1.648      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 1.649      ;
; 2.915 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.646      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.642      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.642      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.645      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.642      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.642      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.642      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.642      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.643      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.645      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.645      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+-------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                           ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                ; -53.034   ; -1.008 ; -4.167   ; 0.491   ; -3.000              ;
;  CLOCK2_50                                      ; -1.307    ; 0.173  ; 15.186   ; 1.332   ; 9.251               ;
;  D5M_PIXLCLK                                    ; -48.912   ; -1.008 ; -3.627   ; 0.491   ; -3.000              ;
;  I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; -3.421    ; 0.173  ; -3.101   ; 0.825   ; -1.285              ;
;  RAW2RGB:u4|dval_ctrl                           ; N/A       ; N/A    ; -2.383   ; 1.423   ; -1.285              ;
;  SW[2]                                          ; -20.545   ; 0.473  ; N/A      ; N/A     ; -3.000              ;
;  SW[4]                                          ; -7.188    ; 0.148  ; N/A      ; N/A     ; -3.000              ;
;  SW[5]                                          ; -53.034   ; 0.535  ; N/A      ; N/A     ; -3.000              ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 1.492     ; 0.109  ; 3.145    ; 2.713   ; 4.682               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 7.304     ; 0.172  ; -4.167   ; 2.712   ; 12.180              ;
; Design-wide TNS                                 ; -7030.67  ; -6.984 ; -950.933 ; 0.0     ; -1381.223           ;
;  CLOCK2_50                                      ; -1.307    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  D5M_PIXLCLK                                    ; -4430.558 ; -6.984 ; -506.940 ; 0.000   ; -1278.418           ;
;  I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; -203.908  ; 0.000  ; -66.816  ; 0.000   ; -92.520             ;
;  RAW2RGB:u4|dval_ctrl                           ; N/A       ; N/A    ; -2.383   ; 0.000   ; -1.285              ;
;  SW[2]                                          ; -238.771  ; 0.000  ; N/A      ; N/A     ; -15.431             ;
;  SW[4]                                          ; -193.046  ; 0.000  ; N/A      ; N/A     ; -25.463             ;
;  SW[5]                                          ; -1963.080 ; 0.000  ; N/A      ; N/A     ; -30.709             ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000     ; 0.000  ; -374.794 ; 0.000   ; 0.000               ;
+-------------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+--------------+--------------+--------------+--------------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths     ;
+------------------------------------------------+------------------------------------------------+--------------+--------------+--------------+--------------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3355         ; 0            ; 0            ; 0            ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; CLOCK2_50                                      ; 1            ; 1            ; 0            ; 0            ;
; CLOCK2_50                                      ; D5M_PIXLCLK                                    ; 0            ; 0            ; 2            ; 0            ;
; D5M_PIXLCLK                                    ; D5M_PIXLCLK                                    ; > 2147483647 ; 6149         ; 59           ; 1476         ;
; RAW2RGB:u4|dval_ctrl                           ; D5M_PIXLCLK                                    ; 1            ; 0            ; 0            ; 0            ;
; SW[2]                                          ; D5M_PIXLCLK                                    ; > 2147483647 ; > 2147483647 ; 0            ; 0            ;
; SW[4]                                          ; D5M_PIXLCLK                                    ; 64           ; 320          ; 0            ; 0            ;
; SW[5]                                          ; D5M_PIXLCLK                                    ; 40           ; 200          ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; D5M_PIXLCLK                                    ; 18           ; 0            ; 0            ; 0            ;
; CLOCK2_50                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; 1361         ; 0            ; 0            ; 0            ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; 1035         ; 0            ; 0            ; 0            ;
; D5M_PIXLCLK                                    ; SW[2]                                          ; 0            ; 0            ; > 2147483647 ; 0            ;
; D5M_PIXLCLK                                    ; SW[4]                                          ; 0            ; 0            ; 207562       ; 0            ;
; SW[4]                                          ; SW[4]                                          ; 0            ; 0            ; 0            ; 397          ;
; D5M_PIXLCLK                                    ; SW[5]                                          ; 0            ; 0            ; > 2147483647 ; 0            ;
; SW[2]                                          ; SW[5]                                          ; 0            ; 0            ; > 2147483647 ; > 2147483647 ;
; SW[4]                                          ; SW[5]                                          ; 0            ; 0            ; 11688        ; 58440        ;
; SW[5]                                          ; SW[5]                                          ; 0            ; 0            ; 0            ; 5592         ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 23           ; 0            ; 0            ; 0            ;
; D5M_PIXLCLK                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18           ; 0            ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 11920        ; 0            ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18           ; 0            ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 18           ; 0            ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1534         ; 72           ; 24           ; 1656         ;
+------------------------------------------------+------------------------------------------------+--------------+--------------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+--------------+--------------+--------------+--------------+
; From Clock                                     ; To Clock                                       ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths     ;
+------------------------------------------------+------------------------------------------------+--------------+--------------+--------------+--------------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 3355         ; 0            ; 0            ; 0            ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; CLOCK2_50                                      ; 1            ; 1            ; 0            ; 0            ;
; CLOCK2_50                                      ; D5M_PIXLCLK                                    ; 0            ; 0            ; 2            ; 0            ;
; D5M_PIXLCLK                                    ; D5M_PIXLCLK                                    ; > 2147483647 ; 6149         ; 59           ; 1476         ;
; RAW2RGB:u4|dval_ctrl                           ; D5M_PIXLCLK                                    ; 1            ; 0            ; 0            ; 0            ;
; SW[2]                                          ; D5M_PIXLCLK                                    ; > 2147483647 ; > 2147483647 ; 0            ; 0            ;
; SW[4]                                          ; D5M_PIXLCLK                                    ; 64           ; 320          ; 0            ; 0            ;
; SW[5]                                          ; D5M_PIXLCLK                                    ; 40           ; 200          ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; D5M_PIXLCLK                                    ; 18           ; 0            ; 0            ; 0            ;
; CLOCK2_50                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; 1361         ; 0            ; 0            ; 0            ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; 1035         ; 0            ; 0            ; 0            ;
; D5M_PIXLCLK                                    ; SW[2]                                          ; 0            ; 0            ; > 2147483647 ; 0            ;
; D5M_PIXLCLK                                    ; SW[4]                                          ; 0            ; 0            ; 207562       ; 0            ;
; SW[4]                                          ; SW[4]                                          ; 0            ; 0            ; 0            ; 397          ;
; D5M_PIXLCLK                                    ; SW[5]                                          ; 0            ; 0            ; > 2147483647 ; 0            ;
; SW[2]                                          ; SW[5]                                          ; 0            ; 0            ; > 2147483647 ; > 2147483647 ;
; SW[4]                                          ; SW[5]                                          ; 0            ; 0            ; 11688        ; 58440        ;
; SW[5]                                          ; SW[5]                                          ; 0            ; 0            ; 0            ; 5592         ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 23           ; 0            ; 0            ; 0            ;
; D5M_PIXLCLK                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18           ; 0            ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 11920        ; 0            ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18           ; 0            ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 18           ; 0            ; 0            ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1534         ; 72           ; 24           ; 1656         ;
+------------------------------------------------+------------------------------------------------+--------------+--------------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; D5M_PIXLCLK                                    ; 213      ; 0        ; 80       ; 0        ;
; CLOCK2_50  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; 672      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; RAW2RGB:u4|dval_ctrl                           ; 1        ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[4] ; 108      ; 0        ; 56       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 519      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; D5M_PIXLCLK                                    ; 213      ; 0        ; 80       ; 0        ;
; CLOCK2_50  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; 672      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; RAW2RGB:u4|dval_ctrl                           ; 1        ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[4] ; 108      ; 0        ; 56       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 64    ; 64   ;
; Unconstrained Input Port Paths  ; 455   ; 455  ;
; Unconstrained Output Ports      ; 172   ; 172  ;
; Unconstrained Output Port Paths ; 442   ; 442  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; Base      ; Constrained ;
; D5M_PIXLCLK                                    ; D5M_PIXLCLK                                    ; Base      ; Constrained ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ; Base      ; Constrained ;
; RAW2RGB:u4|dval_ctrl                           ; RAW2RGB:u4|dval_ctrl                           ; Base      ; Constrained ;
; SW[2]                                          ; SW[2]                                          ; Base      ; Constrained ;
; SW[4]                                          ; SW[4]                                          ; Base      ; Constrained ;
; SW[5]                                          ; SW[5]                                          ; Base      ; Constrained ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; D5M_D[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_FVAL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_LVAL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SDATA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; D5M_RESET_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SDATA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_XCLKIN    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; D5M_D[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_FVAL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_LVAL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SDATA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; D5M_RESET_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SDATA     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_XCLKIN    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jul 20 17:06:25 2017
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Warning (20031): Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 103 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_115_D5M_VGA.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK2_50 CLOCK2_50
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[4]} {u6|altpll_component|auto_generated|pll1|clk[4]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name D5M_PIXLCLK D5M_PIXLCLK
    Info (332105): create_clock -period 1.000 -name RAW2RGB:u4|dval_ctrl RAW2RGB:u4|dval_ctrl
    Info (332105): create_clock -period 1.000 -name I2C_CCD_Config:u8|mI2C_CTRL_CLK I2C_CCD_Config:u8|mI2C_CTRL_CLK
    Info (332105): create_clock -period 1.000 -name SW[2] SW[2]
    Info (332105): create_clock -period 1.000 -name SW[5] SW[5]
    Info (332105): create_clock -period 1.000 -name SW[4] SW[4]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -53.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -53.034           -1963.080 SW[5] 
    Info (332119):   -48.912           -4430.558 D5M_PIXLCLK 
    Info (332119):   -20.545            -238.771 SW[2] 
    Info (332119):    -7.188            -193.046 SW[4] 
    Info (332119):    -3.421            -203.908 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -1.307              -1.307 CLOCK2_50 
    Info (332119):     1.492               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.304               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is -1.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.008              -6.984 D5M_PIXLCLK 
    Info (332119):     0.303               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.386               0.000 CLOCK2_50 
    Info (332119):     0.386               0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     1.228               0.000 SW[4] 
    Info (332119):     1.836               0.000 SW[5] 
    Info (332119):     2.709               0.000 SW[2] 
Info (332146): Worst-case recovery slack is -4.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.167            -374.794 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -3.627            -506.940 D5M_PIXLCLK 
    Info (332119):    -3.101             -66.816 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -2.383              -2.383 RAW2RGB:u4|dval_ctrl 
    Info (332119):     3.145               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.186               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.808
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.808               0.000 D5M_PIXLCLK 
    Info (332119):     2.004               0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     2.502               0.000 CLOCK2_50 
    Info (332119):     2.865               0.000 RAW2RGB:u4|dval_ctrl 
    Info (332119):     5.065               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     5.068               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1278.418 D5M_PIXLCLK 
    Info (332119):    -3.000              -3.000 SW[2] 
    Info (332119):    -3.000              -3.000 SW[4] 
    Info (332119):    -3.000              -3.000 SW[5] 
    Info (332119):    -1.285             -92.520 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -1.285              -1.285 RAW2RGB:u4|dval_ctrl 
    Info (332119):     4.688               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.685               0.000 CLOCK2_50 
    Info (332119):    12.187               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 95 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -48.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -48.347           -1788.326 SW[5] 
    Info (332119):   -44.440           -3972.361 D5M_PIXLCLK 
    Info (332119):   -18.646            -216.632 SW[2] 
    Info (332119):    -6.522            -174.958 SW[4] 
    Info (332119):    -3.034            -180.578 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -1.173              -1.173 CLOCK2_50 
    Info (332119):     2.295               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.741               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is -0.939
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.939              -6.452 D5M_PIXLCLK 
    Info (332119):     0.309               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.337               0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     0.337               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.340               0.000 CLOCK2_50 
    Info (332119):     1.120               0.000 SW[4] 
    Info (332119):     1.685               0.000 SW[5] 
    Info (332119):     2.595               0.000 SW[2] 
Info (332146): Worst-case recovery slack is -3.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.406            -252.928 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -3.164            -404.984 D5M_PIXLCLK 
    Info (332119):    -2.758             -59.326 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -2.034              -2.034 RAW2RGB:u4|dval_ctrl 
    Info (332119):     3.925               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.571               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.631
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.631               0.000 D5M_PIXLCLK 
    Info (332119):     1.840               0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     2.234               0.000 CLOCK2_50 
    Info (332119):     2.576               0.000 RAW2RGB:u4|dval_ctrl 
    Info (332119):     4.451               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.454               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1270.332 D5M_PIXLCLK 
    Info (332119):    -3.000              -3.000 SW[2] 
    Info (332119):    -3.000              -3.000 SW[4] 
    Info (332119):    -3.000              -3.000 SW[5] 
    Info (332119):    -1.285             -92.520 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -1.285              -1.285 RAW2RGB:u4|dval_ctrl 
    Info (332119):     4.682               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.692               0.000 CLOCK2_50 
    Info (332119):    12.180               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 95 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -25.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -25.336            -931.078 SW[5] 
    Info (332119):   -23.725           -1935.741 D5M_PIXLCLK 
    Info (332119):    -8.658             -99.704 SW[2] 
    Info (332119):    -2.524             -66.169 SW[4] 
    Info (332119):    -1.118             -60.620 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -0.544              -0.544 CLOCK2_50 
    Info (332119):     5.431               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.816               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is -0.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.487              -3.301 D5M_PIXLCLK 
    Info (332119):     0.109               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.148               0.000 SW[4] 
    Info (332119):     0.172               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.173               0.000 CLOCK2_50 
    Info (332119):     0.173               0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     0.473               0.000 SW[2] 
    Info (332119):     0.535               0.000 SW[5] 
Info (332146): Worst-case recovery slack is -1.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.308            -150.875 D5M_PIXLCLK 
    Info (332119):    -1.114             -50.370 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -1.061             -21.259 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -0.721              -0.721 RAW2RGB:u4|dval_ctrl 
    Info (332119):     6.293               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.528               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.491               0.000 D5M_PIXLCLK 
    Info (332119):     0.825               0.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):     1.332               0.000 CLOCK2_50 
    Info (332119):     1.423               0.000 RAW2RGB:u4|dval_ctrl 
    Info (332119):     2.712               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.713               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1227.157 D5M_PIXLCLK 
    Info (332119):    -3.000             -30.709 SW[5] 
    Info (332119):    -3.000             -25.463 SW[4] 
    Info (332119):    -3.000             -15.431 SW[2] 
    Info (332119):    -1.000             -72.000 I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info (332119):    -1.000              -1.000 RAW2RGB:u4|dval_ctrl 
    Info (332119):     4.758               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.251               0.000 CLOCK2_50 
    Info (332119):    12.256               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 95 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 1042 megabytes
    Info: Processing ended: Thu Jul 20 17:06:33 2017
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:10


