Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  7 20:16:49 2022
| Host         : DESKTOP-37A9H0N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MicroBlazeDemo1_wrapper_timing_summary_routed.rpt -pb MicroBlazeDemo1_wrapper_timing_summary_routed.pb -rpx MicroBlazeDemo1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlazeDemo1_wrapper
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.226        0.000                      0                 4832        0.045        0.000                      0                 4832        3.000        0.000                       0                  1813  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                              ------------       ----------      --------------
MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk                                                                {0.000 5.000}      10.000          100.000         
  clk_out1_MicroBlazeDemo1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_MicroBlazeDemo1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.121        0.000                      0                  222        0.136        0.000                      0                  222       15.686        0.000                       0                   233  
MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       10.292        0.000                      0                   46        0.512        0.000                      0                   46       16.166        0.000                       0                    39  
clk                                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_MicroBlazeDemo1_clk_wiz_1_0                                   2.226        0.000                      0                 4498        0.045        0.000                      0                 4498        3.750        0.000                       0                  1537  
  clkfbout_MicroBlazeDemo1_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     clk_out1_MicroBlazeDemo1_clk_wiz_1_0  clk_out1_MicroBlazeDemo1_clk_wiz_1_0        5.532        0.000                      0                   66        0.998        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.121ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.123ns  (logic 0.735ns (23.538%)  route 2.388ns (76.462%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.234 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.234    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y48         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.459    20.693 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.754    21.447    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.571 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.159    22.730    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y46         LUT4 (Prop_lut4_I3_O)        0.152    22.882 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.475    23.357    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X39Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.506    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.282    36.788    
                         clock uncertainty           -0.035    36.753    
    SLICE_X39Y46         FDCE (Setup_fdce_C_D)       -0.275    36.478    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.478    
                         arrival time                         -23.357    
  -------------------------------------------------------------------
                         slack                                 13.121    

Slack (MET) :             13.429ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.806ns  (logic 0.733ns (26.121%)  route 2.073ns (73.879%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.234 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.234    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y48         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.459    20.693 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.754    21.447    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.571 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.937    22.508    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y46         LUT5 (Prop_lut5_I4_O)        0.150    22.658 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.382    23.041    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X39Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.506    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.282    36.788    
                         clock uncertainty           -0.035    36.753    
    SLICE_X39Y46         FDCE (Setup_fdce_C_D)       -0.283    36.470    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.470    
                         arrival time                         -23.041    
  -------------------------------------------------------------------
                         slack                                 13.429    

Slack (MET) :             13.770ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.704ns (26.724%)  route 1.930ns (73.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 19.840 - 16.667 ) 
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.568    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X32Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.456     4.024 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.108     5.132    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg[5]
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.256 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.161     5.417    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.124     5.541 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.661     6.202    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X32Y48         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446    19.840    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y48         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.369    20.209    
                         clock uncertainty           -0.035    20.174    
    SLICE_X32Y48         FDRE (Setup_fdre_C_CE)      -0.202    19.972    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.972    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 13.770    

Slack (MET) :             14.114ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.436ns  (logic 0.707ns (29.027%)  route 1.729ns (70.973%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.507 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.234 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.234    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y48         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.459    20.693 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.754    21.447    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.571 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.975    22.546    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124    22.670 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.670    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X36Y47         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446    36.507    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y47         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.282    36.789    
                         clock uncertainty           -0.035    36.754    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.031    36.785    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -22.670    
  -------------------------------------------------------------------
                         slack                                 14.114    

Slack (MET) :             14.129ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.465ns  (logic 0.736ns (29.862%)  route 1.729ns (70.138%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.507 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.234 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.234    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y48         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.459    20.693 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.754    21.447    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.571 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.975    22.546    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y47         LUT4 (Prop_lut4_I3_O)        0.153    22.699 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.699    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X36Y47         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446    36.507    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y47         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.282    36.789    
                         clock uncertainty           -0.035    36.754    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.075    36.829    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.829    
                         arrival time                         -22.699    
  -------------------------------------------------------------------
                         slack                                 14.129    

Slack (MET) :             14.153ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.397ns  (logic 0.707ns (29.501%)  route 1.690ns (70.499%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.234 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.234    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y48         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.459    20.693 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.754    21.447    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.571 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.936    22.507    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    22.631 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.631    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X39Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.506    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.282    36.788    
                         clock uncertainty           -0.035    36.753    
    SLICE_X39Y46         FDCE (Setup_fdce_C_D)        0.031    36.784    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.784    
                         arrival time                         -22.631    
  -------------------------------------------------------------------
                         slack                                 14.153    

Slack (MET) :             14.168ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.426ns  (logic 0.736ns (30.344%)  route 1.690ns (69.656%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.234 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.234    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y48         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.459    20.693 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.754    21.447    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.571 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.936    22.507    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y46         LUT3 (Prop_lut3_I2_O)        0.153    22.660 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.660    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X39Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.506    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.282    36.788    
                         clock uncertainty           -0.035    36.753    
    SLICE_X39Y46         FDCE (Setup_fdce_C_D)        0.075    36.828    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.828    
                         arrival time                         -22.660    
  -------------------------------------------------------------------
                         slack                                 14.168    

Slack (MET) :             14.388ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.160ns  (logic 0.707ns (32.736%)  route 1.453ns (67.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.507 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.234 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.234    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y48         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.459    20.693 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.754    21.447    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.571 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.699    22.270    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.124    22.394 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.394    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X36Y47         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446    36.507    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y47         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.282    36.789    
                         clock uncertainty           -0.035    36.754    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.029    36.783    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.783    
                         arrival time                         -22.394    
  -------------------------------------------------------------------
                         slack                                 14.388    

Slack (MET) :             14.393ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.157ns  (logic 0.707ns (32.782%)  route 1.450ns (67.218%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 36.507 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.234 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.234    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y48         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.459    20.693 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.754    21.447    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y49         LUT6 (Prop_lut6_I0_O)        0.124    21.571 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.696    22.267    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y47         LUT3 (Prop_lut3_I2_O)        0.124    22.391 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.391    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X36Y47         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.446    36.507    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y47         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.282    36.789    
                         clock uncertainty           -0.035    36.754    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.031    36.785    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.785    
                         arrival time                         -22.391    
  -------------------------------------------------------------------
                         slack                                 14.393    

Slack (MET) :             14.804ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.817ns  (logic 0.707ns (38.900%)  route 1.110ns (61.100%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 36.506 - 33.333 ) 
    Source Clock Delay      (SCD):    3.568ns = ( 20.234 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.234    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X32Y48         FDRE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.459    20.693 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.687    21.380    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.124    21.504 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.424    21.928    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124    22.052 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.052    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X35Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.506    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X35Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.354    36.860    
                         clock uncertainty           -0.035    36.825    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.031    36.856    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                         -22.052    
  -------------------------------------------------------------------
                         slack                                 14.804    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.347    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X36Y51         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDCE (Prop_fdce_C_Q)         0.141     1.488 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/Q
                         net (fo=1, routed)           0.054     1.542    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12_n_0
    SLICE_X37Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.587 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0/O
                         net (fo=1, routed)           0.000     1.587    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__0_n_0
    SLICE_X37Y51         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.739    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X37Y51         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                         clock pessimism             -0.379     1.360    
    SLICE_X37Y51         FDCE (Hold_fdce_C_D)         0.091     1.451    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.609%)  route 0.370ns (72.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.348    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X35Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDCE (Prop_fdce_C_Q)         0.141     1.489 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/Q
                         net (fo=3, routed)           0.370     1.859    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg_n_0
    SLICE_X30Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.739    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
                         clock pessimism             -0.123     1.616    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.090     1.706    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.799%)  route 0.336ns (67.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.348    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y47         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.512 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/Q
                         net (fo=2, routed)           0.336     1.848    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/unchanged
    SLICE_X36Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.740    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/C
                         clock pessimism             -0.128     1.612    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.072     1.684    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.023%)  route 0.362ns (71.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.564     1.349    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X32Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDCE (Prop_fdce_C_Q)         0.141     1.490 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.362     1.852    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X32Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.739    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X32Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                         clock pessimism             -0.123     1.616    
    SLICE_X32Y50         FDCE (Hold_fdce_C_D)         0.070     1.686    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.347    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X37Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.141     1.488 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.110     1.598    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X36Y50         FDPE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.739    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X36Y50         FDPE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.379     1.360    
    SLICE_X36Y50         FDPE (Hold_fdpe_C_D)         0.070     1.430    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.348    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X37Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     1.489 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.110     1.599    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X36Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.740    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y46         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.379     1.361    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.070     1.431    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.347    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X37Y51         FDPE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDPE (Prop_fdpe_C_Q)         0.141     1.488 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.154     1.642    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X38Y51         SRL16E                                       r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.739    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X38Y51         SRL16E                                       r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.376     1.363    
    SLICE_X38Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.472    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.863%)  route 0.121ns (46.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y28         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.121     1.600    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X29Y29         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.730    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y29         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                         clock pessimism             -0.377     1.353    
    SLICE_X29Y29         FDCE (Hold_fdce_C_D)         0.071     1.424    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.342%)  route 0.123ns (46.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.553     1.338    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y28         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.123     1.602    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X30Y28         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.820     1.728    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y28         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.357     1.371    
    SLICE_X30Y28         FDCE (Hold_fdce_C_D)         0.052     1.423    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.462%)  route 0.156ns (45.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.347    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X33Y52         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.141     1.488 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/Q
                         net (fo=8, routed)           0.156     1.644    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][0]
    SLICE_X34Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.689 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[2]_i_1/O
                         net (fo=1, routed)           0.000     1.689    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[2]
    SLICE_X34Y52         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.738    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X34Y52         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C
                         clock pessimism             -0.357     1.381    
    SLICE_X34Y52         FDCE (Hold_fdce_C_D)         0.121     1.502    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  MicroBlazeDemo1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y27   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y27   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y28   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y29   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y29   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y33   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y30   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y31   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y30   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y47   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y46   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y46   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y46   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y46   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y47   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y47   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y36   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y37   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y40   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y47   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y46   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y46   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y46   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y46   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y47   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y47   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y35   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y35   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y36   MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       10.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.292ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.703ns  (logic 0.940ns (19.986%)  route 3.763ns (80.014%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.170ns = ( 34.503 - 33.333 ) 
    Source Clock Delay      (SCD):    2.658ns = ( 19.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.658    19.325    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.340    19.665 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.784    20.449    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.150    20.599 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.006    21.605    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.326    21.931 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.006    22.937    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124    23.061 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.967    24.028    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y39         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.170    34.503    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y39         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.151    34.654    
                         clock uncertainty           -0.035    34.618    
    SLICE_X29Y39         FDCE (Setup_fdce_C_CE)      -0.298    34.320    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         34.320    
                         arrival time                         -24.028    
  -------------------------------------------------------------------
                         slack                                 10.292    

Slack (MET) :             10.292ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.703ns  (logic 0.940ns (19.986%)  route 3.763ns (80.014%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.170ns = ( 34.503 - 33.333 ) 
    Source Clock Delay      (SCD):    2.658ns = ( 19.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.658    19.325    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.340    19.665 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.784    20.449    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.150    20.599 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.006    21.605    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.326    21.931 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.006    22.937    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124    23.061 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.967    24.028    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y39         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.170    34.503    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y39         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.151    34.654    
                         clock uncertainty           -0.035    34.618    
    SLICE_X29Y39         FDCE (Setup_fdce_C_CE)      -0.298    34.320    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         34.320    
                         arrival time                         -24.028    
  -------------------------------------------------------------------
                         slack                                 10.292    

Slack (MET) :             10.438ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.818ns  (logic 0.940ns (19.510%)  route 3.878ns (80.490%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.385ns = ( 34.718 - 33.333 ) 
    Source Clock Delay      (SCD):    2.658ns = ( 19.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.658    19.325    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.340    19.665 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.784    20.449    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.150    20.599 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.006    21.605    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.326    21.931 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.006    22.937    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124    23.061 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.082    24.143    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y39         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.385    34.718    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y39         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.196    34.914    
                         clock uncertainty           -0.035    34.879    
    SLICE_X32Y39         FDCE (Setup_fdce_C_CE)      -0.298    34.581    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.581    
                         arrival time                         -24.143    
  -------------------------------------------------------------------
                         slack                                 10.438    

Slack (MET) :             10.438ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.818ns  (logic 0.940ns (19.510%)  route 3.878ns (80.490%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.385ns = ( 34.718 - 33.333 ) 
    Source Clock Delay      (SCD):    2.658ns = ( 19.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.658    19.325    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.340    19.665 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.784    20.449    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.150    20.599 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.006    21.605    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.326    21.931 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.006    22.937    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124    23.061 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.082    24.143    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y39         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.385    34.718    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y39         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.196    34.914    
                         clock uncertainty           -0.035    34.879    
    SLICE_X32Y39         FDCE (Setup_fdce_C_CE)      -0.298    34.581    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         34.581    
                         arrival time                         -24.143    
  -------------------------------------------------------------------
                         slack                                 10.438    

Slack (MET) :             10.879ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.546ns  (logic 0.940ns (20.676%)  route 3.606ns (79.324%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 34.861 - 33.333 ) 
    Source Clock Delay      (SCD):    2.658ns = ( 19.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.658    19.325    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.340    19.665 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.784    20.449    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.150    20.599 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.006    21.605    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.326    21.931 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.006    22.937    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124    23.061 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.811    23.871    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y40         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.528    34.861    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y40         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.219    35.080    
                         clock uncertainty           -0.035    35.045    
    SLICE_X30Y40         FDCE (Setup_fdce_C_CE)      -0.295    34.750    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.750    
                         arrival time                         -23.871    
  -------------------------------------------------------------------
                         slack                                 10.879    

Slack (MET) :             11.560ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.374ns  (logic 0.940ns (21.491%)  route 3.434ns (78.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 35.374 - 33.333 ) 
    Source Clock Delay      (SCD):    2.658ns = ( 19.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.658    19.325    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.340    19.665 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.784    20.449    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.150    20.599 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.006    21.605    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.326    21.931 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.006    22.937    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124    23.061 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.638    23.699    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y43         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.041    35.374    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y43         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.219    35.593    
                         clock uncertainty           -0.035    35.557    
    SLICE_X28Y43         FDCE (Setup_fdce_C_CE)      -0.298    35.259    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.259    
                         arrival time                         -23.699    
  -------------------------------------------------------------------
                         slack                                 11.560    

Slack (MET) :             11.662ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.399ns  (logic 0.940ns (21.368%)  route 3.459ns (78.632%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.167ns = ( 35.500 - 33.333 ) 
    Source Clock Delay      (SCD):    2.658ns = ( 19.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.658    19.325    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.340    19.665 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.784    20.449    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.150    20.599 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.006    21.605    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.326    21.931 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.006    22.937    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124    23.061 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.663    23.724    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y42         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.167    35.500    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y42         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.219    35.719    
                         clock uncertainty           -0.035    35.684    
    SLICE_X29Y42         FDCE (Setup_fdce_C_CE)      -0.298    35.386    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.386    
                         arrival time                         -23.724    
  -------------------------------------------------------------------
                         slack                                 11.662    

Slack (MET) :             11.834ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.242ns  (logic 0.940ns (22.158%)  route 3.302ns (77.842%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.179ns = ( 35.512 - 33.333 ) 
    Source Clock Delay      (SCD):    2.658ns = ( 19.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.658    19.325    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.340    19.665 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.784    20.449    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.150    20.599 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.006    21.605    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.326    21.931 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.006    22.937    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124    23.061 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.506    23.567    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y43         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.179    35.512    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y43         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.219    35.731    
                         clock uncertainty           -0.035    35.696    
    SLICE_X30Y43         FDCE (Setup_fdce_C_CE)      -0.295    35.401    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.401    
                         arrival time                         -23.567    
  -------------------------------------------------------------------
                         slack                                 11.834    

Slack (MET) :             11.877ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.205ns  (logic 0.940ns (22.354%)  route 3.265ns (77.646%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns = ( 35.467 - 33.333 ) 
    Source Clock Delay      (SCD):    2.658ns = ( 19.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.658    19.325    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.340    19.665 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.784    20.449    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.150    20.599 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.006    21.605    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.326    21.931 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.003    22.934    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124    23.058 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.472    23.530    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X32Y44         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.134    35.467    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y44         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.273    35.740    
                         clock uncertainty           -0.035    35.705    
    SLICE_X32Y44         FDCE (Setup_fdce_C_CE)      -0.298    35.407    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.407    
                         arrival time                         -23.530    
  -------------------------------------------------------------------
                         slack                                 11.877    

Slack (MET) :             11.877ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.205ns  (logic 0.940ns (22.354%)  route 3.265ns (77.646%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.134ns = ( 35.467 - 33.333 ) 
    Source Clock Delay      (SCD):    2.658ns = ( 19.325 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.658    19.325    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.340    19.665 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=6, routed)           0.784    20.449    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.150    20.599 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=4, routed)           1.006    21.605    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X34Y47         LUT4 (Prop_lut4_I2_O)        0.326    21.931 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.003    22.934    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.124    23.058 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.472    23.530    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X32Y44         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.134    35.467    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y44         FDCE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.273    35.740    
                         clock uncertainty           -0.035    35.705    
    SLICE_X32Y44         FDCE (Setup_fdce_C_CE)      -0.298    35.407    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.407    
                         arrival time                         -23.530    
  -------------------------------------------------------------------
                         slack                                 11.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.157ns (27.707%)  route 0.410ns (72.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.980     0.980    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y48         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.112     1.092 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.410     1.502    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.547 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.547    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X35Y48         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.127     1.127    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y48         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.147     0.980    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.055     1.035    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.157ns (25.350%)  route 0.462ns (74.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.036ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.900     0.900    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y48         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDCE (Prop_fdce_C_Q)         0.112     1.012 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.462     1.474    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X31Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.519 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.519    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X31Y48         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.036     1.036    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y48         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.136     0.900    
    SLICE_X31Y48         FDCE (Hold_fdce_C_D)         0.055     0.955    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.596ns  (logic 0.157ns (26.364%)  route 0.439ns (73.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 17.934 - 16.667 ) 
    Source Clock Delay      (SCD):    1.127ns = ( 17.793 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.127    17.793    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.112    17.905 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.193    18.098    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.045    18.143 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.246    18.389    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.267    17.934    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.115    17.819    
    SLICE_X31Y49         FDCE (Hold_fdce_C_CE)       -0.075    17.744    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.744    
                         arrival time                          18.389    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.596ns  (logic 0.157ns (26.364%)  route 0.439ns (73.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 17.934 - 16.667 ) 
    Source Clock Delay      (SCD):    1.127ns = ( 17.793 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.127    17.793    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.112    17.905 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.193    18.098    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.045    18.143 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.246    18.389    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.267    17.934    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.115    17.819    
    SLICE_X31Y49         FDCE (Hold_fdce_C_CE)       -0.075    17.744    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.744    
                         arrival time                          18.389    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.596ns  (logic 0.157ns (26.359%)  route 0.439ns (73.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 17.949 - 16.667 ) 
    Source Clock Delay      (SCD):    1.127ns = ( 17.793 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.127    17.793    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.112    17.905 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.193    18.098    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.045    18.143 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.246    18.389    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.282    17.949    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.136    17.813    
    SLICE_X33Y50         FDCE (Hold_fdce_C_CE)       -0.075    17.738    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.738    
                         arrival time                          18.389    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.596ns  (logic 0.157ns (26.359%)  route 0.439ns (73.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 17.949 - 16.667 ) 
    Source Clock Delay      (SCD):    1.127ns = ( 17.793 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.127    17.793    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.112    17.905 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.193    18.098    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.045    18.143 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.246    18.389    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.282    17.949    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y50         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.136    17.813    
    SLICE_X33Y50         FDCE (Hold_fdce_C_CE)       -0.075    17.738    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.738    
                         arrival time                          18.389    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.534ns  (logic 0.157ns (29.375%)  route 0.377ns (70.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 17.879 - 16.667 ) 
    Source Clock Delay      (SCD):    1.127ns = ( 17.793 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.127    17.793    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.112    17.905 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.193    18.098    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.045    18.143 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.185    18.328    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.213    17.879    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.136    17.743    
    SLICE_X34Y49         FDCE (Hold_fdce_C_CE)       -0.073    17.670    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.670    
                         arrival time                          18.328    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.534ns  (logic 0.157ns (29.375%)  route 0.377ns (70.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 17.879 - 16.667 ) 
    Source Clock Delay      (SCD):    1.127ns = ( 17.793 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.127    17.793    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.112    17.905 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.193    18.098    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.045    18.143 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.185    18.328    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.213    17.879    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.136    17.743    
    SLICE_X34Y49         FDCE (Hold_fdce_C_CE)       -0.073    17.670    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.670    
                         arrival time                          18.328    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.534ns  (logic 0.157ns (29.375%)  route 0.377ns (70.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 17.879 - 16.667 ) 
    Source Clock Delay      (SCD):    1.127ns = ( 17.793 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.127    17.793    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.112    17.905 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.193    18.098    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.045    18.143 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.185    18.328    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.213    17.879    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.136    17.743    
    SLICE_X34Y49         FDCE (Hold_fdce_C_CE)       -0.073    17.670    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.670    
                         arrival time                          18.328    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.534ns  (logic 0.157ns (29.375%)  route 0.377ns (70.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 17.879 - 16.667 ) 
    Source Clock Delay      (SCD):    1.127ns = ( 17.793 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.127    17.793    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.112    17.905 f  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.193    18.098    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X37Y49         LUT5 (Prop_lut5_I3_O)        0.045    18.143 r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.185    18.328    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.213    17.879    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y49         FDCE                                         r  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.136    17.743    
    SLICE_X34Y49         FDCE (Hold_fdce_C_CE)       -0.073    17.670    MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.670    
                         arrival time                          18.328    
  -------------------------------------------------------------------
                         slack                                  0.658    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { MicroBlazeDemo1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X32Y44  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X32Y44  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X28Y43  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X32Y39  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X29Y39  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X29Y39  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X32Y39  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X30Y43  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X29Y42  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Min Period        n/a     FDCE/C    n/a            1.000         33.333      32.333     SLICE_X30Y40  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X32Y44  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X32Y44  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X30Y43  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X30Y40  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X31Y48  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X35Y48  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X31Y48  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X28Y43  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X32Y39  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X32Y39  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X33Y50  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X33Y50  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X31Y49  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X31Y49  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Fast    FDPE/PRE  n/a            0.500         16.666      16.166     SLICE_X36Y49  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X37Y49  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X37Y49  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X37Y49  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.666      16.166     SLICE_X37Y49  MicroBlazeDemo1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.500         16.667      16.167     SLICE_X32Y44  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  To Clock:  clk_out1_MicroBlazeDemo1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.226ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.854ns  (logic 2.013ns (29.371%)  route 4.841ns (70.630%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.569    -0.922    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y41         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.503 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/Q
                         net (fo=1, routed)           1.190     0.687    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[21]
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.299     0.986 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.986    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.384 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.384    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.498 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.498    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.612 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.612    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.883 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.875     2.758    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.398     3.156 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.776     5.932    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.490     8.516    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     9.007    
                         clock uncertainty           -0.074     8.933    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774     8.159    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -5.932    
  -------------------------------------------------------------------
                         slack                                  2.226    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 2.013ns (30.021%)  route 4.692ns (69.979%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.569    -0.922    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y41         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.503 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/Q
                         net (fo=1, routed)           1.190     0.687    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[21]
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.299     0.986 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.986    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.384 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.384    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.498 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.498    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.612 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.612    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.883 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.875     2.758    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X40Y37         LUT3 (Prop_lut3_I1_O)        0.398     3.156 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[20]_INST_0/O
                         net (fo=9, routed)           2.627     5.784    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.486     8.512    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     9.003    
                         clock uncertainty           -0.074     8.929    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.774     8.155    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 2.018ns (30.131%)  route 4.679ns (69.869%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.569    -0.922    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y41         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.503 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/Q
                         net (fo=1, routed)           1.190     0.687    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[21]
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.299     0.986 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.986    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.384 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.384    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.498 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.498    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.612 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.612    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.883 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.141     3.024    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.403     3.427 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[22]_INST_0/O
                         net (fo=9, routed)           2.349     5.776    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.490     8.516    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     9.007    
                         clock uncertainty           -0.074     8.933    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.769     8.164    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 1.988ns (28.837%)  route 4.906ns (71.163%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.569    -0.922    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y41         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.503 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/Q
                         net (fo=1, routed)           1.190     0.687    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[21]
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.299     0.986 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.986    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.384 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.384    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.498 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.498    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.612 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.612    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.883 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.141     3.024    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X40Y36         LUT3 (Prop_lut3_I1_O)        0.373     3.397 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=9, routed)           2.575     5.972    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.490     8.516    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     9.007    
                         clock uncertainty           -0.074     8.933    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566     8.367    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 2.016ns (30.322%)  route 4.633ns (69.678%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.569    -0.922    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y41         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.503 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/Q
                         net (fo=1, routed)           1.190     0.687    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[21]
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.299     0.986 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.986    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.384 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.384    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.498 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.498    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.612 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.612    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.883 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.153     3.036    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X37Y37         LUT3 (Prop_lut3_I1_O)        0.401     3.437 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=9, routed)           2.290     5.727    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.490     8.516    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     9.007    
                         clock uncertainty           -0.074     8.933    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.774     8.159    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.159    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 1.988ns (29.003%)  route 4.867ns (70.997%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.569    -0.922    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y41         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.503 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/Q
                         net (fo=1, routed)           1.190     0.687    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[21]
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.299     0.986 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.986    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.384 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.384    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.498 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.498    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.612 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.612    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.883 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.124     3.008    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.373     3.381 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=9, routed)           2.553     5.933    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.490     8.516    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     9.007    
                         clock uncertainty           -0.074     8.933    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     8.367    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 1.988ns (29.101%)  route 4.843ns (70.899%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.569    -0.922    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y41         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.503 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/Q
                         net (fo=1, routed)           1.190     0.687    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[21]
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.299     0.986 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.986    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.384 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.384    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.498 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.498    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.612 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.612    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.883 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.195     3.079    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.373     3.452 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.458     5.910    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.481     8.507    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     8.998    
                         clock uncertainty           -0.074     8.924    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.358    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.358    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.491ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 1.863ns (27.381%)  route 4.941ns (72.619%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.562    -0.929    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X41Y37         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.473 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.329     0.856    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X47Y35         LUT6 (Prop_lut6_I1_O)        0.124     0.980 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[29].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.980    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_3
    SLICE_X47Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.530 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.530    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.644 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.644    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.957 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=10, routed)          0.973     2.931    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[12]
    SLICE_X40Y37         LUT3 (Prop_lut3_I0_O)        0.306     3.237 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=9, routed)           2.639     5.876    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.490     8.516    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     9.007    
                         clock uncertainty           -0.074     8.933    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566     8.367    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  2.491    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.993ns  (logic 2.112ns (30.202%)  route 4.881ns (69.798%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.569    -0.922    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y41         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.503 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/Q
                         net (fo=1, routed)           1.190     0.687    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[21]
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.299     0.986 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.986    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.384 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.384    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.498 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.498    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.612 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.612    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.883 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          0.845     2.728    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.373     3.101 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=12, routed)          1.410     4.512    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_6
    SLICE_X11Y27         LUT6 (Prop_lut6_I3_O)        0.124     4.636 r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_3_LOPT_REMAP/O
                         net (fo=1, routed)           1.436     6.071    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_2
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.479     8.505    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.577     9.082    
                         clock uncertainty           -0.074     9.008    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.565    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 1.988ns (29.386%)  route 4.777ns (70.614%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.569    -0.922    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X49Y41         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.503 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[8]/Q
                         net (fo=1, routed)           1.190     0.687    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native_0[21]
    SLICE_X41Y39         LUT6 (Prop_lut6_I2_O)        0.299     0.986 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.986    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.384 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.384    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.498 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.498    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.612 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.612    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.883 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.195     3.079    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_mbar_stall_no_sleep_1_reg
    SLICE_X37Y35         LUT3 (Prop_lut3_I1_O)        0.373     3.452 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[23]_INST_0/O
                         net (fo=9, routed)           2.392     5.844    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.490     8.516    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.491     9.007    
                         clock uncertainty           -0.074     8.933    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.367    MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.367    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                  2.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_jump_nodelay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.047%)  route 0.193ns (47.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.561    -0.601    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X34Y42         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_jump_nodelay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.437 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_jump_nodelay_reg/Q
                         net (fo=5, routed)           0.193    -0.244    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/ex_jump_nodelay
    SLICE_X36Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.199 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_read_imm_reg_ii_i_1/O
                         net (fo=1, routed)           0.000    -0.199    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage_n_2
    SLICE_X36Y42         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.831    -0.838    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X36Y42         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg/C
                         clock pessimism              0.502    -0.336    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.092    -0.244    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.052%)  route 0.236ns (55.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.556    -0.606    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Clk
    SLICE_X35Y32         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[30].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=8, routed)           0.236    -0.228    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/ex_mfsmsr_i_reg_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.183 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/ex_mfsmsr_i_i_1/O
                         net (fo=1, routed)           0.000    -0.183    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_Sel_SPR_MSR88_out
    SLICE_X40Y33         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.826    -0.843    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X40Y33         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg/C
                         clock pessimism              0.502    -0.341    
    SLICE_X40Y33         FDRE (Hold_fdre_C_D)         0.091    -0.250    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_mfsmsr_i_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.200%)  route 0.467ns (76.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.560    -0.602    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y37         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.467     0.006    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X42Y40         RAMD32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.832    -0.837    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X42Y40         RAMD32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
                         clock pessimism              0.502    -0.335    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.081    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.200%)  route 0.467ns (76.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.560    -0.602    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y37         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.467     0.006    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X42Y40         RAMD32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.832    -0.837    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X42Y40         RAMD32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
                         clock pessimism              0.502    -0.335    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.081    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.200%)  route 0.467ns (76.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.560    -0.602    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y37         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.467     0.006    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X42Y40         RAMD32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.832    -0.837    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X42Y40         RAMD32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
                         clock pessimism              0.502    -0.335    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.081    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.200%)  route 0.467ns (76.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.560    -0.602    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y37         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.467     0.006    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X42Y40         RAMD32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.832    -0.837    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X42Y40         RAMD32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
                         clock pessimism              0.502    -0.335    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.081    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.200%)  route 0.467ns (76.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.560    -0.602    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y37         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.467     0.006    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X42Y40         RAMD32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.832    -0.837    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X42Y40         RAMD32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
                         clock pessimism              0.502    -0.335    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.081    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.200%)  route 0.467ns (76.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.560    -0.602    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y37         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.467     0.006    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X42Y40         RAMD32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.832    -0.837    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X42Y40         RAMD32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
                         clock pessimism              0.502    -0.335    
    SLICE_X42Y40         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.081    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.200%)  route 0.467ns (76.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.560    -0.602    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y37         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.467     0.006    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X42Y40         RAMS32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.832    -0.837    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X42Y40         RAMS32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
                         clock pessimism              0.502    -0.335    
    SLICE_X42Y40         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.081    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.141ns (23.200%)  route 0.467ns (76.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.560    -0.602    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y37         FDRE                                         r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_gpr_write_addr_reg[2]/Q
                         net (fo=131, routed)         0.467     0.006    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/ADDRD2
    SLICE_X42Y40         RAMS32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.832    -0.837    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/WCLK
    SLICE_X42Y40         RAMS32                                       r  MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
                         clock pessimism              0.502    -0.335    
    SLICE_X42Y40         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.081    MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.081    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlazeDemo1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      MicroBlazeDemo1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y35     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y40     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39     MicroBlazeDemo1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlazeDemo1_clk_wiz_1_0
  To Clock:  clkfbout_MicroBlazeDemo1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlazeDemo1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    MicroBlazeDemo1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_MicroBlazeDemo1_clk_wiz_1_0
  To Clock:  clk_out1_MicroBlazeDemo1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.580ns (14.735%)  route 3.356ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.566    -0.925    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.297     0.829    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.953 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         2.059     3.012    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/SR[0]
    SLICE_X48Y25         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.434     8.461    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/s0_axi_aclk
    SLICE_X48Y25         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[1]/C
                         clock pessimism              0.563     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X48Y25         FDCE (Recov_fdce_C_CLR)     -0.405     8.544    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.580ns (14.735%)  route 3.356ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.566    -0.925    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.297     0.829    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.953 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         2.059     3.012    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/SR[0]
    SLICE_X48Y25         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.434     8.461    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/s0_axi_aclk
    SLICE_X48Y25         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[2]/C
                         clock pessimism              0.563     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X48Y25         FDCE (Recov_fdce_C_CLR)     -0.405     8.544    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 0.580ns (14.735%)  route 3.356ns (85.265%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.461 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.566    -0.925    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.297     0.829    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.953 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         2.059     3.012    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/SR[0]
    SLICE_X48Y25         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.434     8.461    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/s0_axi_aclk
    SLICE_X48Y25         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[3]/C
                         clock pessimism              0.563     9.023    
                         clock uncertainty           -0.074     8.949    
    SLICE_X48Y25         FDCE (Recov_fdce_C_CLR)     -0.405     8.544    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.544    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.088%)  route 3.025ns (83.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.566    -0.925    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.297     0.829    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.953 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         1.728     2.681    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/SR[0]
    SLICE_X51Y25         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.435     8.462    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/s0_axi_aclk
    SLICE_X51Y25         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[0]/C
                         clock pessimism              0.563     9.024    
                         clock uncertainty           -0.074     8.950    
    SLICE_X51Y25         FDCE (Recov_fdce_C_CLR)     -0.405     8.545    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.088%)  route 3.025ns (83.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.566    -0.925    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.297     0.829    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.953 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         1.728     2.681    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/SR[0]
    SLICE_X51Y25         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.435     8.462    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/s0_axi_aclk
    SLICE_X51Y25         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[5]/C
                         clock pessimism              0.563     9.024    
                         clock uncertainty           -0.074     8.950    
    SLICE_X51Y25         FDCE (Recov_fdce_C_CLR)     -0.405     8.545    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.088%)  route 3.025ns (83.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.566    -0.925    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.297     0.829    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.953 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         1.728     2.681    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/SR[0]
    SLICE_X51Y25         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.435     8.462    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/s0_axi_aclk
    SLICE_X51Y25         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[7]/C
                         clock pessimism              0.563     9.024    
                         clock uncertainty           -0.074     8.950    
    SLICE_X51Y25         FDCE (Recov_fdce_C_CLR)     -0.405     8.545    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.088%)  route 3.025ns (83.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.566    -0.925    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.297     0.829    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.953 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         1.728     2.681    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/SR[0]
    SLICE_X50Y25         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.435     8.462    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/s0_axi_aclk
    SLICE_X50Y25         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[4]/C
                         clock pessimism              0.563     9.024    
                         clock uncertainty           -0.074     8.950    
    SLICE_X50Y25         FDCE (Recov_fdce_C_CLR)     -0.319     8.631    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.088%)  route 3.025ns (83.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.566    -0.925    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.297     0.829    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.953 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         1.728     2.681    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/SR[0]
    SLICE_X50Y25         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.435     8.462    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/s0_axi_aclk
    SLICE_X50Y25         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[6]/C
                         clock pessimism              0.563     9.024    
                         clock uncertainty           -0.074     8.950    
    SLICE_X50Y25         FDCE (Recov_fdce_C_CLR)     -0.319     8.631    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.088%)  route 3.025ns (83.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.566    -0.925    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.297     0.829    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.953 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         1.728     2.681    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/SR[0]
    SLICE_X50Y25         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.435     8.462    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/s0_axi_aclk
    SLICE_X50Y25         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[8]/C
                         clock pessimism              0.563     9.024    
                         clock uncertainty           -0.074     8.950    
    SLICE_X50Y25         FDCE (Recov_fdce_C_CLR)     -0.319     8.631    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@10.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 0.580ns (16.088%)  route 3.025ns (83.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.566    -0.925    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.469 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.297     0.829    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.124     0.953 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         1.728     2.681    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/SR[0]
    SLICE_X50Y25         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.570    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.348 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.935    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.026 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        1.435     8.462    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/s0_axi_aclk
    SLICE_X50Y25         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[9]/C
                         clock pessimism              0.563     9.024    
                         clock uncertainty           -0.074     8.950    
    SLICE_X50Y25         FDCE (Recov_fdce_C_CLR)     -0.319     8.631    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_1/pwm_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  5.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.186ns (19.350%)  route 0.775ns (80.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.563    -0.599    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     0.143    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.188 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         0.175     0.363    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/SR[0]
    SLICE_X54Y30         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.827    -0.842    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aclk
    SLICE_X54Y30         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[10]/C
                         clock pessimism              0.273    -0.569    
    SLICE_X54Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.636    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.186ns (19.350%)  route 0.775ns (80.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.563    -0.599    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     0.143    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.188 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         0.175     0.363    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/SR[0]
    SLICE_X54Y30         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.827    -0.842    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aclk
    SLICE_X54Y30         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[11]/C
                         clock pessimism              0.273    -0.569    
    SLICE_X54Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.636    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.186ns (19.350%)  route 0.775ns (80.650%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.563    -0.599    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     0.143    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.188 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         0.175     0.363    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/SR[0]
    SLICE_X54Y30         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.827    -0.842    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aclk
    SLICE_X54Y30         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[12]/C
                         clock pessimism              0.273    -0.569    
    SLICE_X54Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.636    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.270%)  route 0.779ns (80.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.563    -0.599    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     0.143    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.188 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         0.179     0.367    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/SR[0]
    SLICE_X54Y31         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.828    -0.841    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aclk
    SLICE_X54Y31         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[13]/C
                         clock pessimism              0.273    -0.568    
    SLICE_X54Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.635    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.270%)  route 0.779ns (80.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.563    -0.599    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     0.143    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.188 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         0.179     0.367    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/SR[0]
    SLICE_X54Y31         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.828    -0.841    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aclk
    SLICE_X54Y31         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[14]/C
                         clock pessimism              0.273    -0.568    
    SLICE_X54Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.635    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.270%)  route 0.779ns (80.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.563    -0.599    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     0.143    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.188 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         0.179     0.367    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/SR[0]
    SLICE_X54Y31         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.828    -0.841    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aclk
    SLICE_X54Y31         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[15]/C
                         clock pessimism              0.273    -0.568    
    SLICE_X54Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.635    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.186ns (19.270%)  route 0.779ns (80.730%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.563    -0.599    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     0.143    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.188 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         0.179     0.367    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/SR[0]
    SLICE_X54Y31         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.828    -0.841    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aclk
    SLICE_X54Y31         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[16]/C
                         clock pessimism              0.273    -0.568    
    SLICE_X54Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.635    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.071ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.962%)  route 0.850ns (82.038%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.563    -0.599    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     0.143    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.188 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         0.249     0.437    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/SR[0]
    SLICE_X52Y32         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.829    -0.840    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aclk
    SLICE_X52Y32         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_reg/C
                         clock pessimism              0.273    -0.567    
    SLICE_X52Y32         FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_reg
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.973%)  route 0.849ns (82.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.563    -0.599    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     0.143    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.188 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         0.249     0.436    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/SR[0]
    SLICE_X54Y29         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.826    -0.843    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aclk
    SLICE_X54Y29         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[5]/C
                         clock pessimism              0.273    -0.570    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.637    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns - clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.186ns (17.973%)  route 0.849ns (82.027%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.563    -0.599    MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X43Y45         FDRE                                         r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  MicroBlazeDemo1_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           0.600     0.143    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aresetn
    SLICE_X55Y31         LUT1 (Prop_lut1_I0_O)        0.045     0.188 f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_r_i_1/O
                         net (fo=236, routed)         0.249     0.436    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/SR[0]
    SLICE_X54Y29         FDCE                                         f  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlazeDemo1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_in1_MicroBlazeDemo1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  MicroBlazeDemo1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    MicroBlazeDemo1_i/clk_wiz_1/inst/clk_out1_MicroBlazeDemo1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  MicroBlazeDemo1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1535, routed)        0.826    -0.843    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/s0_axi_aclk
    SLICE_X54Y29         FDCE                                         r  MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[6]/C
                         clock pessimism              0.273    -0.570    
    SLICE_X54Y29         FDCE (Remov_fdce_C_CLR)     -0.067    -0.637    MicroBlazeDemo1_i/my_pwm_ip_0/inst/my_pwm_ip_v1_0_S0_AXI_inst/u_pwm_gen_2/pwm_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  1.073    





