verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_phy_dq_iob.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_phy_dqs_iob.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_phy_dm_iob.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_phy_calib.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_usr_wr.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_usr_rd.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_usr_addr_fifo.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_phy_write.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_phy_io.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_phy_init.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_phy_ctl_io.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_usr_top.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_phy_top.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_ctrl.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_mem_if_top.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_top.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_infrastructure.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_idelay_ctrl.v"
verilog work "ipcore_dir/MIG/user_design/rtl/ddr2_chipscope.v"
verilog work "ipcore_dir/MIG/user_design/rtl/MIG.v"
verilog work "write_burst.v"
verilog work "tx_client_fifo_8.v"
verilog work "rx_client_fifo_8.v"
verilog work "read_burst.v"
verilog work "ram_initiator.v"
verilog work "ps2_host.v"
verilog work "mouse_configuration.v"
verilog work "keyboard_controller.v"
verilog work "iic_init.v"
verilog work "gmii_if.v"
verilog work "frame_reader.v"
verilog work "emac.v"
verilog work "edge_detector.v"
verilog work "arbitrator.v"
vhdl work "ac97_timing.vhd"
verilog work "tft_interface.v"
verilog work "ram_mux.v"
verilog work "mouse.v"
verilog work "keyboard.v"
verilog work "ip_header_checksum.v"
verilog work "ram_clk_gen.v"
verilog work "ipcore_dir/ram_2940x16.v"
verilog work "clk200gen.v"
verilog work "eth_fifo_8.v"
verilog work "ethernet_to_ram.v"
verilog work "emac_block.v"
vhdl work "ac97_core.vhd"
vhdl work "ac97_command_rom.vhd"
verilog work "sound_buffering.v"
verilog work "rx_data_mac.v"
verilog work "ram_dvi_sync.v"
verilog work "peripheral_monitor.v"
verilog work "clk25_gen.v"
vhdl work "HDMIController.vhd"
verilog work "frame_buffer.v"
verilog work "emac_locallink.v"
verilog work "edge_detect.v"
verilog work "devices.v"
verilog work "cross_domain_clock.v"
vhdl work "clock_gen.vhd"
verilog work "address_swap_module_8.v"
verilog work "action_transmitter.v"
vhdl work "ac97_if.vhd"
verilog work "emac_example_design.v"
