Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sat May  9 16:36:02 2020
| Host             : 372QMN39Y4Y0WAX running 64-bit major release  (build 9200)
| Command          : report_power -file ps_clock_led_wrapper_power_routed.rpt -pb ps_clock_led_wrapper_power_summary_routed.pb -rpx ps_clock_led_wrapper_power_routed.rpx
| Design           : ps_clock_led_wrapper
| Device           : xczu2eg-sfva625-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.984  |
| Dynamic (W)              | 2.662  |
| Device Static (W)        | 0.322  |
| Effective TJA (C/W)      | 2.4    |
| Max Ambient (C)          | 92.9   |
| Junction Temperature (C) | 32.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| CLB Logic      |    <0.001 |       85 |       --- |             --- |
|   LUT as Logic |    <0.001 |       37 |     47232 |            0.08 |
|   Register     |    <0.001 |       32 |     94464 |            0.03 |
|   CARRY8       |    <0.001 |        4 |      8820 |            0.05 |
|   Others       |     0.000 |        8 |       --- |             --- |
| Signals        |    <0.001 |       70 |       --- |             --- |
| I/O            |     0.002 |        4 |       180 |            2.22 |
| PS8            |     2.660 |        1 |       --- |             --- |
| Static Power   |     0.322 |          |           |                 |
|   PS Static    |     0.104 |          |           |                 |
|   PL Static    |     0.218 |          |           |                 |
| Total          |     2.984 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.058 |       0.001 |      0.057 |
| Vccint_io       |       0.850 |     0.026 |       0.000 |      0.026 |
| Vccint_xiphy    |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccbram         |       0.850 |     0.001 |       0.000 |      0.001 |
| Vccaux          |       1.800 |     0.047 |       0.000 |      0.047 |
| Vccaux_io       |       1.800 |     0.026 |       0.000 |      0.025 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.001 |       0.001 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.481 |       1.442 |      0.038 |
| VCC_PSINTLP     |       0.850 |     0.340 |       0.333 |      0.008 |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.385 |       0.380 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.075 |       0.073 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.371 |       0.337 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.009 |       0.009 |      0.001 |
| VCCO_PSIO1_501  |       3.300 |     0.018 |       0.017 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.013 |       0.012 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+------------------------------------------------------------+-----------------+
| Clock    | Domain                                                     | Constraint (ns) |
+----------+------------------------------------------------------------+-----------------+
| clk_pl_0 | ps_clock_led_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| ps_clock_led_wrapper  |     2.662 |
|   ps_clock_led_i      |     2.660 |
|     led_0             |    <0.001 |
|       inst            |    <0.001 |
|     zynq_ultra_ps_e_0 |     2.660 |
|       inst            |     2.660 |
+-----------------------+-----------+


