// Seed: 3566485215
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  assign module_2.id_2 = 0;
  input wire id_2;
  inout tri id_1;
  assign id_1 = 1;
  assign id_1 = (id_3);
  wire id_5;
endmodule
module module_1;
  uwire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
  assign id_1 = -1;
endmodule
module module_2 #(
    parameter id_0 = 32'd63,
    parameter id_3 = 32'd98
) (
    input tri0 _id_0,
    output tri id_1,
    output wire id_2,
    input uwire _id_3,
    output uwire id_4,
    input supply1 id_5,
    output tri id_6,
    input tri0 id_7,
    input wor id_8,
    input wand id_9,
    input tri0 id_10,
    output tri id_11,
    inout uwire id_12,
    output uwire id_13,
    output tri0 id_14
);
  wire [(  id_3  ) : id_0] id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
  assign id_14 = -1;
endmodule
