;redcode
;assert 1
	SPL 0, -860
	CMP -277, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB #0, -36
	MOV <300, 90
	ADD 270, 60
	JMN -1, @-20
	SUB 12, @10
	SUB 12, @10
	SUB #72, @200
	SLT -7, <-120
	SLT 27, @12
	MOV @-127, @100
	SUB @0, @2
	ADD #277, <1
	SLT -7, <-120
	SUB #0, -36
	SUB 12, <10
	SPL <7, @451
	ADD #0, -36
	SUB #0, -36
	CMP @-127, 101
	SLT 12, @10
	SPL -77, @-124
	SPL 0, <360
	SUB -7, <-120
	SUB @-127, 101
	SLT -7, <-120
	ADD 270, 60
	JMP <-127, 101
	SUB @-127, 101
	SLT -7, <-120
	CMP #7, <451
	CMP #72, @201
	SUB -7, <-120
	SUB -7, <-120
	SLT 12, @10
	MOV -1, <26
	SUB @-127, 101
	SUB @-127, 101
	SUB #27, 50
	SUB #27, 50
	CMP -277, <-126
	DAT <277, #1
	ADD #7, <451
	SPL 0, -860
	CMP -277, <-126
	ADD #7, <451
	MOV -7, <-20
	DJN -1, @-20
