{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697188573886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697188573892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 02:16:13 2023 " "Processing started: Fri Oct 13 02:16:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697188573892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188573892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_general -c lab_general " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_general -c lab_general" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188573892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697188574439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697188574439 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "DE1_SoC.sv(17) " "Verilog HDL Event Control warning at DE1_SoC.sv(17): Event Control contains a complex event expression" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 17 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1697188584852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC.sv(2) " "Verilog HDL Declaration information at DE1_SoC.sv(2): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697188584852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC.sv(2) " "Verilog HDL Declaration information at DE1_SoC.sv(2): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697188584852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE1_SoC.sv(2) " "Verilog HDL Declaration information at DE1_SoC.sv(2): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697188584852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE1_SoC.sv(2) " "Verilog HDL Declaration information at DE1_SoC.sv(2): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697188584852 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC.sv(2) " "Verilog HDL Declaration information at DE1_SoC.sv(2): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697188584853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC.sv(2) " "Verilog HDL Declaration information at DE1_SoC.sv(2): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1697188584853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188584854 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_tb " "Found entity 2: DE1_SoC_tb" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188584854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188584854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file ram32x3_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188584856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3port2_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file ram32x3port2_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188584858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/seg7.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188584859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188584859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3 " "Found entity 1: ram32x3" {  } { { "ram32x3.v" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/ram32x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188584861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188584861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1.sv 2 2 " "Found 2 design units, including 2 entities, in source file task1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "task1.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/task1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188584863 ""} { "Info" "ISGN_ENTITY_NAME" "2 task1_tb " "Found entity 2: task1_tb" {  } { { "task1.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/task1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188584863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188584863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x3port2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x3port2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x3port2 " "Found entity 1: ram32x3port2" {  } { { "ram32x3port2.v" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/ram32x3port2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188584865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188584865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697188584932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE1_SoC.sv(33) " "Verilog HDL assignment warning at DE1_SoC.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697188584933 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE1_SoC.sv(34) " "Verilog HDL assignment warning at DE1_SoC.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697188584934 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE1_SoC.sv(35) " "Verilog HDL assignment warning at DE1_SoC.sv(35): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697188584934 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE1_SoC.sv(36) " "Verilog HDL assignment warning at DE1_SoC.sv(36): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697188584934 "|DE1_SoC"}
{ "Warning" "WSGN_SEARCH_FILE" "task2.sv 2 2 " "Using design file task2.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 task2 " "Found entity 1: task2" {  } { { "task2.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/task2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188584963 ""} { "Info" "ISGN_ENTITY_NAME" "2 task2_tb " "Found entity 2: task2_tb" {  } { { "task2.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/task2.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188584963 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697188584963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task2 task2:ram1 " "Elaborating entity \"task2\" for hierarchy \"task2:ram1\"" {  } { { "DE1_SoC.sv" "ram1" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697188584964 ""}
{ "Warning" "WSGN_SEARCH_FILE" "task3.sv 2 2 " "Using design file task3.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 task3 " "Found entity 1: task3" {  } { { "task3.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/task3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188584980 ""} { "Info" "ISGN_ENTITY_NAME" "2 task3_tb " "Found entity 2: task3_tb" {  } { { "task3.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/task3.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188584980 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1697188584980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "task3 task3:ram2 " "Elaborating entity \"task3\" for hierarchy \"task3:ram2\"" {  } { { "DE1_SoC.sv" "ram2" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697188584981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram32x3port2 task3:ram2\|ram32x3port2:ram " "Elaborating entity \"ram32x3port2\" for hierarchy \"task3:ram2\|ram32x3port2:ram\"" {  } { { "task3.sv" "ram" { Text "C:/Users/Daddy/Documents/CSE371/lab2/task3.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697188584993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram task3:ram2\|ram32x3port2:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"task3:ram2\|ram32x3port2:ram\|altsyncram:altsyncram_component\"" {  } { { "ram32x3port2.v" "altsyncram_component" { Text "C:/Users/Daddy/Documents/CSE371/lab2/ram32x3port2.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697188585040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "task3:ram2\|ram32x3port2:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"task3:ram2\|ram32x3port2:ram\|altsyncram:altsyncram_component\"" {  } { { "ram32x3port2.v" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/ram32x3port2.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697188585041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "task3:ram2\|ram32x3port2:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"task3:ram2\|ram32x3port2:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram32x3.mif " "Parameter \"init_file\" = \"ram32x3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585041 ""}  } { { "ram32x3port2.v" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/ram32x3port2.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697188585041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1g12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1g12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1g12 " "Found entity 1: altsyncram_1g12" {  } { { "db/altsyncram_1g12.tdf" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/db/altsyncram_1g12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188585097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188585097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1g12 task3:ram2\|ram32x3port2:ram\|altsyncram:altsyncram_component\|altsyncram_1g12:auto_generated " "Elaborating entity \"altsyncram_1g12\" for hierarchy \"task3:ram2\|ram32x3port2:ram\|altsyncram:altsyncram_component\|altsyncram_1g12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697188585098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:hex5 " "Elaborating entity \"seg7\" for hierarchy \"seg7:hex5\"" {  } { { "DE1_SoC.sv" "hex5" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697188585101 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "task2:ram1\|RAM " "RAM logic \"task2:ram1\|RAM\" is uninferred due to asynchronous read logic" {  } { { "task2.sv" "RAM" { Text "C:/Users/Daddy/Documents/CSE371/lab2/task2.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1697188585386 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1697188585386 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "DE1_SoC.sv" "Mod1" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697188585469 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE1_SoC.sv" "Div1" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697188585469 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DE1_SoC.sv" "Mod0" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697188585469 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE1_SoC.sv" "Div0" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697188585469 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1697188585469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697188585514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585515 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697188585515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188585568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188585568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188585582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188585582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188585598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188585598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697188585608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697188585608 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697188585608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/db/lpm_divide_2am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697188585663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188585663 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697188585804 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[13\] " "bidirectional pin \"V_GPIO\[13\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[6\] " "bidirectional pin \"V_GPIO\[6\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[7\] " "bidirectional pin \"V_GPIO\[7\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[5\] " "bidirectional pin \"V_GPIO\[5\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[8\] " "bidirectional pin \"V_GPIO\[8\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[0\] " "bidirectional pin \"V_GPIO\[0\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[3\] " "bidirectional pin \"V_GPIO\[3\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[4\] " "bidirectional pin \"V_GPIO\[4\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[9\] " "bidirectional pin \"V_GPIO\[9\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[10\] " "bidirectional pin \"V_GPIO\[10\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[11\] " "bidirectional pin \"V_GPIO\[11\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[12\] " "bidirectional pin \"V_GPIO\[12\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[1\] " "bidirectional pin \"V_GPIO\[1\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[2\] " "bidirectional pin \"V_GPIO\[2\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[14\] " "bidirectional pin \"V_GPIO\[14\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[15\] " "bidirectional pin \"V_GPIO\[15\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[16\] " "bidirectional pin \"V_GPIO\[16\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[17\] " "bidirectional pin \"V_GPIO\[17\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[18\] " "bidirectional pin \"V_GPIO\[18\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[19\] " "bidirectional pin \"V_GPIO\[19\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[20\] " "bidirectional pin \"V_GPIO\[20\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[21\] " "bidirectional pin \"V_GPIO\[21\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[22\] " "bidirectional pin \"V_GPIO\[22\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[23\] " "bidirectional pin \"V_GPIO\[23\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[24\] " "bidirectional pin \"V_GPIO\[24\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[25\] " "bidirectional pin \"V_GPIO\[25\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[26\] " "bidirectional pin \"V_GPIO\[26\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[27\] " "bidirectional pin \"V_GPIO\[27\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[28\] " "bidirectional pin \"V_GPIO\[28\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[29\] " "bidirectional pin \"V_GPIO\[29\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[30\] " "bidirectional pin \"V_GPIO\[30\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[31\] " "bidirectional pin \"V_GPIO\[31\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[32\] " "bidirectional pin \"V_GPIO\[32\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[33\] " "bidirectional pin \"V_GPIO\[33\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[34\] " "bidirectional pin \"V_GPIO\[34\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[35\] " "bidirectional pin \"V_GPIO\[35\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1697188585815 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1697188585815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697188585871 "|DE1_SoC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697188585871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697188585957 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX3\[2\] V_GPIO\[13\] " "Output pin \"HEX3\[2\]\" driven by bidirectional pin \"V_GPIO\[13\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 -1 0 } } { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1697188586087 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX3\[1\] V_GPIO\[13\] " "Output pin \"HEX3\[1\]\" driven by bidirectional pin \"V_GPIO\[13\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 -1 0 } } { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1697188586087 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX2\[2\] V_GPIO\[13\] " "Output pin \"HEX2\[2\]\" driven by bidirectional pin \"V_GPIO\[13\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 -1 0 } } { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1697188586087 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX2\[1\] V_GPIO\[13\] " "Output pin \"HEX2\[1\]\" driven by bidirectional pin \"V_GPIO\[13\]\" cannot be tri-stated" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 2 -1 0 } } { "DE1_SoC.sv" "" { Text "C:/Users/Daddy/Documents/CSE371/lab2/DE1_SoC.sv" 4 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1697188586087 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daddy/Documents/CSE371/lab2/lab_general.map.smsg " "Generated suppressed messages file C:/Users/Daddy/Documents/CSE371/lab2/lab_general.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188586224 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697188586404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697188586404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697188586481 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697188586481 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1697188586481 ""} { "Info" "ICUT_CUT_TM_LCELLS" "265 " "Implemented 265 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697188586481 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1697188586481 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697188586481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697188586516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 02:16:26 2023 " "Processing ended: Fri Oct 13 02:16:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697188586516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697188586516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697188586516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697188586516 ""}
