// Seed: 910156204
module module_0;
  always @(negedge id_1) begin : LABEL_0
    id_1 = 1;
    $display(1);
  end
  wire id_2;
  wire id_3 = id_3;
endmodule
module module_1;
  assign id_1 = (id_1 == id_1);
  module_0 modCall_1 ();
  logic [7:0]
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22;
  wire id_23;
  assign id_9[1'b0] = id_2;
endmodule
