// Seed: 4088440938
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  assign module_1.id_20 = 0;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_16, id_17;
  wire id_18;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    input uwire id_7,
    input tri id_8,
    input supply1 id_9,
    input wire id_10,
    input wire id_11,
    output tri1 id_12,
    input supply1 id_13,
    output tri1 id_14,
    input tri id_15,
    output wand id_16,
    output supply0 id_17,
    input uwire id_18,
    output tri id_19,
    input wand id_20,
    input wire id_21,
    input wor id_22,
    output supply0 id_23,
    output supply1 id_24,
    output wand id_25,
    input supply1 id_26
);
  logic id_28 = 1;
  nand primCall (
      id_14,
      id_11,
      id_20,
      id_28,
      id_3,
      id_4,
      id_13,
      id_15,
      id_8,
      id_10,
      id_26,
      id_5,
      id_1,
      id_18,
      id_7,
      id_21,
      id_0
  );
  module_0 modCall_1 (
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28,
      id_28
  );
endmodule
