blk_mem_gen_instmem.v,verilog,xil_defaultlib,../../../../pipelined-RV32IMC.srcs/sources_1/ip/blk_mem_gen_instmem/sim/blk_mem_gen_instmem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
