#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 31 16:38:23 2023
# Process ID: 32552
# Current directory: E:/ComputerOrnazation/lab5_4/CSSET
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29888 E:\ComputerOrnazation\lab5_4\CSSET\CPU_test.xpr
# Log file: E:/ComputerOrnazation/lab5_4/CSSET/vivado.log
# Journal file: E:/ComputerOrnazation/lab5_4/CSSET\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/ComputerOrnazation/lab04'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/IP_yyf_all_right_reserved/LOGIC'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/lab01'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/IP_yyf_all_right_reserved/MUX'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ComputerOrnazation/lab04'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/IP_yyf_all_right_reserved/LOGIC'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/lab01'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/IP_yyf_all_right_reserved/MUX'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.309 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target Simulation [get_files E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.srcs/sources_1/ip/RAM_B_0/RAM_B_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM_B_0'...
export_ip_user_files -of_objects [get_files E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.srcs/sources_1/ip/RAM_B_0/RAM_B_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.srcs/sources_1/ip/RAM_B_0/RAM_B_0.xci] -directory E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.ip_user_files/sim_scripts -ip_user_files_dir E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.ip_user_files -ipstatic_source_dir E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.cache/compile_simlib/modelsim} {questa=E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.cache/compile_simlib/questa} {riviera=E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.cache/compile_simlib/riviera} {activehdl=E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CSSTE' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.sim/sim_1/behav/xsim/RAM_B_0.mif'
INFO: [SIM-utils-43] Exported 'E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.sim/sim_1/behav/xsim/ROM_D_0.mif'
INFO: [SIM-utils-43] Exported 'E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.sim/sim_1/behav/xsim/H.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CSSTE_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.srcs/sources_1/ip/RAM_B_0/sim/RAM_B_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_B_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/CPU_test.srcs/sources_1/ip/ROM_D_0/sim/ROM_D_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_Ex/ALU_more.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_more
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Counter_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Ex_reg_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_reg_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexTo8SEG
INFO: [VRFC 10-311] analyzing module Hex2Seg
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol b, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol c, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol d, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol e, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol f, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol g, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2458] undeclared symbol p, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/HexTo8SEG.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/ID_reg_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_reg_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/IF_reg_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_reg_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_ID/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/MC14495_ZJU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MC14495_ZJU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/MUX2T1_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Mem_reg_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_reg_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/P2S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module P2S
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_CPU
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2458] undeclared symbol Half_out_MemWB, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_CPU.v:440]
INFO: [VRFC 10-2458] undeclared symbol Byte_out_MemWB, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_CPU.v:441]
INFO: [VRFC 10-2458] undeclared symbol Sign_out_MemWB, assumed default net type wire [E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_CPU.v:442]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_Ex/Pipeline_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_ID/Pipeline_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_IF/Pipeline_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_IF/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_ID/Regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/SAnti_jitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SAnti_jitter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/Pipeline_ID/SCPU_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCPU_ctrl_more
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/SSeg7_Dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7_Dev
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/SSeg_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg_map
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/VGA/VGA.srcs/sources_1/imports/Framework/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/VGA/VGA.srcs/sources_1/imports/Framework/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/ComputerOrnazation/lab5_4/CSSET/IP/Pipeline/stall.v" into library xil_defaultlib
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.309 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.309 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 31 16:39:04 2023...
