Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\XilinxWorkSpace\PongV5\mb\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "mb_xst.prj"
Verilog Include Directory          : {"C:\XilinxWorkSpace\PongV5\mb\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s500efg320-4
Output File Name                   : "../implementation/mb.ngc"

---- Source Options
Top Module Name                    : mb

---- Target Options
Add IO Buffers                     : NO
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" in Library work.
Entity <mb> compiled.
Entity <mb> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mb> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mb> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'INTERRUPT_ACK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'MB_Halted' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'MB_Error' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'SLEEP' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'DBG_WAKEUP' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'LOCKSTEP_OUT' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_AWID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_AWADDR' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_AWLEN' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_AWBURST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_AWPROT' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_AWQOS' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_AWVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_WDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_WSTRB' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_WLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_WVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_BREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_ARID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_ARADDR' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_ARLEN' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_ARBURST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_ARPROT' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_ARQOS' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_ARVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IP_RREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_AWID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_AWADDR' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_AWLEN' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_AWBURST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_AWPROT' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_AWQOS' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_AWVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_WDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_WSTRB' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_WLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_WVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_BREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_ARID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_ARADDR' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_ARLEN' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_ARBURST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_ARPROT' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_ARQOS' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_ARVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DP_RREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_AWID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_AWADDR' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_AWLEN' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_AWBURST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_AWPROT' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_AWQOS' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_AWVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_AWUSER' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_WDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_WSTRB' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_WLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_WVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_WUSER' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_BREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_ARID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_ARADDR' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_ARLEN' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_ARBURST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_ARPROT' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_ARQOS' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_ARVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_ARUSER' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_IC_RREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_AWID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_AWADDR' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_AWLEN' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_AWBURST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_AWPROT' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_AWQOS' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_AWVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_AWUSER' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_WDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_WSTRB' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_WLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_WVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_WUSER' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_BREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_ARID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_ARADDR' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_ARLEN' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_ARBURST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_ARPROT' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_ARQOS' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_ARVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_ARUSER' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M_AXI_DC_RREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Instruction' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Valid_Instr' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_PC' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Reg_Write' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Reg_Addr' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_MSR_Reg' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_PID_Reg' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_New_Reg_Value' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Exception_Taken' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Exception_Kind' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Jump_Taken' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Delay_Slot' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Data_Address' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Data_Access' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Data_Read' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Data_Write' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Data_Write_Value' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Data_Byte_Enable' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_DCache_Req' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_DCache_Hit' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_DCache_Rdy' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_DCache_Read' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_ICache_Req' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_ICache_Hit' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_ICache_Rdy' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_OF_PipeRun' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_EX_PipeRun' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_MEM_PipeRun' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_MB_Halted' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'Trace_Jump_Hit' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL0_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL0_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL0_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL0_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL0_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL0_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL1_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL1_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL1_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL1_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL1_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL1_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL2_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL2_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL2_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL2_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL2_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL2_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL3_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL3_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL3_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL3_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL3_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL3_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL4_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL4_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL4_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL4_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL4_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL4_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL5_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL5_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL5_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL5_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL5_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL5_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL6_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL6_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL6_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL6_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL6_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL6_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL7_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL7_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL7_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL7_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL7_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL7_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL8_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL8_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL8_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL8_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL8_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL8_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL9_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL9_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL9_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL9_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL9_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL9_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL10_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL10_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL10_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL10_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL10_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL10_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL11_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL11_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL11_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL11_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL11_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL11_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL12_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL12_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL12_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL12_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL12_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL12_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL13_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL13_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL13_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL13_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL13_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL13_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL14_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL14_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL14_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL14_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL14_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL14_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL15_S_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL15_S_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL15_M_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL15_M_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL15_M_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'FSL15_M_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M0_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M0_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M0_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S0_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M1_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M1_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M1_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S1_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M2_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M2_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M2_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S2_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M3_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M3_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M3_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S3_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M4_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M4_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M4_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S4_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M5_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M5_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M5_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S5_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M6_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M6_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M6_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S6_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M7_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M7_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M7_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S7_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M8_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M8_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M8_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S8_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M9_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M9_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M9_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S9_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M10_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M10_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M10_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S10_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M11_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M11_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M11_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S11_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M12_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M12_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M12_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S12_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M13_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M13_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M13_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S13_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M14_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M14_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M14_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S14_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M15_AXIS_TLAST' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M15_AXIS_TDATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'M15_AXIS_TVALID' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'S15_AXIS_TREADY' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2102: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'mb_microblaze_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_Rst' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'MPLB_Rst' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_dcrAck' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_dcrDBus' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_SaddrAck' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_SMRdErr' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_SMWrErr' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_SMBusy' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_SrdBTerm' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_SrdComp' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_SrdDAck' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_SrdDBus' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_SrdWdAddr' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_Srearbitrate' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_Sssize' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_Swait' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_SwrBTerm' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_SwrComp' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'PLB_SwrDAck' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2706: Unconnected output port 'Bus_Error_Det' of component 'mb_mb_plb_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl1_DBus' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl1_Ready' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl1_Wait' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl1_UE' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl1_CE' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl2_DBus' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl2_Ready' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl2_Wait' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl2_UE' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl2_CE' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl3_DBus' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl3_Ready' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl3_Wait' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl3_UE' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Sl3_CE' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'Interrupt' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'UE' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'CE' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2865: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'mb_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl1_DBus' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl1_Ready' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl1_Wait' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl1_UE' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl1_CE' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl2_DBus' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl2_Ready' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl2_Wait' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl2_UE' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl2_CE' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl3_DBus' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl3_Ready' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl3_Wait' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl3_UE' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Sl3_CE' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'Interrupt' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'UE' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'CE' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 2984: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'mb_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3121: Unconnected output port 'IP2INTC_Irpt' of component 'mb_leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3121: Unconnected output port 'GPIO_IO_T' of component 'mb_leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3121: Unconnected output port 'GPIO2_IO_O' of component 'mb_leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3121: Unconnected output port 'GPIO2_IO_T' of component 'mb_leds_8bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3174: Unconnected output port 'IP2INTC_Irpt' of component 'mb_push_buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3174: Unconnected output port 'GPIO_IO_O' of component 'mb_push_buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3174: Unconnected output port 'GPIO_IO_T' of component 'mb_push_buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3174: Unconnected output port 'GPIO2_IO_O' of component 'mb_push_buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3174: Unconnected output port 'GPIO2_IO_T' of component 'mb_push_buttons_3bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3227: Unconnected output port 'IP2INTC_Irpt' of component 'mb_switches_8bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3227: Unconnected output port 'GPIO_IO_O' of component 'mb_switches_8bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3227: Unconnected output port 'GPIO_IO_T' of component 'mb_switches_8bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3227: Unconnected output port 'GPIO2_IO_O' of component 'mb_switches_8bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3227: Unconnected output port 'GPIO2_IO_T' of component 'mb_switches_8bit_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3280: Unconnected output port 'Interrupt' of component 'mb_rs232_port_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT1' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT2' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT3' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT4' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT5' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT6' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT7' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT8' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT9' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT10' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT11' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT12' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT13' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT14' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKOUT15' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'CLKFBOUT' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3329: Unconnected output port 'PSDONE' of component 'mb_clock_generator_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Interrupt' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'S_AXI_AWREADY' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'S_AXI_WREADY' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'S_AXI_BRESP' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'S_AXI_BVALID' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'S_AXI_ARREADY' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'S_AXI_RDATA' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'S_AXI_RRESP' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'S_AXI_RVALID' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_1' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_1' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_1' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_1' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_1' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_1' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_1' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_2' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_2' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_2' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_2' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_2' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_2' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_2' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_3' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_3' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_3' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_3' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_3' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_3' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_3' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_4' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_4' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_4' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_4' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_4' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_4' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_4' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_5' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_5' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_5' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_5' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_5' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_5' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_5' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_6' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_6' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_6' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_6' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_6' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_6' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_6' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_7' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_7' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_7' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_7' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_7' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_7' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_7' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_8' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_8' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_8' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_8' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_8' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_8' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_8' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_9' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_9' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_9' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_9' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_9' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_9' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_9' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_10' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_10' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_10' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_10' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_10' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_10' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_10' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_11' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_11' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_11' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_11' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_11' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_11' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_11' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_12' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_12' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_12' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_12' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_12' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_12' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_12' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_13' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_13' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_13' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_13' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_13' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_13' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_13' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_14' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_14' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_14' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_14' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_14' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_14' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_14' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_15' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_15' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_15' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_15' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_15' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_15' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_15' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_16' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_16' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_16' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_16' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_16' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_16' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_16' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_17' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_17' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_17' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_17' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_17' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_17' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_17' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_18' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_18' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_18' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_18' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_18' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_18' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_18' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_19' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_19' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_19' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_19' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_19' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_19' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_19' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_20' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_20' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_20' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_20' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_20' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_20' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_20' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_21' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_21' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_21' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_21' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_21' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_21' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_21' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_22' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_22' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_22' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_22' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_22' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_22' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_22' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_23' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_23' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_23' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_23' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_23' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_23' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_23' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_24' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_24' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_24' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_24' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_24' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_24' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_24' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_25' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_25' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_25' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_25' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_25' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_25' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_25' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_26' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_26' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_26' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_26' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_26' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_26' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_26' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_27' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_27' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_27' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_27' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_27' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_27' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_27' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_28' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_28' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_28' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_28' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_28' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_28' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_28' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_29' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_29' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_29' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_29' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_29' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_29' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_29' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_30' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_30' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_30' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_30' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_30' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_30' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_30' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Clk_31' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_TDI_31' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Reg_En_31' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Capture_31' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Shift_31' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Update_31' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Dbg_Rst_31' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'bscan_tdi' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'bscan_reset' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'bscan_shift' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'bscan_update' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'bscan_capture' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'bscan_sel1' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'bscan_drck1' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'bscan_ext_tdo' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Ext_JTAG_DRCK' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Ext_JTAG_RESET' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Ext_JTAG_SEL' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Ext_JTAG_SHIFT' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Ext_JTAG_UPDATE' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3358: Unconnected output port 'Ext_JTAG_TDI' of component 'mb_mdm_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3707: Unconnected output port 'RstcPPCresetcore_0' of component 'mb_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3707: Unconnected output port 'RstcPPCresetchip_0' of component 'mb_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3707: Unconnected output port 'RstcPPCresetsys_0' of component 'mb_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3707: Unconnected output port 'RstcPPCresetcore_1' of component 'mb_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3707: Unconnected output port 'RstcPPCresetchip_1' of component 'mb_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3707: Unconnected output port 'RstcPPCresetsys_1' of component 'mb_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3707: Unconnected output port 'Peripheral_Reset' of component 'mb_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3707: Unconnected output port 'Interconnect_aresetn' of component 'mb_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3707: Unconnected output port 'Peripheral_aresetn' of component 'mb_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3733: Unconnected output port 'IP2INTC_Irpt' of component 'mb_ball_color_o_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3733: Unconnected output port 'GPIO_IO_T' of component 'mb_ball_color_o_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3733: Unconnected output port 'GPIO2_IO_O' of component 'mb_ball_color_o_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3733: Unconnected output port 'GPIO2_IO_T' of component 'mb_ball_color_o_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control1' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control2' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control3' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control4' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control5' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control6' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control7' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control8' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control9' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control10' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control11' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control12' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control13' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control14' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'control15' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3786: Unconnected output port 'tdo_out' of component 'mb_chipscope_icon_0_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3838: Unconnected output port 'IP2INTC_Irpt' of component 'mb_batpos_l_r_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3838: Unconnected output port 'GPIO_IO_O' of component 'mb_batpos_l_r_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3838: Unconnected output port 'GPIO_IO_T' of component 'mb_batpos_l_r_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3838: Unconnected output port 'GPIO2_IO_O' of component 'mb_batpos_l_r_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3838: Unconnected output port 'GPIO2_IO_T' of component 'mb_batpos_l_r_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3891: Unconnected output port 'IP2INTC_Irpt' of component 'mb_ballpos_xy_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3891: Unconnected output port 'GPIO_IO_O' of component 'mb_ballpos_xy_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3891: Unconnected output port 'GPIO_IO_T' of component 'mb_ballpos_xy_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3891: Unconnected output port 'GPIO2_IO_O' of component 'mb_ballpos_xy_wrapper'.
WARNING:Xst:753 - "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd" line 3891: Unconnected output port 'GPIO2_IO_T' of component 'mb_ballpos_xy_wrapper'.
Entity <mb> analyzed. Unit <mb> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mb>.
    Related source file is "C:/XilinxWorkSpace/PongV5/mb/hdl/mb.vhd".
Unit <mb> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/mb_microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_mb_plb_wrapper.ngc>.
Reading core <../implementation/mb_ilmb_wrapper.ngc>.
Reading core <../implementation/mb_dlmb_wrapper.ngc>.
Reading core <../implementation/mb_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/mb_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/mb_lmb_bram_wrapper.ngc>.
Reading core <../implementation/mb_leds_8bit_wrapper.ngc>.
Reading core <../implementation/mb_push_buttons_3bit_wrapper.ngc>.
Reading core <../implementation/mb_switches_8bit_wrapper.ngc>.
Reading core <../implementation/mb_rs232_port_wrapper.ngc>.
Reading core <../implementation/mb_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/mb_mdm_0_wrapper.ngc>.
Reading core <../implementation/mb_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/mb_ball_color_o_wrapper.ngc>.
Reading core <../implementation/mb_chipscope_icon_0_wrapper.ngc>.
Reading core <../implementation/mb_chipscope_ila_0_wrapper.ngc>.
Reading core <../implementation/mb_batpos_l_r_wrapper.ngc>.
Reading core <../implementation/mb_ballpos_xy_wrapper.ngc>.
Loading core <mb_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <mb_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <mb_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <mb_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <mb_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <mb_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <mb_leds_8bit_wrapper> for timing and area information for instance <LEDs_8Bit>.
Loading core <mb_push_buttons_3bit_wrapper> for timing and area information for instance <Push_Buttons_3Bit>.
Loading core <mb_switches_8bit_wrapper> for timing and area information for instance <Switches_8Bit>.
Loading core <mb_rs232_port_wrapper> for timing and area information for instance <RS232_PORT>.
Loading core <mb_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <mb_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <mb_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <mb_ball_color_o_wrapper> for timing and area information for instance <ball_color_o>.
Loading core <mb_chipscope_icon_0_wrapper> for timing and area information for instance <chipscope_icon_0>.
Loading core <mb_chipscope_ila_0_wrapper> for timing and area information for instance <chipscope_ila_0>.
Loading core <mb_batpos_l_r_wrapper> for timing and area information for instance <BatPos_L_R>.
Loading core <mb_ballpos_xy_wrapper> for timing and area information for instance <BallPos_XY>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mb> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 10 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/SWAP_Instr_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 3 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 10 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/mb.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 85

Cell Usage :
# BELS                             : 3914
#      GND                         : 22
#      INV                         : 57
#      LUT1                        : 104
#      LUT2                        : 364
#      LUT2_D                      : 15
#      LUT2_L                      : 10
#      LUT3                        : 728
#      LUT3_D                      : 47
#      LUT3_L                      : 19
#      LUT4                        : 1512
#      LUT4_D                      : 29
#      LUT4_L                      : 54
#      MULT_AND                    : 34
#      MUXCY                       : 172
#      MUXCY_L                     : 203
#      MUXF5                       : 318
#      MUXF6                       : 15
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 14
#      XORCY                       : 194
# FlipFlops/Latches                : 2991
#      FD                          : 336
#      FDC                         : 21
#      FDC_1                       : 5
#      FDCE                        : 39
#      FDE                         : 349
#      FDE_1                       : 8
#      FDP                         : 22
#      FDPE                        : 7
#      FDR                         : 1371
#      FDRE                        : 557
#      FDRE_1                      : 1
#      FDRS                        : 35
#      FDRSE                       : 13
#      FDS                         : 106
#      FDSE                        : 120
#      LDC                         : 1
# RAMS                             : 138
#      RAM16X1D                    : 128
#      RAMB16_S1_S2                : 6
#      RAMB16_S9_S9                : 4
# Shift Registers                  : 264
#      SRL16                       : 85
#      SRL16E                      : 118
#      SRLC16E                     : 61
# Clock Buffers                    : 7
#      BUFG                        : 7
# DCMs                             : 1
#      DCM_SP                      : 1
# MULTs                            : 3
#      MULT18X18SIO                : 3
# Others                           : 1
#      BSCAN_SPARTAN3              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     2438  out of   4656    52%  
 Number of Slice Flip Flops:           2991  out of   9312    32%  
 Number of 4 input LUTs:               3459  out of   9312    37%  
    Number used as logic:              2939
    Number used as Shift registers:     264
    Number used as RAMs:                256
 Number of IOs:                          85
 Number of bonded IOBs:                   0  out of    232     0%  
 Number of BRAMs:                        10  out of     20    50%  
 Number of MULT18X18SIOs:                 3  out of     20    15%  
 Number of GCLKs:                         7  out of     24    29%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                          | Clock buffer(FF name)                                                                         | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin                                                                                                                                              | clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST:CLK0                                        | 3003  |
mdm_0/mdm_0/drck_i                                                                                                                                                    | BUFG                                                                                          | 212   |
mdm_0/mdm_0/update1                                                                                                                                                   | BUFG                                                                                          | 43    |
N0                                                                                                                                                                    | BUFG                                                                                          | 143   |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<13>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                                                | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                 | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                                     | 23    |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/N0(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/XST_GND:G)                                                                                                                 | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_DQ.G_DW[0].U_DQ)                                                                                   | 13    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                         | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                                  | 12    |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/iSEL_n(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/U_SEL_n:O)                                                                       | NONE(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET)                                                         | 10    |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<20>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                                                            | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/F_TW[0].U_TREG)| 4     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)                                           | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                              | 4     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)                                         | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0)                                                             | 4     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)                                                 | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0)                                                                 | 4     |
fpga_0_rst_1_sys_rst_pin                                                                                                                                                                                                          | NONE                                                                                                                                                           | 4     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/iARM(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)                                                | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                   | 2     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_0)                                              | 2     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/iSEL_n(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iSEL_n:O)                                                                                  | NONE(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD)                                                                               | 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<13>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                                                            | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                   | 1     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)                                   | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_STAT/U_RISING)                                                                       | 1     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/iCAP_EXT_TRIGOUT(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0:Q)                                               | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_FDRE)                                                             | 1     |
chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/iRESET<1>(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                                                           | NONE(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                 | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                           | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                          | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                             | 1     |
mdm_0/mdm_0/update1(mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:UPDATE)                                                                                                                                                             | BUFG(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock)                                              | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk)                                     | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd1:O)     | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk)                                            | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping1_INV_0:O)     | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Wakeup)                                                 | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd1:O)   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_TClk)                                           | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk)                                           | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.050ns (Maximum Frequency: 62.305MHz)
   Minimum input arrival time before clock: 4.704ns
   Maximum output required time after clock: 12.965ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 12.380ns (frequency: 80.774MHz)
  Total number of paths / destination ports: 141159 / 7674
-------------------------------------------------------------------------
Delay:               12.380ns (Levels of Logic = 10)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q           70   0.591   1.353  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Using_FPGA.Dbg_Inhibit_EX_FDRSE (LOCKSTEP_MASTER_OUT<2>)
     LUT2:I1->O            4   0.704   0.622  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/pcmp_instr_i_0_and00001 (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/pcmp_instr_i)
     LUT4:I2->O            8   0.704   0.792  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Result_i_26_mux0000110 (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/N8)
     LUT4_D:I2->O          1   0.704   0.455  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/normal_res<0>4 (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/normal_res<0>4)
     LUT4:I2->O            1   0.704   0.424  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/normal_res<0>105_SW0 (N247)
     LUT4_L:I3->LO         1   0.704   0.275  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/normal_res<0>135 (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/normal_res<0>)
     LUT2:I0->O            1   0.704   0.499  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA.shift_logic_result_i_lut_0 (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/shift_Logic_Result<29>)
     LUT4:I1->O            1   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/data_Shift_Res)
     MUXF5:I1->O           7   0.321   0.787  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Result_Mux_I/Using_FPGA.Result_Mux_Bits[29].Result_Mux_Bit_I/Result_MUXF5 (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/ex_Result<29>)
     LUT3:I1->O            2   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Using_LUT4_1.Op1_Mux2_1 (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_Reg)
     MUXF5:I0->O           1   0.321   0.000  microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Using_LUT4_1.Op1_MUXF5 (microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/op1_I)
     FDE:D                     0.308          microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF
    ----------------------------------------
    Total                     12.380ns (7.173ns logic, 5.207ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 12.228ns (frequency: 81.780MHz)
  Total number of paths / destination ports: 320 / 260
-------------------------------------------------------------------------
Delay:               6.114ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.591   0.499  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT3:I1->O            1   0.704   0.424  JTAG_CONTROL_I/shifting_Data_SW0 (N34)
     LUT4:I3->O            9   0.704   0.820  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.704   0.757  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv)
     FDR:R                     0.911          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      6.114ns (3.614ns logic, 2.500ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/update1'
  Clock period: 16.050ns (frequency: 62.305MHz)
  Total number of paths / destination ports: 345 / 51
-------------------------------------------------------------------------
Delay:               8.025ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0 (FF)
  Source Clock:      mdm_0/mdm_0/update1 falling
  Destination Clock: mdm_0/mdm_0/update1 rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.175  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.704   0.622  JTAG_CONTROL_I/Dbg_Reg_En_I<1>1 (Dbg_Reg_En_0<1>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.704   0.762  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/N4)
     LUT3:I0->O            2   0.704   0.622  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/N16)
     LUT3:I0->O           10   0.704   0.882  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En_cmp_eq00001 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En)
     FDCE:CE                   0.555          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Wakeup
    ----------------------------------------
    Total                      8.025ns (3.962ns logic, 4.063ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'N0'
  Clock period: 9.302ns (frequency: 107.501MHz)
  Total number of paths / destination ports: 2501 / 371
-------------------------------------------------------------------------
Delay:               9.302ns (Levels of Logic = 6)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE (FF)
  Source Clock:      N0 rising
  Destination Clock: N0 rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.591   1.260  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.704   1.297  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O           15   0.704   1.021  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE (control0<14>)
     end scope: 'chipscope_icon_0/i_chipscope_icon_0'
     end scope: 'chipscope_icon_0'
     begin scope: 'chipscope_ila_0'
     begin scope: 'chipscope_ila_0/i_chipscope_ila_0'
     LUT4:I3->O            4   0.704   0.762  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.I3.U_LUT (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/lowAddr_rst)
     LUT2:I0->O           14   0.704   1.000  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.U_highAddr_ce (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce)
     FDRE:CE                   0.555          U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE
    ----------------------------------------
    Total                      9.302ns (3.962ns logic, 5.340ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 123 / 99
-------------------------------------------------------------------------
Offset:              4.704ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    5   0.000   0.000  mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I (mdm_0/shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            9   0.704   0.820  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.704   0.757  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv)
     FDR:R                     0.911          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      4.704ns (3.127ns logic, 1.577ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 66 / 66
-------------------------------------------------------------------------
Offset:              0.911ns (Levels of Logic = 1)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: fpga_0_rst_1_sys_rst_pin to proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'proc_sys_reset_0'
     FDS:S                     0.911          proc_sys_reset_0/EXT_LPF/exr_d1
    ----------------------------------------
    Total                      0.911ns (0.911ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              4.085ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SEL2 (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0 (FF)
  Destination Clock: mdm_0/mdm_0/update1 falling

  Data Path: mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SEL2 to mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/command_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SEL2    2   0.000   0.000  mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I0->O            7   0.704   0.743  Ext_JTAG_SEL11 (N2)
     LUT3:I2->O            8   0.704   0.757  Old_MDM_SEL1 (Old_MDM_SEL)
     FDE_1:CE                  0.555          JTAG_CONTROL_I/command_7
    ----------------------------------------
    Total                      4.085ns (2.585ns logic, 1.500ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              0.591ns (Levels of Logic = 1)
  Source:            chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_FDR (FF)
  Destination:       chipscope_ila_0_TRIG_OUT_pin (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising

  Data Path: chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_FDR to chipscope_ila_0_TRIG_OUT_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.000  U0/I_YES_D.U_ILA/U_TRIG_OUT.U_TRIGOUT_FDR (trig_out)
     end scope: 'chipscope_ila_0/i_chipscope_ila_0'
     end scope: 'chipscope_ila_0'
    ----------------------------------------
    Total                      0.591ns (0.591ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 134 / 1
-------------------------------------------------------------------------
Offset:              12.965ns (Levels of Logic = 11)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_7/Use_unisim.MB_SRL16E_I1 (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2 (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_7/Use_unisim.MB_SRL16E_I1 to mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         2   3.706   0.622  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.SRL16E_7/Use_unisim.MB_SRL16E_I1 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/tdo_config_word1<14>)
     LUT4:I0->O            1   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO162 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO162)
     MUXF5:I0->O           1   0.321   0.424  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO16_f5 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO16)
     LUT4:I3->O            1   0.704   0.455  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO30 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO30)
     LUT3:I2->O            1   0.704   0.000  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84_G (N391)
     MUXF5:I1->O           1   0.321   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84)
     LUT4:I1->O            1   0.704   0.595  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138_SW0 (N292)
     LUT4:I0->O            1   0.704   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.704   0.595  TDO_i81 (TDO_i81)
     LUT4:I0->O            0   0.704   0.000  TDO_i217 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3:TDO2        0.000          mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I
    ----------------------------------------
    Total                     12.965ns (9.276ns logic, 3.689ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/update1'
  Total number of paths / destination ports: 54 / 1
-------------------------------------------------------------------------
Offset:              8.921ns (Levels of Logic = 10)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2 (PAD)
  Source Clock:      mdm_0/mdm_0/update1 falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.591   1.175  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.704   0.708  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     MUXF5:S->O            1   0.739   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84)
     LUT4:I1->O            1   0.704   0.595  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138_SW0 (N292)
     LUT4:I0->O            1   0.704   0.499  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I1->O            1   0.704   0.595  TDO_i81 (TDO_i81)
     LUT4:I0->O            0   0.704   0.000  TDO_i217 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3:TDO2        0.000          mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I
    ----------------------------------------
    Total                      8.921ns (4.850ns logic, 4.071ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================


Total REAL time to Xst completion: 258.00 secs
Total CPU time to Xst completion: 258.12 secs
 
--> 

Total memory usage is 336364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  735 (   0 filtered)
Number of infos    :   13 (   0 filtered)

