// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// external module RegFileDebugger

module RegFile(	// @[ssrc/cpu/reg/regFile.scala:19:7]
  input         clock,	// @[ssrc/cpu/reg/regFile.scala:19:7]
                reset,	// @[ssrc/cpu/reg/regFile.scala:19:7]
  input  [4:0]  io_waddr,	// @[ssrc/cpu/reg/regFile.scala:20:16]
  input  [31:0] io_wdata,	// @[ssrc/cpu/reg/regFile.scala:20:16]
  input         io_wen,	// @[ssrc/cpu/reg/regFile.scala:20:16]
  input  [4:0]  io_raddr1,	// @[ssrc/cpu/reg/regFile.scala:20:16]
                io_raddr2,	// @[ssrc/cpu/reg/regFile.scala:20:16]
  output [31:0] io_rdata1,	// @[ssrc/cpu/reg/regFile.scala:20:16]
                io_rdata2	// @[ssrc/cpu/reg/regFile.scala:20:16]
);

  reg  [31:0] registers_0;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_1;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_2;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_3;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_4;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_5;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_6;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_7;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_8;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_9;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_10;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_11;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_12;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_13;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_14;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] registers_15;	// @[ssrc/cpu/reg/regFile.scala:34:28]
  reg  [31:0] casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:35:28]
  always_comb begin	// @[ssrc/cpu/reg/regFile.scala:35:28]
    casez (io_waddr[3:0])	// @[ssrc/cpu/reg/regFile.scala:32:27, :35:28]
      4'b0000:
        casez_tmp = registers_0;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0001:
        casez_tmp = registers_1;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0010:
        casez_tmp = registers_2;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0011:
        casez_tmp = registers_3;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0100:
        casez_tmp = registers_4;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0101:
        casez_tmp = registers_5;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0110:
        casez_tmp = registers_6;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0111:
        casez_tmp = registers_7;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1000:
        casez_tmp = registers_8;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1001:
        casez_tmp = registers_9;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1010:
        casez_tmp = registers_10;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1011:
        casez_tmp = registers_11;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1100:
        casez_tmp = registers_12;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1101:
        casez_tmp = registers_13;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1110:
        casez_tmp = registers_14;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      default:
        casez_tmp = registers_15;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
    endcase	// @[ssrc/cpu/reg/regFile.scala:32:27, :35:28]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[ssrc/cpu/reg/regFile.scala:36:15]
  always_comb begin	// @[ssrc/cpu/reg/regFile.scala:35:28]
    casez (io_raddr1[3:0])	// @[ssrc/cpu/reg/regFile.scala:30:27, :35:28]
      4'b0000:
        casez_tmp_0 = registers_0;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0001:
        casez_tmp_0 = registers_1;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0010:
        casez_tmp_0 = registers_2;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0011:
        casez_tmp_0 = registers_3;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0100:
        casez_tmp_0 = registers_4;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0101:
        casez_tmp_0 = registers_5;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0110:
        casez_tmp_0 = registers_6;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0111:
        casez_tmp_0 = registers_7;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1000:
        casez_tmp_0 = registers_8;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1001:
        casez_tmp_0 = registers_9;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1010:
        casez_tmp_0 = registers_10;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1011:
        casez_tmp_0 = registers_11;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1100:
        casez_tmp_0 = registers_12;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1101:
        casez_tmp_0 = registers_13;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1110:
        casez_tmp_0 = registers_14;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      default:
        casez_tmp_0 = registers_15;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
    endcase	// @[ssrc/cpu/reg/regFile.scala:30:27, :35:28]
  end // always_comb
  reg  [31:0] casez_tmp_1;	// @[ssrc/cpu/reg/regFile.scala:37:15]
  always_comb begin	// @[ssrc/cpu/reg/regFile.scala:35:28]
    casez (io_raddr2[3:0])	// @[ssrc/cpu/reg/regFile.scala:31:27, :35:28]
      4'b0000:
        casez_tmp_1 = registers_0;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0001:
        casez_tmp_1 = registers_1;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0010:
        casez_tmp_1 = registers_2;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0011:
        casez_tmp_1 = registers_3;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0100:
        casez_tmp_1 = registers_4;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0101:
        casez_tmp_1 = registers_5;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0110:
        casez_tmp_1 = registers_6;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b0111:
        casez_tmp_1 = registers_7;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1000:
        casez_tmp_1 = registers_8;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1001:
        casez_tmp_1 = registers_9;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1010:
        casez_tmp_1 = registers_10;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1011:
        casez_tmp_1 = registers_11;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1100:
        casez_tmp_1 = registers_12;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1101:
        casez_tmp_1 = registers_13;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      4'b1110:
        casez_tmp_1 = registers_14;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      default:
        casez_tmp_1 = registers_15;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
    endcase	// @[ssrc/cpu/reg/regFile.scala:31:27, :35:28]
  end // always_comb
  wire        _registers_T_1 = (|io_waddr) & io_wen;	// @[ssrc/cpu/reg/regFile.scala:35:{38,42}]
  always @(posedge clock) begin	// @[ssrc/cpu/reg/regFile.scala:19:7]
    if (reset) begin	// @[ssrc/cpu/reg/regFile.scala:19:7]
      registers_0 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_1 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_2 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_3 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_4 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_5 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_6 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_7 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_8 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_9 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_10 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_11 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_12 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_13 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_14 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
      registers_15 <= 32'h0;	// @[ssrc/cpu/reg/regFile.scala:34:{28,36}]
    end
    else begin	// @[ssrc/cpu/reg/regFile.scala:19:7]
      if (io_waddr[3:0] == 4'h0) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_0 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_0 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'h1) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_1 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_1 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'h2) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_2 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_2 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'h3) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_3 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_3 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'h4) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_4 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_4 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'h5) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_5 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_5 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'h6) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_6 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_6 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'h7) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_7 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_7 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'h8) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_8 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_8 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'h9) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_9 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_9 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'hA) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_10 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_10 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'hB) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_11 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_11 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'hC) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_12 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_12 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'hD) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_13 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_13 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (io_waddr[3:0] == 4'hE) begin	// @[ssrc/cpu/reg/regFile.scala:19:7, :32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_14 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_14 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
      if (&(io_waddr[3:0])) begin	// @[ssrc/cpu/reg/regFile.scala:32:27, :35:22]
        if (_registers_T_1)	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_15 <= io_wdata;	// @[ssrc/cpu/reg/regFile.scala:34:28]
        else	// @[ssrc/cpu/reg/regFile.scala:35:42]
          registers_15 <= casez_tmp;	// @[ssrc/cpu/reg/regFile.scala:34:28, :35:28]
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[ssrc/cpu/reg/regFile.scala:19:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[ssrc/cpu/reg/regFile.scala:19:7]
      `FIRRTL_BEFORE_INITIAL	// @[ssrc/cpu/reg/regFile.scala:19:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:15];	// @[ssrc/cpu/reg/regFile.scala:19:7]
    initial begin	// @[ssrc/cpu/reg/regFile.scala:19:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[ssrc/cpu/reg/regFile.scala:19:7]
        `INIT_RANDOM_PROLOG_	// @[ssrc/cpu/reg/regFile.scala:19:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[ssrc/cpu/reg/regFile.scala:19:7]
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// @[ssrc/cpu/reg/regFile.scala:19:7]
        end	// @[ssrc/cpu/reg/regFile.scala:19:7]
        registers_0 = _RANDOM[4'h0];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_1 = _RANDOM[4'h1];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_2 = _RANDOM[4'h2];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_3 = _RANDOM[4'h3];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_4 = _RANDOM[4'h4];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_5 = _RANDOM[4'h5];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_6 = _RANDOM[4'h6];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_7 = _RANDOM[4'h7];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_8 = _RANDOM[4'h8];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_9 = _RANDOM[4'h9];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_10 = _RANDOM[4'hA];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_11 = _RANDOM[4'hB];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_12 = _RANDOM[4'hC];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_13 = _RANDOM[4'hD];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_14 = _RANDOM[4'hE];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
        registers_15 = _RANDOM[4'hF];	// @[ssrc/cpu/reg/regFile.scala:19:7, :34:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[ssrc/cpu/reg/regFile.scala:19:7]
      `FIRRTL_AFTER_INITIAL	// @[ssrc/cpu/reg/regFile.scala:19:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RegFileDebugger debugger (	// @[ssrc/cpu/reg/regFile.scala:39:26]
    .clk   (clock),
    .waddr (io_waddr),
    .wdata (io_wdata),
    .wen   (io_wen)
  );
  assign io_rdata1 = casez_tmp_0;	// @[ssrc/cpu/reg/regFile.scala:19:7, :36:15]
  assign io_rdata2 = casez_tmp_1;	// @[ssrc/cpu/reg/regFile.scala:19:7, :37:15]
endmodule

// external module CSRDebugger

module CSR(	// @[ssrc/cpu/reg/csr.scala:32:7]
  input         clock,	// @[ssrc/cpu/reg/csr.scala:32:7]
                reset,	// @[ssrc/cpu/reg/csr.scala:32:7]
  input  [11:0] io_waddr1,	// @[ssrc/cpu/reg/csr.scala:33:16]
  input  [31:0] io_wdata1,	// @[ssrc/cpu/reg/csr.scala:33:16]
                io_wdata2,	// @[ssrc/cpu/reg/csr.scala:33:16]
  input         io_wen1,	// @[ssrc/cpu/reg/csr.scala:33:16]
                io_wen2,	// @[ssrc/cpu/reg/csr.scala:33:16]
  input  [11:0] io_raddr,	// @[ssrc/cpu/reg/csr.scala:33:16]
  output [31:0] io_rdata	// @[ssrc/cpu/reg/csr.scala:33:16]
);

  reg  [31:0] mvendorid;	// @[ssrc/cpu/reg/csr.scala:45:28]
  reg  [11:0] marchid;	// @[ssrc/cpu/reg/csr.scala:46:26]
  reg  [31:0] mcause;	// @[ssrc/cpu/reg/csr.scala:47:26]
  reg  [31:0] mepc;	// @[ssrc/cpu/reg/csr.scala:48:26]
  reg  [31:0] mscratch;	// @[ssrc/cpu/reg/csr.scala:49:26]
  reg  [31:0] mstatus;	// @[ssrc/cpu/reg/csr.scala:50:26]
  reg  [31:0] mtvec;	// @[ssrc/cpu/reg/csr.scala:51:26]
  reg  [31:0] satp;	// @[ssrc/cpu/reg/csr.scala:52:26]
  wire        _GEN = io_waddr1 == 12'h180;	// @[ssrc/cpu/reg/csr.scala:56:47, :68:25]
  wire        _GEN_0 = io_waddr1 == 12'h300;	// @[ssrc/cpu/reg/csr.scala:56:47, :69:30]
  wire        _GEN_1 = io_waddr1 == 12'h305;	// @[ssrc/cpu/reg/csr.scala:56:47, :70:30]
  wire        _GEN_2 = io_waddr1 == 12'h340;	// @[ssrc/cpu/reg/csr.scala:56:47, :71:30]
  wire        _GEN_3 = io_waddr1 == 12'h341;	// @[ssrc/cpu/reg/csr.scala:56:47, :72:30]
  wire        _GEN_4 = io_waddr1 == 12'h342;	// @[ssrc/cpu/reg/csr.scala:33:16, :73:30, :95:27]
  wire        _GEN_5 = io_waddr1 == 12'h100;	// @[ssrc/cpu/reg/csr.scala:56:47, :74:30]
  always @(posedge clock) begin	// @[ssrc/cpu/reg/csr.scala:32:7]
    if (reset) begin	// @[ssrc/cpu/reg/csr.scala:32:7]
      mvendorid <= 32'h79737938;	// @[ssrc/cpu/reg/csr.scala:45:28]
      marchid <= 12'h0;	// @[ssrc/cpu/reg/csr.scala:46:26]
      mcause <= 32'h0;	// @[ssrc/cpu/reg/csr.scala:47:26]
      mepc <= 32'h0;	// @[ssrc/cpu/reg/csr.scala:47:26, :48:26]
      mscratch <= 32'h0;	// @[ssrc/cpu/reg/csr.scala:47:26, :49:26]
      mstatus <= 32'h1800;	// @[ssrc/cpu/reg/csr.scala:50:26]
      mtvec <= 32'h0;	// @[ssrc/cpu/reg/csr.scala:47:26, :51:26]
      satp <= 32'h0;	// @[ssrc/cpu/reg/csr.scala:47:26, :52:26]
    end
    else begin	// @[ssrc/cpu/reg/csr.scala:32:7]
      if (~io_wen1 | _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | ~_GEN_5) begin	// @[ssrc/cpu/reg/csr.scala:45:28, :50:26, :67:20, :68:{25,43}, :69:{30,52}, :70:{30,52}, :71:{30,52}, :72:{30,52}, :73:{30,52}, :74:{30,52}]
      end
      else	// @[ssrc/cpu/reg/csr.scala:45:28, :67:20, :68:43]
        mvendorid <= io_wdata1;	// @[ssrc/cpu/reg/csr.scala:45:28]
      if (~io_wen1 | _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5
          | io_waddr1 != 12'h101) begin	// @[ssrc/cpu/reg/csr.scala:46:26, :50:26, :56:47, :67:20, :68:{25,43}, :69:30, :70:30, :71:30, :72:30, :73:30, :74:30, :75:30]
      end
      else	// @[ssrc/cpu/reg/csr.scala:46:26, :67:20, :68:43]
        marchid <= io_wdata1[11:0];	// @[ssrc/cpu/reg/csr.scala:46:26, :75:63]
      if (io_wen2)	// @[ssrc/cpu/reg/csr.scala:33:16]
        mcause <= io_wdata2;	// @[ssrc/cpu/reg/csr.scala:47:26]
      else if (~io_wen1 | _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | ~_GEN_4) begin	// @[ssrc/cpu/reg/csr.scala:47:26, :50:26, :67:20, :68:{25,43}, :69:{30,52}, :70:{30,52}, :71:{30,52}, :72:{30,52}, :73:{30,52}]
      end
      else	// @[ssrc/cpu/reg/csr.scala:47:26, :67:20, :68:43]
        mcause <= io_wdata1;	// @[ssrc/cpu/reg/csr.scala:47:26]
      if (~io_wen1 | _GEN | _GEN_0 | _GEN_1 | _GEN_2 | ~_GEN_3) begin	// @[ssrc/cpu/reg/csr.scala:48:26, :50:26, :67:20, :68:{25,43}, :69:{30,52}, :70:{30,52}, :71:{30,52}, :72:{30,52}]
      end
      else	// @[ssrc/cpu/reg/csr.scala:48:26, :67:20, :68:43]
        mepc <= io_wdata1;	// @[ssrc/cpu/reg/csr.scala:48:26]
      if (~io_wen1 | _GEN | _GEN_0 | _GEN_1 | ~_GEN_2) begin	// @[ssrc/cpu/reg/csr.scala:49:26, :50:26, :67:20, :68:{25,43}, :69:{30,52}, :70:{30,52}, :71:{30,52}]
      end
      else	// @[ssrc/cpu/reg/csr.scala:49:26, :67:20, :68:43]
        mscratch <= io_wdata1;	// @[ssrc/cpu/reg/csr.scala:49:26]
      if (~io_wen1 | _GEN | ~_GEN_0) begin	// @[ssrc/cpu/reg/csr.scala:50:26, :67:20, :68:{25,43}, :69:{30,52}]
      end
      else	// @[ssrc/cpu/reg/csr.scala:50:26, :67:20, :68:43]
        mstatus <= io_wdata1;	// @[ssrc/cpu/reg/csr.scala:50:26]
      if (~io_wen1 | _GEN | _GEN_0 | ~_GEN_1) begin	// @[ssrc/cpu/reg/csr.scala:50:26, :51:26, :67:20, :68:{25,43}, :69:{30,52}, :70:{30,52}]
      end
      else	// @[ssrc/cpu/reg/csr.scala:51:26, :67:20, :68:43]
        mtvec <= io_wdata1;	// @[ssrc/cpu/reg/csr.scala:51:26]
      if (io_wen1 & _GEN)	// @[ssrc/cpu/reg/csr.scala:52:26, :67:20, :68:{25,43,50}]
        satp <= io_wdata1;	// @[ssrc/cpu/reg/csr.scala:52:26]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[ssrc/cpu/reg/csr.scala:32:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[ssrc/cpu/reg/csr.scala:32:7]
      `FIRRTL_BEFORE_INITIAL	// @[ssrc/cpu/reg/csr.scala:32:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:7];	// @[ssrc/cpu/reg/csr.scala:32:7]
    initial begin	// @[ssrc/cpu/reg/csr.scala:32:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[ssrc/cpu/reg/csr.scala:32:7]
        `INIT_RANDOM_PROLOG_	// @[ssrc/cpu/reg/csr.scala:32:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[ssrc/cpu/reg/csr.scala:32:7]
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;	// @[ssrc/cpu/reg/csr.scala:32:7]
        end	// @[ssrc/cpu/reg/csr.scala:32:7]
        mvendorid = _RANDOM[3'h0];	// @[ssrc/cpu/reg/csr.scala:32:7, :45:28]
        marchid = _RANDOM[3'h1][11:0];	// @[ssrc/cpu/reg/csr.scala:32:7, :46:26]
        mcause = {_RANDOM[3'h1][31:12], _RANDOM[3'h2][11:0]};	// @[ssrc/cpu/reg/csr.scala:32:7, :46:26, :47:26]
        mepc = {_RANDOM[3'h2][31:12], _RANDOM[3'h3][11:0]};	// @[ssrc/cpu/reg/csr.scala:32:7, :47:26, :48:26]
        mscratch = {_RANDOM[3'h3][31:12], _RANDOM[3'h4][11:0]};	// @[ssrc/cpu/reg/csr.scala:32:7, :48:26, :49:26]
        mstatus = {_RANDOM[3'h4][31:12], _RANDOM[3'h5][11:0]};	// @[ssrc/cpu/reg/csr.scala:32:7, :49:26, :50:26]
        mtvec = {_RANDOM[3'h5][31:12], _RANDOM[3'h6][11:0]};	// @[ssrc/cpu/reg/csr.scala:32:7, :50:26, :51:26]
        satp = {_RANDOM[3'h6][31:12], _RANDOM[3'h7][11:0]};	// @[ssrc/cpu/reg/csr.scala:32:7, :51:26, :52:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[ssrc/cpu/reg/csr.scala:32:7]
      `FIRRTL_AFTER_INITIAL	// @[ssrc/cpu/reg/csr.scala:32:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CSRDebugger debugger (	// @[ssrc/cpu/reg/csr.scala:89:26]
    .clk   (clock),
    .wen   (io_wen1),
    .waddr (io_waddr1),
    .wdata (io_wdata1)
  );
  CSRDebugger debugger2 (	// @[ssrc/cpu/reg/csr.scala:95:27]
    .clk   (clock),
    .wen   (io_wen2),
    .waddr (12'h342),	// @[ssrc/cpu/reg/csr.scala:33:16, :95:27]
    .wdata (io_wdata2)
  );
  assign io_rdata =
    io_raddr == 12'h342
      ? mcause
      : io_raddr == 12'h341
          ? mepc
          : io_raddr == 12'h340
              ? mscratch
              : io_raddr == 12'h305
                  ? mtvec
                  : io_raddr == 12'h300
                      ? mstatus
                      : io_raddr == 12'h180
                          ? satp
                          : io_raddr == 12'h101
                              ? {20'h0, marchid}
                              : io_raddr == 12'h100 ? mvendorid : 32'h0;	// @[ssrc/cpu/reg/csr.scala:32:7, :33:16, :45:28, :46:26, :47:26, :48:26, :49:26, :50:26, :51:26, :52:26, :56:47, :95:27]
endmodule

module AXI4Arbiter(	// @[ssrc/bus/AXI4.scala:47:7]
  input         clock,	// @[ssrc/bus/AXI4.scala:47:7]
                reset,	// @[ssrc/bus/AXI4.scala:47:7]
  output        io_io1_arready,	// @[ssrc/bus/AXI4.scala:48:16]
  input         io_io1_arvalid,	// @[ssrc/bus/AXI4.scala:48:16]
  input  [31:0] io_io1_araddr,	// @[ssrc/bus/AXI4.scala:48:16]
  input         io_io1_rready,	// @[ssrc/bus/AXI4.scala:48:16]
  output        io_io1_rvalid,	// @[ssrc/bus/AXI4.scala:48:16]
  output [31:0] io_io1_rdata,	// @[ssrc/bus/AXI4.scala:48:16]
  output        io_io2_awready,	// @[ssrc/bus/AXI4.scala:48:16]
  input         io_io2_awvalid,	// @[ssrc/bus/AXI4.scala:48:16]
  input  [31:0] io_io2_awaddr,	// @[ssrc/bus/AXI4.scala:48:16]
  input  [2:0]  io_io2_awsize,	// @[ssrc/bus/AXI4.scala:48:16]
  output        io_io2_wready,	// @[ssrc/bus/AXI4.scala:48:16]
  input         io_io2_wvalid,	// @[ssrc/bus/AXI4.scala:48:16]
  input  [31:0] io_io2_wdata,	// @[ssrc/bus/AXI4.scala:48:16]
  input  [3:0]  io_io2_wstrb,	// @[ssrc/bus/AXI4.scala:48:16]
  input         io_io2_bready,	// @[ssrc/bus/AXI4.scala:48:16]
  output        io_io2_bvalid,	// @[ssrc/bus/AXI4.scala:48:16]
                io_io2_arready,	// @[ssrc/bus/AXI4.scala:48:16]
  input         io_io2_arvalid,	// @[ssrc/bus/AXI4.scala:48:16]
  input  [31:0] io_io2_araddr,	// @[ssrc/bus/AXI4.scala:48:16]
  input  [2:0]  io_io2_arsize,	// @[ssrc/bus/AXI4.scala:48:16]
  input         io_io2_rready,	// @[ssrc/bus/AXI4.scala:48:16]
  output        io_io2_rvalid,	// @[ssrc/bus/AXI4.scala:48:16]
  output [31:0] io_io2_rdata,	// @[ssrc/bus/AXI4.scala:48:16]
  input         io_sel_awready,	// @[ssrc/bus/AXI4.scala:48:16]
  output        io_sel_awvalid,	// @[ssrc/bus/AXI4.scala:48:16]
  output [31:0] io_sel_awaddr,	// @[ssrc/bus/AXI4.scala:48:16]
  output [2:0]  io_sel_awsize,	// @[ssrc/bus/AXI4.scala:48:16]
  input         io_sel_wready,	// @[ssrc/bus/AXI4.scala:48:16]
  output        io_sel_wvalid,	// @[ssrc/bus/AXI4.scala:48:16]
  output [31:0] io_sel_wdata,	// @[ssrc/bus/AXI4.scala:48:16]
  output [3:0]  io_sel_wstrb,	// @[ssrc/bus/AXI4.scala:48:16]
  output        io_sel_wlast,	// @[ssrc/bus/AXI4.scala:48:16]
                io_sel_bready,	// @[ssrc/bus/AXI4.scala:48:16]
  input         io_sel_bvalid,	// @[ssrc/bus/AXI4.scala:48:16]
                io_sel_arready,	// @[ssrc/bus/AXI4.scala:48:16]
  output        io_sel_arvalid,	// @[ssrc/bus/AXI4.scala:48:16]
  output [31:0] io_sel_araddr,	// @[ssrc/bus/AXI4.scala:48:16]
  output [2:0]  io_sel_arsize,	// @[ssrc/bus/AXI4.scala:48:16]
  output [1:0]  io_sel_arburst,	// @[ssrc/bus/AXI4.scala:48:16]
  output        io_sel_rready,	// @[ssrc/bus/AXI4.scala:48:16]
  input         io_sel_rvalid,	// @[ssrc/bus/AXI4.scala:48:16]
  input  [31:0] io_sel_rdata	// @[ssrc/bus/AXI4.scala:48:16]
);

  reg        select;	// @[ssrc/bus/AXI4.scala:53:25]
  reg        state;	// @[ssrc/bus/AXI4.scala:60:24]
  wire       select_io1 = state & ~select;	// @[ssrc/bus/AXI4.scala:53:25, :60:24, :73:{31,41}]
  wire       select_io2 = state & select;	// @[ssrc/bus/AXI4.scala:53:25, :60:24, :86:31]
  wire       _GEN = ~state | select_io1;	// @[ssrc/bus/AXI4.scala:60:24, :73:31, :100:26]
  wire       io_sel_bready_0 = state & ~select_io1 & io_io2_bready;	// @[ssrc/bus/AXI4.scala:60:24, :73:31, :99:40, :109:26]
  wire [2:0] _io_sel_arburst_T = select_io1 ? 3'h4 : io_io2_arsize;	// @[ssrc/bus/AXI4.scala:48:16, :73:31, :114:40]
  wire       io_sel_rready_0 = state & (select_io1 ? io_io1_rready : io_io2_rready);	// @[ssrc/bus/AXI4.scala:60:24, :73:31, :116:{26,40}]
  wire       io2_valid = io_io2_arvalid | io_io2_awvalid & io_io2_wvalid;	// @[ssrc/bus/AXI4.scala:55:{36,55}]
  always @(posedge clock) begin	// @[ssrc/bus/AXI4.scala:47:7]
    if (reset) begin	// @[ssrc/bus/AXI4.scala:47:7]
      select <= 1'h0;	// @[ssrc/bus/AXI4.scala:47:7, :53:25]
      state <= 1'h0;	// @[ssrc/bus/AXI4.scala:47:7, :60:24]
    end
    else if (state)	// @[ssrc/bus/AXI4.scala:60:24]
      state <= ~(io_sel_rvalid & io_sel_rready_0 | io_sel_bvalid & io_sel_bready_0);	// @[ssrc/bus/AXI4.scala:53:25, :56:{42,60,78}, :60:24, :66:20, :69:21, :109:26, :116:26]
    else begin	// @[ssrc/bus/AXI4.scala:60:24]
      select <= ~io_io1_arvalid & (io2_valid | select);	// @[ssrc/bus/AXI4.scala:53:25, :55:36, :63:26, :64:20, :65:32, :66:20]
      state <= io_io1_arvalid | io2_valid;	// @[ssrc/bus/AXI4.scala:55:36, :57:36, :60:24]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[ssrc/bus/AXI4.scala:47:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[ssrc/bus/AXI4.scala:47:7]
      `FIRRTL_BEFORE_INITIAL	// @[ssrc/bus/AXI4.scala:47:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[ssrc/bus/AXI4.scala:47:7]
    initial begin	// @[ssrc/bus/AXI4.scala:47:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[ssrc/bus/AXI4.scala:47:7]
        `INIT_RANDOM_PROLOG_	// @[ssrc/bus/AXI4.scala:47:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[ssrc/bus/AXI4.scala:47:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[ssrc/bus/AXI4.scala:47:7]
        select = _RANDOM[/*Zero width*/ 1'b0][0];	// @[ssrc/bus/AXI4.scala:47:7, :53:25]
        state = _RANDOM[/*Zero width*/ 1'b0][1];	// @[ssrc/bus/AXI4.scala:47:7, :53:25, :60:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[ssrc/bus/AXI4.scala:47:7]
      `FIRRTL_AFTER_INITIAL	// @[ssrc/bus/AXI4.scala:47:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_io1_arready = select_io1 & io_sel_arready;	// @[ssrc/bus/AXI4.scala:47:7, :73:31, :79:26]
  assign io_io1_rvalid = select_io1 & io_sel_rvalid;	// @[ssrc/bus/AXI4.scala:47:7, :73:31, :80:26]
  assign io_io1_rdata = select_io1 ? io_sel_rdata : 32'h1;	// @[ssrc/bus/AXI4.scala:47:7, :73:31, :82:26]
  assign io_io2_awready = select_io2 & io_sel_awready;	// @[ssrc/bus/AXI4.scala:47:7, :86:31, :87:26]
  assign io_io2_wready = select_io2 & io_sel_wready;	// @[ssrc/bus/AXI4.scala:47:7, :86:31, :88:26]
  assign io_io2_bvalid = select_io2 & io_sel_bvalid;	// @[ssrc/bus/AXI4.scala:47:7, :86:31, :89:26]
  assign io_io2_arready = select_io2 & io_sel_arready;	// @[ssrc/bus/AXI4.scala:47:7, :86:31, :92:26]
  assign io_io2_rvalid = select_io2 & io_sel_rvalid;	// @[ssrc/bus/AXI4.scala:47:7, :86:31, :93:26]
  assign io_io2_rdata = select_io2 ? io_sel_rdata : 32'h0;	// @[ssrc/bus/AXI4.scala:47:7, :48:16, :86:31, :95:26]
  assign io_sel_awvalid = state & ~select_io1 & io_io2_awvalid;	// @[ssrc/bus/AXI4.scala:47:7, :60:24, :73:31, :99:{26,40}]
  assign io_sel_awaddr = _GEN ? 32'h0 : io_io2_awaddr;	// @[ssrc/bus/AXI4.scala:47:7, :48:16, :100:26]
  assign io_sel_awsize = _GEN ? 3'h0 : io_io2_awsize;	// @[ssrc/bus/AXI4.scala:47:7, :48:16, :100:26, :103:26]
  assign io_sel_wvalid = state & ~select_io1 & io_io2_wvalid;	// @[ssrc/bus/AXI4.scala:47:7, :60:24, :73:31, :99:40, :105:26]
  assign io_sel_wdata = _GEN ? 32'h0 : io_io2_wdata;	// @[ssrc/bus/AXI4.scala:47:7, :48:16, :100:26, :106:26]
  assign io_sel_wstrb = _GEN ? 4'h0 : io_io2_wstrb;	// @[ssrc/bus/AXI4.scala:47:7, :48:16, :100:26, :107:26]
  assign io_sel_wlast = state & ~select_io1;	// @[ssrc/bus/AXI4.scala:47:7, :48:16, :54:55, :60:24, :73:31, :108:{26,40}]
  assign io_sel_bready = io_sel_bready_0;	// @[ssrc/bus/AXI4.scala:47:7, :109:26]
  assign io_sel_arvalid = state & (select_io1 ? io_io1_arvalid : io_io2_arvalid);	// @[ssrc/bus/AXI4.scala:47:7, :60:24, :73:31, :110:{26,40}]
  assign io_sel_araddr = state ? (select_io1 ? io_io1_araddr : io_io2_araddr) : 32'h0;	// @[ssrc/bus/AXI4.scala:47:7, :48:16, :60:24, :73:31, :111:{26,40}]
  assign io_sel_arsize = state ? _io_sel_arburst_T : 3'h0;	// @[ssrc/bus/AXI4.scala:47:7, :48:16, :60:24, :114:{26,40}]
  assign io_sel_arburst = state ? _io_sel_arburst_T[1:0] : 2'h0;	// @[ssrc/bus/AXI4.scala:47:7, :48:16, :60:24, :114:40, :115:26]
  assign io_sel_rready = io_sel_rready_0;	// @[ssrc/bus/AXI4.scala:47:7, :116:26]
endmodule

module IFU(	// @[ssrc/cpu/ifu/ifu.scala:11:7]
  input         clock,	// @[ssrc/cpu/ifu/ifu.scala:11:7]
                reset,	// @[ssrc/cpu/ifu/ifu.scala:11:7]
                io_in_valid,	// @[ssrc/cpu/ifu/ifu.scala:12:16]
  input  [31:0] io_in_bits_dnpc,	// @[ssrc/cpu/ifu/ifu.scala:12:16]
  input         io_in_bits_pc_sel,	// @[ssrc/cpu/ifu/ifu.scala:12:16]
  output        io_out_valid,	// @[ssrc/cpu/ifu/ifu.scala:12:16]
  output [31:0] io_out_bits_inst,	// @[ssrc/cpu/ifu/ifu.scala:12:16]
                io_out_bits_pc,	// @[ssrc/cpu/ifu/ifu.scala:12:16]
                io_out_bits_snpc,	// @[ssrc/cpu/ifu/ifu.scala:12:16]
  input         io_mem_arready,	// @[ssrc/cpu/ifu/ifu.scala:12:16]
  output        io_mem_arvalid,	// @[ssrc/cpu/ifu/ifu.scala:12:16]
  output [31:0] io_mem_araddr,	// @[ssrc/cpu/ifu/ifu.scala:12:16]
  output        io_mem_rready,	// @[ssrc/cpu/ifu/ifu.scala:12:16]
  input         io_mem_rvalid,	// @[ssrc/cpu/ifu/ifu.scala:12:16]
  input  [31:0] io_mem_rdata	// @[ssrc/cpu/ifu/ifu.scala:12:16]
);

  reg  [31:0] pc;	// @[ssrc/cpu/ifu/ifu.scala:23:23]
  wire [31:0] _snpc_T = pc + 32'h4;	// @[ssrc/cpu/ifu/ifu.scala:23:23, :24:19]
  reg  [31:0] inst;	// @[ssrc/cpu/ifu/ifu.scala:25:23]
  reg  [1:0]  state;	// @[ssrc/cpu/ifu/ifu.scala:30:24]
  wire        io_mem_rready_0 = state == 2'h1;	// @[ssrc/cpu/ifu/ifu.scala:11:7, :30:24, :37:23]
  always @(posedge clock) begin	// @[ssrc/cpu/ifu/ifu.scala:11:7]
    if (reset) begin	// @[ssrc/cpu/ifu/ifu.scala:11:7]
      pc <= 32'h30000000;	// @[ssrc/cpu/ifu/ifu.scala:23:23]
      inst <= 32'h0;	// @[ssrc/cpu/ifu/ifu.scala:25:23]
      state <= 2'h0;	// @[ssrc/cpu/ifu/ifu.scala:11:7, :30:24]
    end
    else begin	// @[ssrc/cpu/ifu/ifu.scala:11:7]
      if (io_in_valid) begin	// @[ssrc/cpu/ifu/ifu.scala:12:16]
        if (io_in_bits_pc_sel)	// @[ssrc/cpu/ifu/ifu.scala:12:16]
          pc <= io_in_bits_dnpc;	// @[ssrc/cpu/ifu/ifu.scala:23:23]
        else	// @[ssrc/cpu/ifu/ifu.scala:12:16]
          pc <= _snpc_T;	// @[ssrc/cpu/ifu/ifu.scala:23:23, :24:19]
      end
      if (io_mem_rready_0)	// @[ssrc/cpu/ifu/ifu.scala:37:23]
        inst <= io_mem_rdata;	// @[ssrc/cpu/ifu/ifu.scala:25:23]
      if (state == 2'h2)	// @[ssrc/cpu/ifu/ifu.scala:11:7, :30:24, :32:46]
        state <= {~io_in_valid, 1'h0};	// @[ssrc/cpu/ifu/ifu.scala:30:24, :35:30]
      else if (state == 2'h1)	// @[ssrc/cpu/ifu/ifu.scala:11:7, :30:24, :32:46]
        state <= io_mem_rvalid ? 2'h2 : 2'h1;	// @[ssrc/cpu/ifu/ifu.scala:11:7, :30:24, :34:30]
      else	// @[ssrc/cpu/ifu/ifu.scala:32:46]
        state <= {1'h0, ~(|state) & io_mem_arready};	// @[ssrc/cpu/ifu/ifu.scala:30:24, :32:46, :33:30, :35:30]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[ssrc/cpu/ifu/ifu.scala:11:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[ssrc/cpu/ifu/ifu.scala:11:7]
      `FIRRTL_BEFORE_INITIAL	// @[ssrc/cpu/ifu/ifu.scala:11:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[ssrc/cpu/ifu/ifu.scala:11:7]
    initial begin	// @[ssrc/cpu/ifu/ifu.scala:11:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[ssrc/cpu/ifu/ifu.scala:11:7]
        `INIT_RANDOM_PROLOG_	// @[ssrc/cpu/ifu/ifu.scala:11:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[ssrc/cpu/ifu/ifu.scala:11:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[ssrc/cpu/ifu/ifu.scala:11:7]
        end	// @[ssrc/cpu/ifu/ifu.scala:11:7]
        pc = _RANDOM[2'h0];	// @[ssrc/cpu/ifu/ifu.scala:11:7, :23:23]
        inst = _RANDOM[2'h1];	// @[ssrc/cpu/ifu/ifu.scala:11:7, :25:23]
        state = _RANDOM[2'h2][1:0];	// @[ssrc/cpu/ifu/ifu.scala:11:7, :30:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[ssrc/cpu/ifu/ifu.scala:11:7]
      `FIRRTL_AFTER_INITIAL	// @[ssrc/cpu/ifu/ifu.scala:11:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_valid = state == 2'h2;	// @[ssrc/cpu/ifu/ifu.scala:11:7, :30:24, :43:32]
  assign io_out_bits_inst = inst;	// @[ssrc/cpu/ifu/ifu.scala:11:7, :25:23]
  assign io_out_bits_pc = pc;	// @[ssrc/cpu/ifu/ifu.scala:11:7, :23:23]
  assign io_out_bits_snpc = _snpc_T;	// @[ssrc/cpu/ifu/ifu.scala:11:7, :24:19]
  assign io_mem_arvalid = ~(|state);	// @[ssrc/cpu/ifu/ifu.scala:11:7, :30:24, :32:46, :40:29]
  assign io_mem_araddr = pc;	// @[ssrc/cpu/ifu/ifu.scala:11:7, :23:23]
  assign io_mem_rready = io_mem_rready_0;	// @[ssrc/cpu/ifu/ifu.scala:11:7, :37:23]
endmodule

module IDU(	// @[ssrc/cpu/idu/idu.scala:11:7]
  input         reset,	// @[ssrc/cpu/idu/idu.scala:11:7]
                io_in_valid,	// @[ssrc/cpu/idu/idu.scala:12:15]
  input  [31:0] io_in_bits_inst,	// @[ssrc/cpu/idu/idu.scala:12:15]
                io_in_bits_pc,	// @[ssrc/cpu/idu/idu.scala:12:15]
                io_in_bits_snpc,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output        io_out_valid,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [31:0] io_out_bits_rs1,	// @[ssrc/cpu/idu/idu.scala:12:15]
                io_out_bits_rs2,	// @[ssrc/cpu/idu/idu.scala:12:15]
                io_out_bits_imm,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output        io_out_bits_a_sel,	// @[ssrc/cpu/idu/idu.scala:12:15]
                io_out_bits_b_sel,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [3:0]  io_out_bits_alu_sel,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [2:0]  io_out_bits_cmp_sel,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output        io_out_bits_is_jmp,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [31:0] io_out_bits_csr_rdata,	// @[ssrc/cpu/idu/idu.scala:12:15]
                io_out_bits_pc,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output        io_out_bits_mem_wen,	// @[ssrc/cpu/idu/idu.scala:12:15]
                io_out_bits_mem_ren,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [2:0]  io_out_bits_mem_type,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [4:0]  io_out_bits_rd,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output        io_out_bits_reg_wen,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [2:0]  io_out_bits_reg_ws,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [11:0] io_out_bits_csr_waddr1,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output        io_out_bits_csr_wen1,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [31:0] io_out_bits_csr_wen2,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output        io_out_bits_csr_wd_sel,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [2:0]  io_out_bits_csr_ws,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [31:0] io_out_bits_csr_imm,	// @[ssrc/cpu/idu/idu.scala:12:15]
                io_out_bits_snpc,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output        io_out_bits_dnpc_sel,	// @[ssrc/cpu/idu/idu.scala:12:15]
                io_out_bits_is_brk,	// @[ssrc/cpu/idu/idu.scala:12:15]
                io_out_bits_is_ivd,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [4:0]  io_reg_raddr1,	// @[ssrc/cpu/idu/idu.scala:12:15]
                io_reg_raddr2,	// @[ssrc/cpu/idu/idu.scala:12:15]
  input  [31:0] io_reg_rdata1,	// @[ssrc/cpu/idu/idu.scala:12:15]
                io_reg_rdata2,	// @[ssrc/cpu/idu/idu.scala:12:15]
  output [11:0] io_csr_raddr,	// @[ssrc/cpu/idu/idu.scala:12:15]
  input  [31:0] io_csr_rdata	// @[ssrc/cpu/idu/idu.scala:12:15]
);

  wire [4:0]  io_reg_raddr1_0;	// @[ssrc/cpu/idu/idu.scala:67:58]
  wire [29:0] _GEN = ~(io_in_bits_inst[31:2]);	// @[src/main/scala/chisel3/util/pla.scala:78:21, ssrc/cpu/idu/idu.scala:12:15]
  wire [7:0]  _GEN_0 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     _GEN[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _GEN_1 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[3],
     _GEN[4],
     _GEN[10],
     _GEN[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _GEN_2 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     _GEN[4],
     _GEN[10],
     _GEN[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _GEN_3 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[3],
     _GEN[4],
     _GEN[10],
     _GEN[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]  _GEN_4 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     _GEN[3],
     _GEN[4],
     _GEN[10],
     _GEN[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _GEN_5 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     _GEN[4],
     _GEN[11],
     _GEN[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _GEN_6 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[3],
     _GEN[4],
     _GEN[11],
     _GEN[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]  _op_andMatrixOutputs_T_9 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     io_in_bits_inst[2],
     _GEN[1],
     io_in_bits_inst[4],
     _GEN[4]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]  _op_andMatrixOutputs_T_10 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     io_in_bits_inst[2],
     _GEN[1],
     io_in_bits_inst[4],
     _GEN[3],
     _GEN[4]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]  _GEN_7 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     io_in_bits_inst[5],
     _GEN[4],
     _GEN[10],
     _GEN[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _GEN_8 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     io_in_bits_inst[5],
     _GEN[11],
     _GEN[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]  _GEN_9 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     io_in_bits_inst[5],
     _GEN[4],
     _GEN[11],
     _GEN[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0] _GEN_10 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     io_in_bits_inst[4],
     io_in_bits_inst[5],
     _GEN[4],
     _GEN[10],
     _GEN[11],
     _GEN[12],
     _GEN[23],
     _GEN[24],
     _GEN[25],
     _GEN[26],
     _GEN[27],
     _GEN[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [13:0] _GEN_11 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     io_in_bits_inst[4],
     io_in_bits_inst[5],
     _GEN[4],
     _GEN[23],
     _GEN[24],
     _GEN[25],
     _GEN[26],
     _GEN[27],
     _GEN[28],
     _GEN[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0] _GEN_12 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     io_in_bits_inst[4],
     io_in_bits_inst[5],
     _GEN[4],
     _GEN[10],
     _GEN[11],
     _GEN[23],
     _GEN[24],
     _GEN[25],
     _GEN[26],
     _GEN[27],
     _GEN[28],
     _GEN[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _GEN_13 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     io_in_bits_inst[5],
     io_in_bits_inst[6],
     _GEN[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]  _GEN_14 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     io_in_bits_inst[5],
     io_in_bits_inst[6],
     _GEN[11],
     _GEN[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]  _GEN_15 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[1],
     _GEN[2],
     io_in_bits_inst[5],
     io_in_bits_inst[6],
     _GEN[10],
     _GEN[11],
     _GEN[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [9:0]  _GEN_16 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     io_in_bits_inst[2],
     _GEN[1],
     _GEN[2],
     io_in_bits_inst[5],
     io_in_bits_inst[6],
     _GEN[10],
     _GEN[11],
     _GEN[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]  _GEN_17 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     io_in_bits_inst[2],
     io_in_bits_inst[3],
     _GEN[2],
     io_in_bits_inst[5],
     io_in_bits_inst[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [31:0] _GEN_18 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     io_in_bits_inst[4],
     io_in_bits_inst[5],
     io_in_bits_inst[6],
     _GEN[5],
     _GEN[6],
     _GEN[7],
     _GEN[8],
     _GEN[9],
     _GEN[10],
     _GEN[11],
     _GEN[12],
     _GEN[13],
     _GEN[14],
     _GEN[15],
     _GEN[16],
     _GEN[17],
     _GEN[18],
     _GEN[19],
     _GEN[20],
     _GEN[21],
     _GEN[22],
     _GEN[23],
     _GEN[24],
     _GEN[25],
     _GEN[26],
     _GEN[27],
     _GEN[28],
     _GEN[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _GEN_19 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     io_in_bits_inst[4],
     io_in_bits_inst[5],
     io_in_bits_inst[6],
     io_in_bits_inst[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _GEN_20 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     io_in_bits_inst[4],
     _GEN[3],
     _GEN[4],
     io_in_bits_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _GEN_21 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     io_in_bits_inst[4],
     io_in_bits_inst[5],
     io_in_bits_inst[6],
     io_in_bits_inst[13]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [7:0]  _GEN_22 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     _GEN[2],
     io_in_bits_inst[5],
     io_in_bits_inst[6],
     io_in_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [14:0] _GEN_23 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     io_in_bits_inst[4],
     _GEN[4],
     io_in_bits_inst[12],
     _GEN[11],
     io_in_bits_inst[14],
     _GEN[23],
     _GEN[24],
     _GEN[25],
     _GEN[26],
     _GEN[27],
     _GEN[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [15:0] _GEN_24 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     io_in_bits_inst[4],
     _GEN[3],
     _GEN[4],
     io_in_bits_inst[12],
     _GEN[11],
     io_in_bits_inst[14],
     _GEN[23],
     _GEN[24],
     _GEN[25],
     _GEN[26],
     _GEN[27],
     _GEN[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]  _GEN_25 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     io_in_bits_inst[4],
     _GEN[3],
     _GEN[4],
     io_in_bits_inst[13],
     io_in_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [31:0] _GEN_26 =
    {io_in_bits_inst[0],
     io_in_bits_inst[1],
     _GEN[0],
     _GEN[1],
     io_in_bits_inst[4],
     io_in_bits_inst[5],
     io_in_bits_inst[6],
     _GEN[5],
     _GEN[6],
     _GEN[7],
     _GEN[8],
     _GEN[9],
     _GEN[10],
     _GEN[11],
     _GEN[12],
     _GEN[13],
     _GEN[14],
     _GEN[15],
     _GEN[16],
     _GEN[17],
     _GEN[18],
     io_in_bits_inst[21],
     _GEN[20],
     _GEN[21],
     _GEN[22],
     _GEN[23],
     _GEN[24],
     _GEN[25],
     io_in_bits_inst[28],
     io_in_bits_inst[29],
     _GEN[28],
     _GEN[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  op_orMatrixOutputs_hi_16 = {&_GEN_19, &_GEN_21};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  wire [1:0]  _op_orMatrixOutputs_T_61 = {&_GEN_18, &_GEN_26};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:19]
  reg  [31:0] casez_tmp;	// @[ssrc/cpu/idu/idu.scala:46:53]
  always_comb begin	// @[ssrc/cpu/idu/idu.scala:46:53]
    casez ({|{&_op_andMatrixOutputs_T_9, &_GEN_13, &_GEN_17, &_GEN_22},
            |{&_GEN_7,
              &_GEN_9,
              &_GEN_17,
              &{io_in_bits_inst[0],
                io_in_bits_inst[1],
                _GEN[0],
                _GEN[1],
                io_in_bits_inst[4],
                _GEN[3],
                _GEN[4],
                io_in_bits_inst[12],
                io_in_bits_inst[13],
                _GEN[12]}},
            |{&_GEN_0,
              &_GEN_2,
              &_GEN_5,
              &_GEN_6,
              &{io_in_bits_inst[0],
                io_in_bits_inst[1],
                _GEN[0],
                _GEN[1],
                io_in_bits_inst[4],
                _GEN[3],
                _GEN[4],
                _GEN[10]},
              &_op_andMatrixOutputs_T_9,
              &_GEN_16,
              &_GEN_24,
              &_GEN_25}})	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:40:21, :46:53]
      3'b000:
        casez_tmp = 32'h0;	// @[ssrc/cpu/idu/idu.scala:46:53]
      3'b001:
        casez_tmp = {{20{io_in_bits_inst[31]}}, io_in_bits_inst[31:20]};	// @[ssrc/cpu/idu/idu.scala:30:{21,26,46,68}, :46:53]
      3'b010:
        casez_tmp = {20'h0, io_in_bits_inst[31:20]};	// @[ssrc/cpu/idu/idu.scala:30:{26,68}, :31:21, :46:53]
      3'b011:
        casez_tmp =
          {{20{io_in_bits_inst[31]}}, io_in_bits_inst[31:25], io_in_bits_inst[11:7]};	// @[ssrc/cpu/idu/idu.scala:28:37, :30:46, :32:{21,26,68}, :46:53]
      3'b100:
        casez_tmp =
          {{20{io_in_bits_inst[31]}},
           io_in_bits_inst[7],
           io_in_bits_inst[30:25],
           io_in_bits_inst[11:8],
           1'h0};	// @[ssrc/cpu/idu/idu.scala:30:46, :33:{21,89,109,134}, :46:53]
      3'b101:
        casez_tmp = {io_in_bits_inst[31:12], 12'h0};	// @[ssrc/cpu/idu/idu.scala:34:{21,37}, :46:53]
      3'b110:
        casez_tmp =
          {{12{io_in_bits_inst[31]}},
           io_in_bits_inst[19:12],
           io_in_bits_inst[20],
           io_in_bits_inst[30:21],
           1'h0};	// @[ssrc/cpu/idu/idu.scala:30:46, :33:21, :35:{21,89,114,135}, :46:53]
      default:
        casez_tmp = 32'h0;	// @[ssrc/cpu/idu/idu.scala:46:53]
    endcase	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:40:21, :46:53]
  end // always_comb
  reg  [11:0] casez_tmp_0;	// @[ssrc/cpu/idu/idu.scala:56:55]
  always_comb begin	// @[ssrc/cpu/idu/idu.scala:56:55]
    casez ({|_op_orMatrixOutputs_T_61, |{&_GEN_19, &_GEN_21, &_GEN_26}})	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:55:26, :56:55]
      2'b00:
        casez_tmp_0 = 12'h0;	// @[ssrc/cpu/idu/idu.scala:34:21, :56:55]
      2'b01:
        casez_tmp_0 = io_in_bits_inst[31:20];	// @[ssrc/cpu/idu/idu.scala:30:68, :56:55]
      2'b10:
        casez_tmp_0 = 12'h305;	// @[ssrc/cpu/idu/idu.scala:56:55]
      default:
        casez_tmp_0 = 12'h341;	// @[ssrc/cpu/idu/idu.scala:56:55]
    endcase	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:55:26, :56:55]
  end // always_comb
  assign io_reg_raddr1_0 = io_in_bits_inst[19:15];	// @[ssrc/cpu/idu/idu.scala:67:58]
  reg  [11:0] casez_tmp_1;	// @[ssrc/cpu/idu/idu.scala:69:65]
  always_comb begin	// @[ssrc/cpu/idu/idu.scala:56:55]
    casez ({&_GEN_18, |{&_GEN_18, &_GEN_19, &_GEN_21}})	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:56:55, :64:26]
      2'b00:
        casez_tmp_1 = 12'h0;	// @[ssrc/cpu/idu/idu.scala:34:21, :56:55]
      2'b01:
        casez_tmp_1 = io_in_bits_inst[31:20];	// @[ssrc/cpu/idu/idu.scala:30:68, :56:55]
      2'b10:
        casez_tmp_1 = 12'h305;	// @[ssrc/cpu/idu/idu.scala:56:55]
      default:
        casez_tmp_1 = 12'h341;	// @[ssrc/cpu/idu/idu.scala:56:55]
    endcase	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:56:55, :64:26]
  end // always_comb
  assign io_out_valid = io_in_valid;	// @[ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_rs1 = io_reg_rdata1;	// @[ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_rs2 = io_reg_rdata2;	// @[ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_imm = casez_tmp;	// @[ssrc/cpu/idu/idu.scala:11:7, :46:53]
  assign io_out_bits_a_sel = |{&_op_andMatrixOutputs_T_10, &_GEN_13, &_GEN_17, &_GEN_22};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_b_sel =
    |{&_GEN_0,
      &_GEN_1,
      &_GEN_2,
      &_GEN_6,
      &_op_andMatrixOutputs_T_9,
      &_GEN_8,
      &_GEN_15,
      &_GEN_17,
      &_GEN_20,
      &_GEN_22,
      &_GEN_24};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_alu_sel =
    {{&_GEN_0,
      &_GEN_1,
      &_GEN_2,
      &_GEN_6,
      &_op_andMatrixOutputs_T_10,
      &_GEN_8,
      &_GEN_10,
      &{io_in_bits_inst[0],
        io_in_bits_inst[1],
        _GEN[0],
        _GEN[1],
        io_in_bits_inst[4],
        io_in_bits_inst[5],
        _GEN[4],
        _GEN[11],
        _GEN[23],
        _GEN[24],
        _GEN[25],
        _GEN[26],
        _GEN[27],
        _GEN[28],
        _GEN[29]},
      &_GEN_15,
      &_GEN_17,
      &{io_in_bits_inst[0],
        io_in_bits_inst[1],
        _GEN[0],
        _GEN[1],
        io_in_bits_inst[4],
        io_in_bits_inst[5],
        _GEN[4],
        io_in_bits_inst[14],
        _GEN[23],
        _GEN[24],
        _GEN[25],
        _GEN[26],
        _GEN[27],
        _GEN[28],
        _GEN[29]},
      &_GEN_22,
      &_GEN_23,
      &_GEN_25} == 14'h0,
     |{&{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         io_in_bits_inst[4],
         _GEN[3],
         _GEN[4],
         io_in_bits_inst[12],
         _GEN[11],
         _GEN[12]},
       &{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         io_in_bits_inst[4],
         io_in_bits_inst[5],
         _GEN[4],
         io_in_bits_inst[12],
         _GEN[11],
         _GEN[23],
         _GEN[24],
         _GEN[25],
         _GEN[26],
         _GEN[27],
         _GEN[28],
         _GEN[29]},
       &{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         io_in_bits_inst[4],
         _GEN[3],
         _GEN[4],
         _GEN[10],
         _GEN[11],
         io_in_bits_inst[14]},
       &{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         io_in_bits_inst[4],
         io_in_bits_inst[5],
         _GEN[4],
         _GEN[11],
         io_in_bits_inst[14],
         _GEN[23],
         _GEN[24],
         _GEN[25],
         _GEN[26],
         _GEN[27],
         _GEN[28],
         _GEN[29]},
       &_GEN_23},
     {&_GEN_0,
      &_GEN_1,
      &_GEN_2,
      &{io_in_bits_inst[0],
        io_in_bits_inst[1],
        _GEN[0],
        _GEN[1],
        io_in_bits_inst[4],
        _GEN[3],
        _GEN[4],
        _GEN[12]},
      &_op_andMatrixOutputs_T_10,
      &_GEN_8,
      &_GEN_10,
      &_GEN_12,
      &{io_in_bits_inst[0],
        io_in_bits_inst[1],
        _GEN[0],
        _GEN[1],
        io_in_bits_inst[4],
        io_in_bits_inst[5],
        _GEN[4],
        _GEN[12],
        _GEN[23],
        _GEN[24],
        _GEN[25],
        _GEN[26],
        _GEN[27],
        _GEN[28],
        _GEN[29]},
      &_GEN_15,
      &_GEN_17,
      &_GEN_22} == 12'h0,
     {&_GEN_0,
      &_GEN_1,
      &_GEN_2,
      &_GEN_3,
      &_op_andMatrixOutputs_T_9,
      &_GEN_8,
      &_GEN_12,
      &{io_in_bits_inst[0],
        io_in_bits_inst[1],
        _GEN[0],
        _GEN[1],
        io_in_bits_inst[4],
        io_in_bits_inst[5],
        _GEN[4],
        _GEN[10],
        _GEN[12],
        _GEN[23],
        _GEN[24],
        _GEN[25],
        _GEN[26],
        _GEN[27],
        _GEN[28],
        _GEN[29]},
      &_GEN_15,
      &_GEN_17,
      &_GEN_22,
      &{io_in_bits_inst[0],
        io_in_bits_inst[1],
        _GEN[0],
        _GEN[1],
        io_in_bits_inst[4],
        _GEN[4],
        io_in_bits_inst[12],
        _GEN[11],
        io_in_bits_inst[14],
        _GEN[23],
        _GEN[24],
        _GEN[25],
        _GEN[26],
        _GEN[27],
        _GEN[28],
        _GEN[29]},
      &{io_in_bits_inst[0],
        io_in_bits_inst[1],
        _GEN[0],
        _GEN[1],
        io_in_bits_inst[4],
        io_in_bits_inst[5],
        _GEN[4],
        io_in_bits_inst[12],
        io_in_bits_inst[14],
        _GEN[23],
        _GEN[24],
        _GEN[25],
        _GEN[26],
        _GEN[27],
        _GEN[28],
        _GEN[29]},
      &{io_in_bits_inst[0],
        io_in_bits_inst[1],
        _GEN[0],
        _GEN[1],
        io_in_bits_inst[4],
        _GEN[3],
        _GEN[4],
        io_in_bits_inst[12],
        io_in_bits_inst[13],
        io_in_bits_inst[14]},
      &_GEN_26} == 15'h0};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7, :34:21, :41:30]
  assign io_out_bits_cmp_sel =
    {{&_GEN_14,
      &{io_in_bits_inst[0],
        io_in_bits_inst[1],
        _GEN[0],
        _GEN[1],
        _GEN[2],
        io_in_bits_inst[5],
        io_in_bits_inst[6],
        io_in_bits_inst[12],
        io_in_bits_inst[14]}} == 2'h0,
     {&_GEN_14,
      &{io_in_bits_inst[0],
        io_in_bits_inst[1],
        _GEN[0],
        _GEN[1],
        _GEN[2],
        io_in_bits_inst[5],
        io_in_bits_inst[6],
        _GEN[10],
        io_in_bits_inst[14]}} == 2'h0,
     |{&_GEN_16,
       &_GEN_17,
       &_GEN_18,
       &{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         _GEN[2],
         io_in_bits_inst[5],
         io_in_bits_inst[6],
         io_in_bits_inst[12],
         _GEN[11],
         _GEN[12]},
       &{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         _GEN[2],
         io_in_bits_inst[5],
         io_in_bits_inst[6],
         io_in_bits_inst[13],
         io_in_bits_inst[14]},
       &_GEN_26}};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7, :44:30]
  assign io_out_bits_is_jmp =
    |{&_GEN_13, &_GEN_15, &_GEN_17, &_GEN_18, &_GEN_22, &_GEN_26};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_csr_rdata = io_csr_rdata;	// @[ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_pc = io_in_bits_pc;	// @[ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_mem_wen = (|{&_GEN_7, &_GEN_9}) & io_in_valid;	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7, :79:50]
  assign io_out_bits_mem_ren = |{&_GEN_0, &_GEN_4};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_mem_type =
    {{&_GEN_0, &_GEN_5} == 2'h0,
     |{&{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         _GEN[2],
         _GEN[3],
         _GEN[4],
         io_in_bits_inst[12],
         _GEN[11]},
       &{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         _GEN[2],
         _GEN[4],
         io_in_bits_inst[12],
         _GEN[11],
         _GEN[12]}},
     {&_GEN_2, &_GEN_5} == 2'h0};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7, :78:30]
  assign io_out_bits_rd = io_in_bits_inst[11:7];	// @[ssrc/cpu/idu/idu.scala:11:7, :28:37]
  assign io_out_bits_reg_wen =
    (|{&_GEN_0,
       &_GEN_1,
       &_GEN_3,
       &_GEN_6,
       &_op_andMatrixOutputs_T_9,
       &_GEN_10,
       &_GEN_11,
       &_GEN_16,
       &_GEN_17,
       &_GEN_19,
       &_GEN_20,
       &_GEN_21,
       &_GEN_23}) & io_in_valid;	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7, :83:50]
  assign io_out_bits_reg_ws =
    {|op_orMatrixOutputs_hi_16,
     |{&_GEN_0, &_GEN_4, &_GEN_16, &_GEN_17},
     |{&_GEN_0,
       &_GEN_1,
       &_GEN_3,
       &_GEN_6,
       &_op_andMatrixOutputs_T_9,
       &_GEN_10,
       &_GEN_11,
       &_GEN_20,
       &_GEN_23}};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7, :82:30]
  assign io_out_bits_csr_waddr1 = casez_tmp_1;	// @[ssrc/cpu/idu/idu.scala:11:7, :69:65]
  assign io_out_bits_csr_wen1 =
    (|op_orMatrixOutputs_hi_16) & (|io_reg_raddr1_0) | (&_GEN_18);	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7, :65:{45,64,74}, :67:58]
  assign io_out_bits_csr_wen2 = {31'h0, &_GEN_18};	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, ssrc/cpu/idu/idu.scala:11:7, :66:25]
  assign io_out_bits_csr_wd_sel = &_GEN_18;	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_csr_ws =
    {&{io_in_bits_inst[0],
       io_in_bits_inst[1],
       _GEN[0],
       _GEN[1],
       io_in_bits_inst[4],
       io_in_bits_inst[5],
       io_in_bits_inst[6],
       io_in_bits_inst[13],
       io_in_bits_inst[14]},
     |{&{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         io_in_bits_inst[4],
         io_in_bits_inst[5],
         io_in_bits_inst[6],
         io_in_bits_inst[12],
         io_in_bits_inst[13],
         _GEN[12]},
       &{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         io_in_bits_inst[4],
         io_in_bits_inst[5],
         io_in_bits_inst[6],
         io_in_bits_inst[12],
         _GEN[11],
         io_in_bits_inst[14]}},
     |{&{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         io_in_bits_inst[4],
         io_in_bits_inst[5],
         io_in_bits_inst[6],
         _GEN[10],
         io_in_bits_inst[13],
         _GEN[12]},
       &{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         io_in_bits_inst[4],
         io_in_bits_inst[5],
         io_in_bits_inst[6],
         io_in_bits_inst[12],
         io_in_bits_inst[14]}}};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7, :68:30]
  assign io_out_bits_csr_imm = {27'h0, io_reg_raddr1_0};	// @[ssrc/cpu/idu/idu.scala:11:7, :67:{31,58}]
  assign io_out_bits_snpc = io_in_bits_snpc;	// @[ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_dnpc_sel = |_op_orMatrixOutputs_T_61;	// @[src/main/scala/chisel3/util/pla.scala:114:{19,36}, ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_is_brk =
    &{io_in_bits_inst[0],
      io_in_bits_inst[1],
      _GEN[0],
      _GEN[1],
      io_in_bits_inst[4],
      io_in_bits_inst[5],
      io_in_bits_inst[6],
      _GEN[5],
      _GEN[6],
      _GEN[7],
      _GEN[8],
      _GEN[9],
      _GEN[10],
      _GEN[11],
      _GEN[12],
      _GEN[13],
      _GEN[14],
      _GEN[15],
      _GEN[16],
      _GEN[17],
      io_in_bits_inst[20],
      _GEN[19],
      _GEN[20],
      _GEN[21],
      _GEN[22],
      _GEN[23],
      _GEN[24],
      _GEN[25],
      _GEN[26],
      _GEN[27],
      _GEN[28],
      _GEN[29]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, ssrc/cpu/idu/idu.scala:11:7]
  assign io_out_bits_is_ivd =
    ~reset
    & {&_GEN_0,
       &_GEN_1,
       &_GEN_2,
       &_GEN_5,
       &_GEN_6,
       &_op_andMatrixOutputs_T_9,
       &_GEN_10,
       &_GEN_11,
       &_GEN_15,
       &_GEN_17,
       &{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         io_in_bits_inst[4],
         io_in_bits_inst[5],
         io_in_bits_inst[6],
         _GEN[5],
         _GEN[6],
         _GEN[7],
         _GEN[8],
         _GEN[9],
         _GEN[10],
         _GEN[11],
         _GEN[12],
         _GEN[13],
         _GEN[14],
         _GEN[15],
         _GEN[16],
         _GEN[17],
         _GEN[19],
         _GEN[20],
         _GEN[21],
         _GEN[22],
         _GEN[23],
         _GEN[24],
         _GEN[25],
         _GEN[26],
         _GEN[27],
         _GEN[28],
         _GEN[29]},
       &{io_in_bits_inst[0],
         io_in_bits_inst[1],
         _GEN[0],
         _GEN[1],
         io_in_bits_inst[5],
         io_in_bits_inst[6],
         io_in_bits_inst[12],
         _GEN[11]},
       &_GEN_20,
       &_GEN_21,
       &_GEN_22,
       &_GEN_23,
       &_GEN_26} == 17'h0;	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}, ssrc/cpu/idu/idu.scala:11:7, :92:29]
  assign io_reg_raddr1 = io_reg_raddr1_0;	// @[ssrc/cpu/idu/idu.scala:11:7, :67:58]
  assign io_reg_raddr2 = (&_GEN_18) ? 5'hF : io_in_bits_inst[24:20];	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}, ssrc/cpu/idu/idu.scala:11:7, :90:{24,61}]
  assign io_csr_raddr = casez_tmp_0;	// @[ssrc/cpu/idu/idu.scala:11:7, :56:55]
endmodule

module Cmp(	// @[ssrc/cpu/exu/cmp.scala:11:7]
  input  [2:0]  io_sel,	// @[ssrc/cpu/exu/cmp.scala:12:16]
  input  [31:0] io_a,	// @[ssrc/cpu/exu/cmp.scala:12:16]
                io_b,	// @[ssrc/cpu/exu/cmp.scala:12:16]
  output        io_res	// @[ssrc/cpu/exu/cmp.scala:12:16]
);

  wire cmp_lt = $signed(io_a) < $signed(io_b);	// @[ssrc/cpu/exu/cmp.scala:23:28]
  wire cmp_ltu = io_a < io_b;	// @[ssrc/cpu/exu/cmp.scala:25:24]
  assign io_res =
    (&io_sel) | io_sel != 3'h6
    & (io_sel == 3'h3
         ? ~cmp_ltu
         : io_sel == 3'h2
             ? ~cmp_lt
             : io_sel == 3'h5
                 ? cmp_ltu
                 : io_sel == 3'h4 ? cmp_lt : io_sel == 3'h1 ^ io_a == io_b);	// @[ssrc/cpu/exu/cmp.scala:11:7, :21:24, :23:28, :24:19, :25:24, :26:19, :28:37]
endmodule

module Alu(	// @[ssrc/cpu/exu/alu.scala:12:7]
  input  [31:0] io_a,	// @[ssrc/cpu/exu/alu.scala:13:16]
                io_b,	// @[ssrc/cpu/exu/alu.scala:13:16]
  input  [3:0]  io_sel,	// @[ssrc/cpu/exu/alu.scala:13:16]
  output [31:0] io_result	// @[ssrc/cpu/exu/alu.scala:13:16]
);

  reg  [31:0] casez_tmp;	// @[ssrc/cpu/exu/alu.scala:37:46]
  wire [31:0] _GEN = {27'h0, io_b[4:0]};	// @[ssrc/cpu/exu/alu.scala:21:21, :30:37]
  wire [62:0] resultSeq_5_2 = {31'h0, io_a} << io_b[4:0];	// @[ssrc/cpu/exu/alu.scala:21:21, :29:37]
  always_comb begin	// @[ssrc/cpu/exu/alu.scala:37:46]
    casez (io_sel)	// @[ssrc/cpu/exu/alu.scala:37:46]
      4'b0000:
        casez_tmp = io_a + io_b;	// @[ssrc/cpu/exu/alu.scala:24:37, :37:46]
      4'b0001:
        casez_tmp = io_a - io_b;	// @[ssrc/cpu/exu/alu.scala:25:37, :37:46]
      4'b0010:
        casez_tmp = io_a & io_b;	// @[ssrc/cpu/exu/alu.scala:26:37, :37:46]
      4'b0011:
        casez_tmp = io_a | io_b;	// @[ssrc/cpu/exu/alu.scala:27:37, :37:46]
      4'b0100:
        casez_tmp = io_a ^ io_b;	// @[ssrc/cpu/exu/alu.scala:28:37, :37:46]
      4'b0101:
        casez_tmp = resultSeq_5_2[31:0];	// @[ssrc/cpu/exu/alu.scala:29:37, :37:46]
      4'b0110:
        casez_tmp = io_a >> _GEN;	// @[ssrc/cpu/exu/alu.scala:30:37, :37:46]
      4'b0111:
        casez_tmp = $signed($signed(io_a) >>> _GEN);	// @[ssrc/cpu/exu/alu.scala:30:37, :31:42, :37:46]
      4'b1000:
        casez_tmp = {31'h0, $signed(io_a) < $signed(io_b)};	// @[ssrc/cpu/exu/alu.scala:29:37, :32:41, :37:46]
      4'b1001:
        casez_tmp = {31'h0, io_a < io_b};	// @[ssrc/cpu/exu/alu.scala:29:37, :33:37, :37:46]
      4'b1010:
        casez_tmp = io_b;	// @[ssrc/cpu/exu/alu.scala:37:46]
      4'b1011:
        casez_tmp = 32'h0;	// @[ssrc/cpu/exu/alu.scala:37:46]
      4'b1100:
        casez_tmp = 32'h0;	// @[ssrc/cpu/exu/alu.scala:37:46]
      4'b1101:
        casez_tmp = 32'h0;	// @[ssrc/cpu/exu/alu.scala:37:46]
      4'b1110:
        casez_tmp = 32'h0;	// @[ssrc/cpu/exu/alu.scala:37:46]
      default:
        casez_tmp = 32'h0;	// @[ssrc/cpu/exu/alu.scala:37:46]
    endcase	// @[ssrc/cpu/exu/alu.scala:37:46]
  end // always_comb
  assign io_result = casez_tmp;	// @[ssrc/cpu/exu/alu.scala:12:7, :37:46]
endmodule

module EXU(	// @[ssrc/cpu/exu/exu.scala:10:7]
  input         io_in_valid,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input  [31:0] io_in_bits_rs1,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_in_bits_rs2,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_in_bits_imm,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input         io_in_bits_a_sel,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_in_bits_b_sel,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input  [3:0]  io_in_bits_alu_sel,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input  [2:0]  io_in_bits_cmp_sel,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input         io_in_bits_is_jmp,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input  [31:0] io_in_bits_csr_rdata,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_in_bits_pc,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input         io_in_bits_mem_wen,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_in_bits_mem_ren,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input  [2:0]  io_in_bits_mem_type,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input  [4:0]  io_in_bits_rd,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input         io_in_bits_reg_wen,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input  [2:0]  io_in_bits_reg_ws,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input  [11:0] io_in_bits_csr_waddr1,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input         io_in_bits_csr_wen1,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input  [31:0] io_in_bits_csr_wen2,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input         io_in_bits_csr_wd_sel,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input  [2:0]  io_in_bits_csr_ws,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input  [31:0] io_in_bits_csr_imm,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_in_bits_snpc,	// @[ssrc/cpu/exu/exu.scala:11:16]
  input         io_in_bits_dnpc_sel,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_in_bits_is_brk,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_in_bits_is_ivd,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output        io_out_valid,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_out_bits_pc_sel,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output [31:0] io_out_bits_exu_result,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_out_bits_csr_wdata1,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_out_bits_csr_wdata2,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output        io_out_bits_mem_wen,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_out_bits_mem_ren,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output [2:0]  io_out_bits_mem_type,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output [4:0]  io_out_bits_rd,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output [31:0] io_out_bits_rs2,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output        io_out_bits_reg_wen,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output [2:0]  io_out_bits_reg_ws,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output [11:0] io_out_bits_csr_waddr1,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output        io_out_bits_csr_wen1,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output [31:0] io_out_bits_csr_wen2,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output        io_out_bits_csr_wd_sel,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output [31:0] io_out_bits_csr_rdata,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_out_bits_snpc,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_out_bits_pc,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_out_bits_dnpc,	// @[ssrc/cpu/exu/exu.scala:11:16]
  output        io_out_bits_is_brk,	// @[ssrc/cpu/exu/exu.scala:11:16]
                io_out_bits_is_ivd	// @[ssrc/cpu/exu/exu.scala:11:16]
);

  wire [31:0] _alu_io_result;	// @[ssrc/cpu/exu/exu.scala:22:21]
  wire        _cmp_io_res;	// @[ssrc/cpu/exu/exu.scala:17:21]
  reg  [31:0] casez_tmp;	// @[ssrc/cpu/exu/exu.scala:31:70]
  always_comb begin	// @[ssrc/cpu/exu/exu.scala:31:70]
    casez (io_in_bits_csr_ws)	// @[ssrc/cpu/exu/exu.scala:31:70]
      3'b000:
        casez_tmp = io_in_bits_rs1;	// @[ssrc/cpu/exu/exu.scala:31:70]
      3'b001:
        casez_tmp = io_in_bits_csr_rdata | io_in_bits_rs1;	// @[ssrc/cpu/exu/exu.scala:31:70, :33:50]
      3'b010:
        casez_tmp = io_in_bits_csr_rdata & ~io_in_bits_rs1;	// @[ssrc/cpu/exu/exu.scala:31:70, :34:{50,53}]
      3'b011:
        casez_tmp = io_in_bits_csr_imm;	// @[ssrc/cpu/exu/exu.scala:31:70]
      3'b100:
        casez_tmp = io_in_bits_csr_rdata | io_in_bits_csr_imm;	// @[ssrc/cpu/exu/exu.scala:31:70, :36:50]
      3'b101:
        casez_tmp = io_in_bits_csr_rdata & ~io_in_bits_csr_imm;	// @[ssrc/cpu/exu/exu.scala:31:70, :37:{50,53}]
      3'b110:
        casez_tmp = 32'h0;	// @[ssrc/cpu/exu/exu.scala:31:70]
      default:
        casez_tmp = 32'h0;	// @[ssrc/cpu/exu/exu.scala:31:70]
    endcase	// @[ssrc/cpu/exu/exu.scala:31:70]
  end // always_comb
  Cmp cmp (	// @[ssrc/cpu/exu/exu.scala:17:21]
    .io_sel (io_in_bits_cmp_sel),
    .io_a   (io_in_bits_rs1),
    .io_b   (io_in_bits_rs2),
    .io_res (_cmp_io_res)
  );
  Alu alu (	// @[ssrc/cpu/exu/exu.scala:22:21]
    .io_a      (io_in_bits_a_sel ? io_in_bits_pc : io_in_bits_rs1),	// @[ssrc/cpu/exu/exu.scala:23:23]
    .io_b      (io_in_bits_b_sel ? io_in_bits_imm : io_in_bits_rs2),	// @[ssrc/cpu/exu/exu.scala:24:23]
    .io_sel    (io_in_bits_alu_sel),
    .io_result (_alu_io_result)
  );
  assign io_out_valid = io_in_valid;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_pc_sel = io_in_bits_is_jmp & _cmp_io_res;	// @[ssrc/cpu/exu/exu.scala:10:7, :17:21, :27:45]
  assign io_out_bits_exu_result = _alu_io_result;	// @[ssrc/cpu/exu/exu.scala:10:7, :22:21]
  assign io_out_bits_csr_wdata1 = casez_tmp;	// @[ssrc/cpu/exu/exu.scala:10:7, :31:70]
  assign io_out_bits_csr_wdata2 = io_in_bits_rs2;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_mem_wen = io_in_bits_mem_wen;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_mem_ren = io_in_bits_mem_ren;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_mem_type = io_in_bits_mem_type;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_rd = io_in_bits_rd;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_rs2 = io_in_bits_rs2;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_reg_wen = io_in_bits_reg_wen;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_reg_ws = io_in_bits_reg_ws;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_csr_waddr1 = io_in_bits_csr_waddr1;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_csr_wen1 = io_in_bits_csr_wen1;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_csr_wen2 = io_in_bits_csr_wen2;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_csr_wd_sel = io_in_bits_csr_wd_sel;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_csr_rdata = io_in_bits_csr_rdata;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_snpc = io_in_bits_snpc;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_pc = io_in_bits_pc;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_dnpc = io_in_bits_dnpc_sel ? io_in_bits_csr_rdata : _alu_io_result;	// @[ssrc/cpu/exu/exu.scala:10:7, :22:21, :64:28]
  assign io_out_bits_is_brk = io_in_bits_is_brk;	// @[ssrc/cpu/exu/exu.scala:10:7]
  assign io_out_bits_is_ivd = io_in_bits_is_ivd;	// @[ssrc/cpu/exu/exu.scala:10:7]
endmodule

module LSU(	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  input         clock,	// @[ssrc/cpu/lsu/lsu.scala:16:7]
                reset,	// @[ssrc/cpu/lsu/lsu.scala:16:7]
                io_in_valid,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_in_bits_pc_sel,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input  [31:0] io_in_bits_exu_result,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_in_bits_csr_wdata1,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_in_bits_csr_wdata2,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input         io_in_bits_mem_wen,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_in_bits_mem_ren,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input  [2:0]  io_in_bits_mem_type,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input  [4:0]  io_in_bits_rd,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input  [31:0] io_in_bits_rs2,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input         io_in_bits_reg_wen,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input  [2:0]  io_in_bits_reg_ws,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input  [11:0] io_in_bits_csr_waddr1,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input         io_in_bits_csr_wen1,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input  [31:0] io_in_bits_csr_wen2,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input         io_in_bits_csr_wd_sel,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input  [31:0] io_in_bits_csr_rdata,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_in_bits_snpc,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_in_bits_pc,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_in_bits_dnpc,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input         io_in_bits_is_brk,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_in_bits_is_ivd,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output        io_out_valid,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [31:0] io_out_bits_mem_rdata,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output        io_out_bits_pc_sel,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [31:0] io_out_bits_exu_result,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [4:0]  io_out_bits_rd,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output        io_out_bits_reg_wen,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [2:0]  io_out_bits_reg_ws,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [11:0] io_out_bits_csr_waddr1,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [31:0] io_out_bits_csr_wdata1,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_out_bits_csr_wdata2,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output        io_out_bits_csr_wen1,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [31:0] io_out_bits_csr_wen2,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output        io_out_bits_csr_wd_sel,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [31:0] io_out_bits_csr_rdata,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_out_bits_snpc,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_out_bits_pc,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_out_bits_dnpc,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output        io_out_bits_is_brk,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_out_bits_is_ivd,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input         io_mem_awready,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output        io_mem_awvalid,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [31:0] io_mem_awaddr,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [2:0]  io_mem_awsize,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input         io_mem_wready,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output        io_mem_wvalid,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [31:0] io_mem_wdata,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [3:0]  io_mem_wstrb,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output        io_mem_bready,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input         io_mem_bvalid,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
                io_mem_arready,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output        io_mem_arvalid,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [31:0] io_mem_araddr,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output [2:0]  io_mem_arsize,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  output        io_mem_rready,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input         io_mem_rvalid,	// @[ssrc/cpu/lsu/lsu.scala:17:16]
  input  [31:0] io_mem_rdata	// @[ssrc/cpu/lsu/lsu.scala:17:16]
);

  wire        _mem_rdata_T_56 = io_in_bits_exu_result[1:0] == 2'h2;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :24:24, :28:96]
  wire        _mem_rdata_T_54 = io_in_bits_exu_result[1:0] == 2'h0;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :24:24, :34:96]
  wire [3:0]  wmask =
    ~(|io_in_bits_mem_type) | io_in_bits_mem_type == 3'h1
      ? ((&(io_in_bits_exu_result[1:0]))
           ? 4'h8
           : {1'h0,
              _mem_rdata_T_56
                ? 3'h4
                : {1'h0, io_in_bits_exu_result[1:0] == 2'h1 ? 2'h2 : 2'h1}})
      : io_in_bits_mem_type == 3'h2 | io_in_bits_mem_type == 3'h3
          ? (_mem_rdata_T_56 ? 4'hC : {2'h0, {2{_mem_rdata_T_54}}})
          : {4{io_in_bits_mem_type == 3'h4}};	// @[src/main/scala/chisel3/util/Mux.scala:126:16, ssrc/cpu/lsu/lsu.scala:16:7, :24:24, :28:{19,38,50,96}, :34:{19,38,50,96}, :38:19]
  wire        _mem_rdata_T_60 = io_in_bits_mem_type == 3'h2;	// @[ssrc/cpu/lsu/lsu.scala:34:19, :53:37]
  wire        _mem_rdata_T_64 = io_in_bits_mem_type == 3'h3;	// @[ssrc/cpu/lsu/lsu.scala:34:50, :53:37]
  wire        _mem_rdata_T_66 = io_in_bits_mem_type == 3'h4;	// @[ssrc/cpu/lsu/lsu.scala:28:96, :53:37]
  wire [2:0]  size =
    {1'h0, _mem_rdata_T_66 ? 2'h2 : {1'h0, _mem_rdata_T_64 | _mem_rdata_T_60}};	// @[ssrc/cpu/lsu/lsu.scala:16:7, :53:{10,37}]
  reg  [1:0]  state;	// @[ssrc/cpu/lsu/lsu.scala:62:24]
  wire        io_out_valid_0 = state == 2'h2;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24, :101:27]
  wire        w_valid = io_in_valid & io_in_bits_mem_wen & ~(|state);	// @[ssrc/cpu/lsu/lsu.scala:62:24, :89:41, :108:{27,36}]
  wire        io_mem_bready_0 = state == 2'h1;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24, :115:28]
  wire        mem_ren = io_in_valid & io_in_bits_mem_ren;	// @[ssrc/cpu/lsu/lsu.scala:117:31]
  reg  [31:0] mem_rdata;	// @[ssrc/cpu/lsu/lsu.scala:123:28]
  reg  [31:0] casez_tmp;	// @[ssrc/cpu/lsu/lsu.scala:127:54]
  always_comb begin	// @[ssrc/cpu/lsu/lsu.scala:28:96, :127:54]
    casez (io_in_bits_exu_result[1:0])	// @[ssrc/cpu/lsu/lsu.scala:24:24, :28:96, :127:54]
      2'b00:
        casez_tmp = {{24{io_mem_rdata[7]}}, io_mem_rdata[7:0]};	// @[ssrc/cpu/lsu/lsu.scala:28:96, :127:54, :128:{27,32,49,68}]
      2'b01:
        casez_tmp = {{24{io_mem_rdata[15]}}, io_mem_rdata[15:8]};	// @[ssrc/cpu/lsu/lsu.scala:28:96, :127:54, :129:{27,32,49,68}]
      2'b10:
        casez_tmp = {{24{io_mem_rdata[23]}}, io_mem_rdata[23:16]};	// @[ssrc/cpu/lsu/lsu.scala:28:96, :127:54, :130:{27,32,49,68}]
      default:
        casez_tmp = {{24{io_mem_rdata[31]}}, io_mem_rdata[31:24]};	// @[ssrc/cpu/lsu/lsu.scala:28:96, :127:54, :131:{27,32,49,68}]
    endcase	// @[ssrc/cpu/lsu/lsu.scala:24:24, :28:96, :127:54]
  end // always_comb
  reg  [7:0]  casez_tmp_0;	// @[ssrc/cpu/lsu/lsu.scala:137:54, :138:27, :139:27, :140:27, :141:27]
  always_comb begin	// @[ssrc/cpu/lsu/lsu.scala:28:96, :137:54, :138:27, :139:27, :140:27, :141:27]
    casez (io_in_bits_exu_result[1:0])	// @[ssrc/cpu/lsu/lsu.scala:24:24, :28:96, :137:54, :138:27, :139:27, :140:27, :141:27]
      2'b00:
        casez_tmp_0 = io_mem_rdata[7:0];	// @[ssrc/cpu/lsu/lsu.scala:28:96, :128:68, :137:54, :138:27, :139:27, :140:27, :141:27]
      2'b01:
        casez_tmp_0 = io_mem_rdata[15:8];	// @[ssrc/cpu/lsu/lsu.scala:28:96, :129:68, :137:54, :138:27, :139:27, :140:27, :141:27]
      2'b10:
        casez_tmp_0 = io_mem_rdata[23:16];	// @[ssrc/cpu/lsu/lsu.scala:28:96, :130:68, :137:54, :138:27, :139:27, :140:27, :141:27]
      default:
        casez_tmp_0 = io_mem_rdata[31:24];	// @[ssrc/cpu/lsu/lsu.scala:28:96, :131:68, :137:54, :138:27, :139:27, :140:27, :141:27]
    endcase	// @[ssrc/cpu/lsu/lsu.scala:24:24, :28:96, :137:54, :138:27, :139:27, :140:27, :141:27]
  end // always_comb
  wire        _state_T_13 = state == 2'h1;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24, :89:41]
  wire        _state_T_15 = state == 2'h2;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24, :89:41]
  always @(posedge clock) begin	// @[ssrc/cpu/lsu/lsu.scala:16:7]
    if (reset) begin	// @[ssrc/cpu/lsu/lsu.scala:16:7]
      state <= 2'h0;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24]
      mem_rdata <= 32'h0;	// @[ssrc/cpu/lsu/lsu.scala:123:28]
    end
    else begin	// @[ssrc/cpu/lsu/lsu.scala:16:7]
      if (io_in_valid) begin	// @[ssrc/cpu/lsu/lsu.scala:17:16]
        if (io_in_bits_mem_ren) begin	// @[ssrc/cpu/lsu/lsu.scala:17:16]
          if (_state_T_15)	// @[ssrc/cpu/lsu/lsu.scala:89:41]
            state <= 2'h0;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24]
          else if (_state_T_13)	// @[ssrc/cpu/lsu/lsu.scala:89:41]
            state <= io_mem_rvalid ? 2'h2 : 2'h1;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24, :91:34]
          else	// @[ssrc/cpu/lsu/lsu.scala:89:41]
            state <= {1'h0, ~(|state) & io_mem_arready};	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24, :89:41, :90:35]
        end
        else if (io_in_bits_mem_wen) begin	// @[ssrc/cpu/lsu/lsu.scala:17:16]
          if (_state_T_15)	// @[ssrc/cpu/lsu/lsu.scala:89:41]
            state <= 2'h0;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24]
          else if (_state_T_13)	// @[ssrc/cpu/lsu/lsu.scala:89:41]
            state <= io_mem_bvalid ? 2'h2 : 2'h1;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24, :98:39]
          else if (|state)	// @[ssrc/cpu/lsu/lsu.scala:62:24, :89:41]
            state <= 2'h2;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24]
          else	// @[ssrc/cpu/lsu/lsu.scala:89:41]
            state <= {1'h0, io_mem_awready & io_mem_wready};	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24, :97:{39,55}]
        end
        else	// @[ssrc/cpu/lsu/lsu.scala:17:16]
          state <= {~io_out_valid_0, 1'h0};	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24, :101:{20,27}]
      end
      else	// @[ssrc/cpu/lsu/lsu.scala:17:16]
        state <= 2'h0;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24]
      if (io_mem_bready_0 & mem_ren)	// @[ssrc/cpu/lsu/lsu.scala:115:28, :117:31, :125:30]
        mem_rdata <=
          _mem_rdata_T_66
            ? io_mem_rdata
            : _mem_rdata_T_64
                ? (_mem_rdata_T_56
                     ? {16'h0, io_mem_rdata[31:16]}
                     : _mem_rdata_T_54 ? {16'h0, io_mem_rdata[15:0]} : 32'h0)
                : io_in_bits_mem_type == 3'h1
                    ? {24'h0, casez_tmp_0}
                    : _mem_rdata_T_60
                        ? (_mem_rdata_T_56
                             ? {{16{io_mem_rdata[31]}}, io_mem_rdata[31:16]}
                             : _mem_rdata_T_54
                                 ? {{16{io_mem_rdata[15]}}, io_mem_rdata[15:0]}
                                 : 32'h0)
                        : (|io_in_bits_mem_type) ? 32'h0 : casez_tmp;	// @[ssrc/cpu/lsu/lsu.scala:28:{19,50,96}, :34:96, :43:24, :44:24, :53:37, :123:28, :126:33, :127:54, :129:49, :131:49, :133:54, :134:{27,32,68}, :135:{27,32,68}, :137:54, :138:27, :139:27, :140:27, :141:27, :143:54, :144:27, :145:27]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[ssrc/cpu/lsu/lsu.scala:16:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[ssrc/cpu/lsu/lsu.scala:16:7]
      `FIRRTL_BEFORE_INITIAL	// @[ssrc/cpu/lsu/lsu.scala:16:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[ssrc/cpu/lsu/lsu.scala:16:7]
    initial begin	// @[ssrc/cpu/lsu/lsu.scala:16:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[ssrc/cpu/lsu/lsu.scala:16:7]
        `INIT_RANDOM_PROLOG_	// @[ssrc/cpu/lsu/lsu.scala:16:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[ssrc/cpu/lsu/lsu.scala:16:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
        end	// @[ssrc/cpu/lsu/lsu.scala:16:7]
        state = _RANDOM[1'h0][1:0];	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24]
        mem_rdata = {_RANDOM[1'h0][31:2], _RANDOM[1'h1][1:0]};	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24, :123:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[ssrc/cpu/lsu/lsu.scala:16:7]
      `FIRRTL_AFTER_INITIAL	// @[ssrc/cpu/lsu/lsu.scala:16:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_valid = io_out_valid_0;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :101:27]
  assign io_out_bits_mem_rdata = mem_rdata;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :123:28]
  assign io_out_bits_pc_sel = io_in_bits_pc_sel;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_exu_result = io_in_bits_exu_result;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_rd = io_in_bits_rd;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_reg_wen = io_in_bits_reg_wen;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_reg_ws = io_in_bits_reg_ws;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_csr_waddr1 = io_in_bits_csr_waddr1;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_csr_wdata1 = io_in_bits_csr_wdata1;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_csr_wdata2 = io_in_bits_csr_wdata2;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_csr_wen1 = io_in_bits_csr_wen1;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_csr_wen2 = io_in_bits_csr_wen2;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_csr_wd_sel = io_in_bits_csr_wd_sel;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_csr_rdata = io_in_bits_csr_rdata;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_snpc = io_in_bits_snpc;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_pc = io_in_bits_pc;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_dnpc = io_in_bits_dnpc;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_is_brk = io_in_bits_is_brk;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_out_bits_is_ivd = io_in_bits_is_ivd;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_mem_awvalid = w_valid;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :108:27]
  assign io_mem_awaddr = io_in_bits_exu_result;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_mem_awsize = size;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :53:10]
  assign io_mem_wvalid = w_valid;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :108:27]
  assign io_mem_wdata =
    (&wmask)
      ? io_in_bits_rs2
      : wmask == 4'hC
          ? {io_in_bits_rs2[15:0], 16'h0}
          : wmask == 4'h3
              ? {16'h0, io_in_bits_rs2[15:0]}
              : wmask == 4'h8
                  ? {io_in_bits_rs2[7:0], 24'h0}
                  : wmask == 4'h4
                      ? {8'h0, io_in_bits_rs2[7:0], 16'h0}
                      : wmask == 4'h2
                          ? {16'h0, io_in_bits_rs2[7:0], 8'h0}
                          : wmask == 4'h1 ? {24'h0, io_in_bits_rs2[7:0]} : io_in_bits_rs2;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, ssrc/cpu/lsu/lsu.scala:16:7, :28:96, :34:96, :42:38, :43:{24,39}, :44:24, :45:24, :46:24, :47:{24,39}, :48:24]
  assign io_mem_wstrb = wmask;	// @[src/main/scala/chisel3/util/Mux.scala:126:16, ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_mem_bready = io_mem_bready_0;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :115:28]
  assign io_mem_arvalid = mem_ren & ~(|state);	// @[ssrc/cpu/lsu/lsu.scala:16:7, :62:24, :89:41, :108:36, :117:31, :119:31]
  assign io_mem_araddr = io_in_bits_exu_result;	// @[ssrc/cpu/lsu/lsu.scala:16:7]
  assign io_mem_arsize = size;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :53:10]
  assign io_mem_rready = mem_ren & io_mem_bready_0;	// @[ssrc/cpu/lsu/lsu.scala:16:7, :115:28, :117:31, :121:31]
endmodule

module WBU(	// @[ssrc/cpu/wbu/wbu.scala:10:7]
  input         io_in_valid,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input  [31:0] io_in_bits_mem_rdata,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input         io_in_bits_pc_sel,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input  [31:0] io_in_bits_exu_result,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input  [4:0]  io_in_bits_rd,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input         io_in_bits_reg_wen,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input  [2:0]  io_in_bits_reg_ws,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input  [11:0] io_in_bits_csr_waddr1,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input  [31:0] io_in_bits_csr_wdata1,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
                io_in_bits_csr_wdata2,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input         io_in_bits_csr_wen1,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input  [31:0] io_in_bits_csr_wen2,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input         io_in_bits_csr_wd_sel,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input  [31:0] io_in_bits_csr_rdata,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
                io_in_bits_snpc,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
                io_in_bits_pc,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
                io_in_bits_dnpc,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  input         io_in_bits_is_brk,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
                io_in_bits_is_ivd,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  output        io_out_valid,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  output [31:0] io_out_bits_dnpc,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  output        io_out_bits_pc_sel,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  output [4:0]  io_reg_waddr,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  output [31:0] io_reg_wdata,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  output        io_reg_wen,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  output [11:0] io_csr_waddr1,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  output [31:0] io_csr_wdata1,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
                io_csr_wdata2,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
  output        io_csr_wen1,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
                io_csr_wen2,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
                io_is_brk,	// @[ssrc/cpu/wbu/wbu.scala:11:16]
                io_is_inv	// @[ssrc/cpu/wbu/wbu.scala:11:16]
);

  assign io_out_valid = io_in_valid;	// @[ssrc/cpu/wbu/wbu.scala:10:7]
  assign io_out_bits_dnpc = io_in_bits_dnpc;	// @[ssrc/cpu/wbu/wbu.scala:10:7]
  assign io_out_bits_pc_sel = io_in_bits_pc_sel;	// @[ssrc/cpu/wbu/wbu.scala:10:7]
  assign io_reg_waddr = io_in_bits_rd;	// @[ssrc/cpu/wbu/wbu.scala:10:7]
  assign io_reg_wdata =
    io_in_bits_reg_ws == 3'h4
      ? io_in_bits_csr_rdata
      : io_in_bits_reg_ws == 3'h3
          ? io_in_bits_mem_rdata
          : io_in_bits_reg_ws == 3'h2
              ? io_in_bits_snpc
              : io_in_bits_reg_ws == 3'h1 ? io_in_bits_exu_result : 32'h0;	// @[ssrc/cpu/wbu/wbu.scala:10:7, :32:54]
  assign io_reg_wen = io_in_bits_reg_wen & io_in_valid;	// @[ssrc/cpu/wbu/wbu.scala:10:7, :39:38]
  assign io_csr_waddr1 = io_in_bits_csr_waddr1;	// @[ssrc/cpu/wbu/wbu.scala:10:7]
  assign io_csr_wdata1 = io_in_bits_csr_wd_sel ? io_in_bits_pc : io_in_bits_csr_wdata1;	// @[ssrc/cpu/wbu/wbu.scala:10:7, :43:25]
  assign io_csr_wdata2 = io_in_bits_csr_wdata2;	// @[ssrc/cpu/wbu/wbu.scala:10:7]
  assign io_csr_wen1 = io_in_bits_csr_wen1 & io_in_valid;	// @[ssrc/cpu/wbu/wbu.scala:10:7, :45:42]
  assign io_csr_wen2 = io_in_bits_csr_wen2[0] & io_in_valid;	// @[ssrc/cpu/wbu/wbu.scala:10:7, :46:42]
  assign io_is_brk = io_in_bits_is_brk & io_in_valid;	// @[ssrc/cpu/wbu/wbu.scala:10:7, :47:36]
  assign io_is_inv = io_in_bits_is_ivd & io_in_valid;	// @[ssrc/cpu/wbu/wbu.scala:10:7, :48:36]
endmodule

// external module Dbg

// external module PerfCounter

module HCPU(	// @[ssrc/cpu/cpu.scala:16:7]
  input         clock,	// @[ssrc/cpu/cpu.scala:16:7]
                reset,	// @[ssrc/cpu/cpu.scala:16:7]
                io_master_awready,	// @[ssrc/cpu/cpu.scala:17:16]
  output        io_master_awvalid,	// @[ssrc/cpu/cpu.scala:17:16]
  output [31:0] io_master_awaddr,	// @[ssrc/cpu/cpu.scala:17:16]
  output [3:0]  io_master_awid,	// @[ssrc/cpu/cpu.scala:17:16]
  output [7:0]  io_master_awlen,	// @[ssrc/cpu/cpu.scala:17:16]
  output [2:0]  io_master_awsize,	// @[ssrc/cpu/cpu.scala:17:16]
  output [1:0]  io_master_awburst,	// @[ssrc/cpu/cpu.scala:17:16]
  input         io_master_wready,	// @[ssrc/cpu/cpu.scala:17:16]
  output        io_master_wvalid,	// @[ssrc/cpu/cpu.scala:17:16]
  output [31:0] io_master_wdata,	// @[ssrc/cpu/cpu.scala:17:16]
  output [3:0]  io_master_wstrb,	// @[ssrc/cpu/cpu.scala:17:16]
  output        io_master_wlast,	// @[ssrc/cpu/cpu.scala:17:16]
                io_master_bready,	// @[ssrc/cpu/cpu.scala:17:16]
  input         io_master_bvalid,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [1:0]  io_master_bresp,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [3:0]  io_master_bid,	// @[ssrc/cpu/cpu.scala:17:16]
  input         io_master_arready,	// @[ssrc/cpu/cpu.scala:17:16]
  output        io_master_arvalid,	// @[ssrc/cpu/cpu.scala:17:16]
  output [31:0] io_master_araddr,	// @[ssrc/cpu/cpu.scala:17:16]
  output [3:0]  io_master_arid,	// @[ssrc/cpu/cpu.scala:17:16]
  output [7:0]  io_master_arlen,	// @[ssrc/cpu/cpu.scala:17:16]
  output [2:0]  io_master_arsize,	// @[ssrc/cpu/cpu.scala:17:16]
  output [1:0]  io_master_arburst,	// @[ssrc/cpu/cpu.scala:17:16]
  output        io_master_rready,	// @[ssrc/cpu/cpu.scala:17:16]
  input         io_master_rvalid,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [1:0]  io_master_rresp,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [31:0] io_master_rdata,	// @[ssrc/cpu/cpu.scala:17:16]
  input         io_master_rlast,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [3:0]  io_master_rid,	// @[ssrc/cpu/cpu.scala:17:16]
  output        io_slave_awready,	// @[ssrc/cpu/cpu.scala:17:16]
  input         io_slave_awvalid,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [31:0] io_slave_awaddr,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [3:0]  io_slave_awid,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [7:0]  io_slave_awlen,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [2:0]  io_slave_awsize,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [1:0]  io_slave_awburst,	// @[ssrc/cpu/cpu.scala:17:16]
  output        io_slave_wready,	// @[ssrc/cpu/cpu.scala:17:16]
  input         io_slave_wvalid,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [31:0] io_slave_wdata,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [3:0]  io_slave_wstrb,	// @[ssrc/cpu/cpu.scala:17:16]
  input         io_slave_wlast,	// @[ssrc/cpu/cpu.scala:17:16]
                io_slave_bready,	// @[ssrc/cpu/cpu.scala:17:16]
  output        io_slave_bvalid,	// @[ssrc/cpu/cpu.scala:17:16]
  output [1:0]  io_slave_bresp,	// @[ssrc/cpu/cpu.scala:17:16]
  output [3:0]  io_slave_bid,	// @[ssrc/cpu/cpu.scala:17:16]
  output        io_slave_arready,	// @[ssrc/cpu/cpu.scala:17:16]
  input         io_slave_arvalid,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [31:0] io_slave_araddr,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [3:0]  io_slave_arid,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [7:0]  io_slave_arlen,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [2:0]  io_slave_arsize,	// @[ssrc/cpu/cpu.scala:17:16]
  input  [1:0]  io_slave_arburst,	// @[ssrc/cpu/cpu.scala:17:16]
  input         io_slave_rready,	// @[ssrc/cpu/cpu.scala:17:16]
  output        io_slave_rvalid,	// @[ssrc/cpu/cpu.scala:17:16]
  output [1:0]  io_slave_rresp,	// @[ssrc/cpu/cpu.scala:17:16]
  output [31:0] io_slave_rdata,	// @[ssrc/cpu/cpu.scala:17:16]
  output        io_slave_rlast,	// @[ssrc/cpu/cpu.scala:17:16]
  output [3:0]  io_slave_rid,	// @[ssrc/cpu/cpu.scala:17:16]
  input         io_interrupt	// @[ssrc/cpu/cpu.scala:17:16]
);

  wire        _wbu_io_out_valid;	// @[ssrc/cpu/cpu.scala:33:21]
  wire [31:0] _wbu_io_out_bits_dnpc;	// @[ssrc/cpu/cpu.scala:33:21]
  wire        _wbu_io_out_bits_pc_sel;	// @[ssrc/cpu/cpu.scala:33:21]
  wire [4:0]  _wbu_io_reg_waddr;	// @[ssrc/cpu/cpu.scala:33:21]
  wire [31:0] _wbu_io_reg_wdata;	// @[ssrc/cpu/cpu.scala:33:21]
  wire        _wbu_io_reg_wen;	// @[ssrc/cpu/cpu.scala:33:21]
  wire [11:0] _wbu_io_csr_waddr1;	// @[ssrc/cpu/cpu.scala:33:21]
  wire [31:0] _wbu_io_csr_wdata1;	// @[ssrc/cpu/cpu.scala:33:21]
  wire [31:0] _wbu_io_csr_wdata2;	// @[ssrc/cpu/cpu.scala:33:21]
  wire        _wbu_io_csr_wen1;	// @[ssrc/cpu/cpu.scala:33:21]
  wire        _wbu_io_csr_wen2;	// @[ssrc/cpu/cpu.scala:33:21]
  wire        _wbu_io_is_brk;	// @[ssrc/cpu/cpu.scala:33:21]
  wire        _wbu_io_is_inv;	// @[ssrc/cpu/cpu.scala:33:21]
  wire        _lsu_io_out_valid;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [31:0] _lsu_io_out_bits_mem_rdata;	// @[ssrc/cpu/cpu.scala:32:21]
  wire        _lsu_io_out_bits_pc_sel;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [31:0] _lsu_io_out_bits_exu_result;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [4:0]  _lsu_io_out_bits_rd;	// @[ssrc/cpu/cpu.scala:32:21]
  wire        _lsu_io_out_bits_reg_wen;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [2:0]  _lsu_io_out_bits_reg_ws;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [11:0] _lsu_io_out_bits_csr_waddr1;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [31:0] _lsu_io_out_bits_csr_wdata1;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [31:0] _lsu_io_out_bits_csr_wdata2;	// @[ssrc/cpu/cpu.scala:32:21]
  wire        _lsu_io_out_bits_csr_wen1;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [31:0] _lsu_io_out_bits_csr_wen2;	// @[ssrc/cpu/cpu.scala:32:21]
  wire        _lsu_io_out_bits_csr_wd_sel;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [31:0] _lsu_io_out_bits_csr_rdata;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [31:0] _lsu_io_out_bits_snpc;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [31:0] _lsu_io_out_bits_pc;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [31:0] _lsu_io_out_bits_dnpc;	// @[ssrc/cpu/cpu.scala:32:21]
  wire        _lsu_io_out_bits_is_brk;	// @[ssrc/cpu/cpu.scala:32:21]
  wire        _lsu_io_out_bits_is_ivd;	// @[ssrc/cpu/cpu.scala:32:21]
  wire        _lsu_io_mem_awvalid;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [31:0] _lsu_io_mem_awaddr;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [2:0]  _lsu_io_mem_awsize;	// @[ssrc/cpu/cpu.scala:32:21]
  wire        _lsu_io_mem_wvalid;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [31:0] _lsu_io_mem_wdata;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [3:0]  _lsu_io_mem_wstrb;	// @[ssrc/cpu/cpu.scala:32:21]
  wire        _lsu_io_mem_bready;	// @[ssrc/cpu/cpu.scala:32:21]
  wire        _lsu_io_mem_arvalid;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [31:0] _lsu_io_mem_araddr;	// @[ssrc/cpu/cpu.scala:32:21]
  wire [2:0]  _lsu_io_mem_arsize;	// @[ssrc/cpu/cpu.scala:32:21]
  wire        _lsu_io_mem_rready;	// @[ssrc/cpu/cpu.scala:32:21]
  wire        _exu_io_out_valid;	// @[ssrc/cpu/cpu.scala:31:21]
  wire        _exu_io_out_bits_pc_sel;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [31:0] _exu_io_out_bits_exu_result;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [31:0] _exu_io_out_bits_csr_wdata1;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [31:0] _exu_io_out_bits_csr_wdata2;	// @[ssrc/cpu/cpu.scala:31:21]
  wire        _exu_io_out_bits_mem_wen;	// @[ssrc/cpu/cpu.scala:31:21]
  wire        _exu_io_out_bits_mem_ren;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [2:0]  _exu_io_out_bits_mem_type;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [4:0]  _exu_io_out_bits_rd;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [31:0] _exu_io_out_bits_rs2;	// @[ssrc/cpu/cpu.scala:31:21]
  wire        _exu_io_out_bits_reg_wen;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [2:0]  _exu_io_out_bits_reg_ws;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [11:0] _exu_io_out_bits_csr_waddr1;	// @[ssrc/cpu/cpu.scala:31:21]
  wire        _exu_io_out_bits_csr_wen1;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [31:0] _exu_io_out_bits_csr_wen2;	// @[ssrc/cpu/cpu.scala:31:21]
  wire        _exu_io_out_bits_csr_wd_sel;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [31:0] _exu_io_out_bits_csr_rdata;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [31:0] _exu_io_out_bits_snpc;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [31:0] _exu_io_out_bits_pc;	// @[ssrc/cpu/cpu.scala:31:21]
  wire [31:0] _exu_io_out_bits_dnpc;	// @[ssrc/cpu/cpu.scala:31:21]
  wire        _exu_io_out_bits_is_brk;	// @[ssrc/cpu/cpu.scala:31:21]
  wire        _exu_io_out_bits_is_ivd;	// @[ssrc/cpu/cpu.scala:31:21]
  wire        _idu_io_out_valid;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [31:0] _idu_io_out_bits_rs1;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [31:0] _idu_io_out_bits_rs2;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [31:0] _idu_io_out_bits_imm;	// @[ssrc/cpu/cpu.scala:30:21]
  wire        _idu_io_out_bits_a_sel;	// @[ssrc/cpu/cpu.scala:30:21]
  wire        _idu_io_out_bits_b_sel;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [3:0]  _idu_io_out_bits_alu_sel;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [2:0]  _idu_io_out_bits_cmp_sel;	// @[ssrc/cpu/cpu.scala:30:21]
  wire        _idu_io_out_bits_is_jmp;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [31:0] _idu_io_out_bits_csr_rdata;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [31:0] _idu_io_out_bits_pc;	// @[ssrc/cpu/cpu.scala:30:21]
  wire        _idu_io_out_bits_mem_wen;	// @[ssrc/cpu/cpu.scala:30:21]
  wire        _idu_io_out_bits_mem_ren;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [2:0]  _idu_io_out_bits_mem_type;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [4:0]  _idu_io_out_bits_rd;	// @[ssrc/cpu/cpu.scala:30:21]
  wire        _idu_io_out_bits_reg_wen;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [2:0]  _idu_io_out_bits_reg_ws;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [11:0] _idu_io_out_bits_csr_waddr1;	// @[ssrc/cpu/cpu.scala:30:21]
  wire        _idu_io_out_bits_csr_wen1;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [31:0] _idu_io_out_bits_csr_wen2;	// @[ssrc/cpu/cpu.scala:30:21]
  wire        _idu_io_out_bits_csr_wd_sel;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [2:0]  _idu_io_out_bits_csr_ws;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [31:0] _idu_io_out_bits_csr_imm;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [31:0] _idu_io_out_bits_snpc;	// @[ssrc/cpu/cpu.scala:30:21]
  wire        _idu_io_out_bits_dnpc_sel;	// @[ssrc/cpu/cpu.scala:30:21]
  wire        _idu_io_out_bits_is_brk;	// @[ssrc/cpu/cpu.scala:30:21]
  wire        _idu_io_out_bits_is_ivd;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [4:0]  _idu_io_reg_raddr1;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [4:0]  _idu_io_reg_raddr2;	// @[ssrc/cpu/cpu.scala:30:21]
  wire [11:0] _idu_io_csr_raddr;	// @[ssrc/cpu/cpu.scala:30:21]
  wire        _ifu_io_out_valid;	// @[ssrc/cpu/cpu.scala:29:21]
  wire [31:0] _ifu_io_out_bits_inst;	// @[ssrc/cpu/cpu.scala:29:21]
  wire [31:0] _ifu_io_out_bits_pc;	// @[ssrc/cpu/cpu.scala:29:21]
  wire [31:0] _ifu_io_out_bits_snpc;	// @[ssrc/cpu/cpu.scala:29:21]
  wire        _ifu_io_mem_arvalid;	// @[ssrc/cpu/cpu.scala:29:21]
  wire [31:0] _ifu_io_mem_araddr;	// @[ssrc/cpu/cpu.scala:29:21]
  wire        _ifu_io_mem_rready;	// @[ssrc/cpu/cpu.scala:29:21]
  wire        _arbiter_io_io1_arready;	// @[ssrc/cpu/cpu.scala:26:25]
  wire        _arbiter_io_io1_rvalid;	// @[ssrc/cpu/cpu.scala:26:25]
  wire [31:0] _arbiter_io_io1_rdata;	// @[ssrc/cpu/cpu.scala:26:25]
  wire        _arbiter_io_io2_awready;	// @[ssrc/cpu/cpu.scala:26:25]
  wire        _arbiter_io_io2_wready;	// @[ssrc/cpu/cpu.scala:26:25]
  wire        _arbiter_io_io2_bvalid;	// @[ssrc/cpu/cpu.scala:26:25]
  wire        _arbiter_io_io2_arready;	// @[ssrc/cpu/cpu.scala:26:25]
  wire        _arbiter_io_io2_rvalid;	// @[ssrc/cpu/cpu.scala:26:25]
  wire [31:0] _arbiter_io_io2_rdata;	// @[ssrc/cpu/cpu.scala:26:25]
  wire [31:0] _csr_io_rdata;	// @[ssrc/cpu/cpu.scala:24:21]
  wire [31:0] _regFile_io_rdata1;	// @[ssrc/cpu/cpu.scala:23:25]
  wire [31:0] _regFile_io_rdata2;	// @[ssrc/cpu/cpu.scala:23:25]
  RegFile regFile (	// @[ssrc/cpu/cpu.scala:23:25]
    .clock     (clock),
    .reset     (reset),
    .io_waddr  (_wbu_io_reg_waddr),	// @[ssrc/cpu/cpu.scala:33:21]
    .io_wdata  (_wbu_io_reg_wdata),	// @[ssrc/cpu/cpu.scala:33:21]
    .io_wen    (_wbu_io_reg_wen),	// @[ssrc/cpu/cpu.scala:33:21]
    .io_raddr1 (_idu_io_reg_raddr1),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_raddr2 (_idu_io_reg_raddr2),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_rdata1 (_regFile_io_rdata1),
    .io_rdata2 (_regFile_io_rdata2)
  );
  CSR csr (	// @[ssrc/cpu/cpu.scala:24:21]
    .clock     (clock),
    .reset     (reset),
    .io_waddr1 (_wbu_io_csr_waddr1),	// @[ssrc/cpu/cpu.scala:33:21]
    .io_wdata1 (_wbu_io_csr_wdata1),	// @[ssrc/cpu/cpu.scala:33:21]
    .io_wdata2 (_wbu_io_csr_wdata2),	// @[ssrc/cpu/cpu.scala:33:21]
    .io_wen1   (_wbu_io_csr_wen1),	// @[ssrc/cpu/cpu.scala:33:21]
    .io_wen2   (_wbu_io_csr_wen2),	// @[ssrc/cpu/cpu.scala:33:21]
    .io_raddr  (_idu_io_csr_raddr),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_rdata  (_csr_io_rdata)
  );
  AXI4Arbiter arbiter (	// @[ssrc/cpu/cpu.scala:26:25]
    .clock          (clock),
    .reset          (reset),
    .io_io1_arready (_arbiter_io_io1_arready),
    .io_io1_arvalid (_ifu_io_mem_arvalid),	// @[ssrc/cpu/cpu.scala:29:21]
    .io_io1_araddr  (_ifu_io_mem_araddr),	// @[ssrc/cpu/cpu.scala:29:21]
    .io_io1_rready  (_ifu_io_mem_rready),	// @[ssrc/cpu/cpu.scala:29:21]
    .io_io1_rvalid  (_arbiter_io_io1_rvalid),
    .io_io1_rdata   (_arbiter_io_io1_rdata),
    .io_io2_awready (_arbiter_io_io2_awready),
    .io_io2_awvalid (_lsu_io_mem_awvalid),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_io2_awaddr  (_lsu_io_mem_awaddr),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_io2_awsize  (_lsu_io_mem_awsize),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_io2_wready  (_arbiter_io_io2_wready),
    .io_io2_wvalid  (_lsu_io_mem_wvalid),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_io2_wdata   (_lsu_io_mem_wdata),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_io2_wstrb   (_lsu_io_mem_wstrb),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_io2_bready  (_lsu_io_mem_bready),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_io2_bvalid  (_arbiter_io_io2_bvalid),
    .io_io2_arready (_arbiter_io_io2_arready),
    .io_io2_arvalid (_lsu_io_mem_arvalid),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_io2_araddr  (_lsu_io_mem_araddr),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_io2_arsize  (_lsu_io_mem_arsize),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_io2_rready  (_lsu_io_mem_rready),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_io2_rvalid  (_arbiter_io_io2_rvalid),
    .io_io2_rdata   (_arbiter_io_io2_rdata),
    .io_sel_awready (io_master_awready),
    .io_sel_awvalid (io_master_awvalid),
    .io_sel_awaddr  (io_master_awaddr),
    .io_sel_awsize  (io_master_awsize),
    .io_sel_wready  (io_master_wready),
    .io_sel_wvalid  (io_master_wvalid),
    .io_sel_wdata   (io_master_wdata),
    .io_sel_wstrb   (io_master_wstrb),
    .io_sel_wlast   (io_master_wlast),
    .io_sel_bready  (io_master_bready),
    .io_sel_bvalid  (io_master_bvalid),
    .io_sel_arready (io_master_arready),
    .io_sel_arvalid (io_master_arvalid),
    .io_sel_araddr  (io_master_araddr),
    .io_sel_arsize  (io_master_arsize),
    .io_sel_arburst (io_master_arburst),
    .io_sel_rready  (io_master_rready),
    .io_sel_rvalid  (io_master_rvalid),
    .io_sel_rdata   (io_master_rdata)
  );
  IFU ifu (	// @[ssrc/cpu/cpu.scala:29:21]
    .clock             (clock),
    .reset             (reset),
    .io_in_valid       (_wbu_io_out_valid),	// @[ssrc/cpu/cpu.scala:33:21]
    .io_in_bits_dnpc   (_wbu_io_out_bits_dnpc),	// @[ssrc/cpu/cpu.scala:33:21]
    .io_in_bits_pc_sel (_wbu_io_out_bits_pc_sel),	// @[ssrc/cpu/cpu.scala:33:21]
    .io_out_valid      (_ifu_io_out_valid),
    .io_out_bits_inst  (_ifu_io_out_bits_inst),
    .io_out_bits_pc    (_ifu_io_out_bits_pc),
    .io_out_bits_snpc  (_ifu_io_out_bits_snpc),
    .io_mem_arready    (_arbiter_io_io1_arready),	// @[ssrc/cpu/cpu.scala:26:25]
    .io_mem_arvalid    (_ifu_io_mem_arvalid),
    .io_mem_araddr     (_ifu_io_mem_araddr),
    .io_mem_rready     (_ifu_io_mem_rready),
    .io_mem_rvalid     (_arbiter_io_io1_rvalid),	// @[ssrc/cpu/cpu.scala:26:25]
    .io_mem_rdata      (_arbiter_io_io1_rdata)	// @[ssrc/cpu/cpu.scala:26:25]
  );
  IDU idu (	// @[ssrc/cpu/cpu.scala:30:21]
    .reset                  (reset),
    .io_in_valid            (_ifu_io_out_valid),	// @[ssrc/cpu/cpu.scala:29:21]
    .io_in_bits_inst        (_ifu_io_out_bits_inst),	// @[ssrc/cpu/cpu.scala:29:21]
    .io_in_bits_pc          (_ifu_io_out_bits_pc),	// @[ssrc/cpu/cpu.scala:29:21]
    .io_in_bits_snpc        (_ifu_io_out_bits_snpc),	// @[ssrc/cpu/cpu.scala:29:21]
    .io_out_valid           (_idu_io_out_valid),
    .io_out_bits_rs1        (_idu_io_out_bits_rs1),
    .io_out_bits_rs2        (_idu_io_out_bits_rs2),
    .io_out_bits_imm        (_idu_io_out_bits_imm),
    .io_out_bits_a_sel      (_idu_io_out_bits_a_sel),
    .io_out_bits_b_sel      (_idu_io_out_bits_b_sel),
    .io_out_bits_alu_sel    (_idu_io_out_bits_alu_sel),
    .io_out_bits_cmp_sel    (_idu_io_out_bits_cmp_sel),
    .io_out_bits_is_jmp     (_idu_io_out_bits_is_jmp),
    .io_out_bits_csr_rdata  (_idu_io_out_bits_csr_rdata),
    .io_out_bits_pc         (_idu_io_out_bits_pc),
    .io_out_bits_mem_wen    (_idu_io_out_bits_mem_wen),
    .io_out_bits_mem_ren    (_idu_io_out_bits_mem_ren),
    .io_out_bits_mem_type   (_idu_io_out_bits_mem_type),
    .io_out_bits_rd         (_idu_io_out_bits_rd),
    .io_out_bits_reg_wen    (_idu_io_out_bits_reg_wen),
    .io_out_bits_reg_ws     (_idu_io_out_bits_reg_ws),
    .io_out_bits_csr_waddr1 (_idu_io_out_bits_csr_waddr1),
    .io_out_bits_csr_wen1   (_idu_io_out_bits_csr_wen1),
    .io_out_bits_csr_wen2   (_idu_io_out_bits_csr_wen2),
    .io_out_bits_csr_wd_sel (_idu_io_out_bits_csr_wd_sel),
    .io_out_bits_csr_ws     (_idu_io_out_bits_csr_ws),
    .io_out_bits_csr_imm    (_idu_io_out_bits_csr_imm),
    .io_out_bits_snpc       (_idu_io_out_bits_snpc),
    .io_out_bits_dnpc_sel   (_idu_io_out_bits_dnpc_sel),
    .io_out_bits_is_brk     (_idu_io_out_bits_is_brk),
    .io_out_bits_is_ivd     (_idu_io_out_bits_is_ivd),
    .io_reg_raddr1          (_idu_io_reg_raddr1),
    .io_reg_raddr2          (_idu_io_reg_raddr2),
    .io_reg_rdata1          (_regFile_io_rdata1),	// @[ssrc/cpu/cpu.scala:23:25]
    .io_reg_rdata2          (_regFile_io_rdata2),	// @[ssrc/cpu/cpu.scala:23:25]
    .io_csr_raddr           (_idu_io_csr_raddr),
    .io_csr_rdata           (_csr_io_rdata)	// @[ssrc/cpu/cpu.scala:24:21]
  );
  EXU exu (	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_valid            (_idu_io_out_valid),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_rs1         (_idu_io_out_bits_rs1),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_rs2         (_idu_io_out_bits_rs2),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_imm         (_idu_io_out_bits_imm),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_a_sel       (_idu_io_out_bits_a_sel),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_b_sel       (_idu_io_out_bits_b_sel),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_alu_sel     (_idu_io_out_bits_alu_sel),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_cmp_sel     (_idu_io_out_bits_cmp_sel),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_is_jmp      (_idu_io_out_bits_is_jmp),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_csr_rdata   (_idu_io_out_bits_csr_rdata),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_pc          (_idu_io_out_bits_pc),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_mem_wen     (_idu_io_out_bits_mem_wen),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_mem_ren     (_idu_io_out_bits_mem_ren),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_mem_type    (_idu_io_out_bits_mem_type),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_rd          (_idu_io_out_bits_rd),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_reg_wen     (_idu_io_out_bits_reg_wen),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_reg_ws      (_idu_io_out_bits_reg_ws),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_csr_waddr1  (_idu_io_out_bits_csr_waddr1),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_csr_wen1    (_idu_io_out_bits_csr_wen1),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_csr_wen2    (_idu_io_out_bits_csr_wen2),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_csr_wd_sel  (_idu_io_out_bits_csr_wd_sel),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_csr_ws      (_idu_io_out_bits_csr_ws),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_csr_imm     (_idu_io_out_bits_csr_imm),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_snpc        (_idu_io_out_bits_snpc),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_dnpc_sel    (_idu_io_out_bits_dnpc_sel),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_is_brk      (_idu_io_out_bits_is_brk),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_in_bits_is_ivd      (_idu_io_out_bits_is_ivd),	// @[ssrc/cpu/cpu.scala:30:21]
    .io_out_valid           (_exu_io_out_valid),
    .io_out_bits_pc_sel     (_exu_io_out_bits_pc_sel),
    .io_out_bits_exu_result (_exu_io_out_bits_exu_result),
    .io_out_bits_csr_wdata1 (_exu_io_out_bits_csr_wdata1),
    .io_out_bits_csr_wdata2 (_exu_io_out_bits_csr_wdata2),
    .io_out_bits_mem_wen    (_exu_io_out_bits_mem_wen),
    .io_out_bits_mem_ren    (_exu_io_out_bits_mem_ren),
    .io_out_bits_mem_type   (_exu_io_out_bits_mem_type),
    .io_out_bits_rd         (_exu_io_out_bits_rd),
    .io_out_bits_rs2        (_exu_io_out_bits_rs2),
    .io_out_bits_reg_wen    (_exu_io_out_bits_reg_wen),
    .io_out_bits_reg_ws     (_exu_io_out_bits_reg_ws),
    .io_out_bits_csr_waddr1 (_exu_io_out_bits_csr_waddr1),
    .io_out_bits_csr_wen1   (_exu_io_out_bits_csr_wen1),
    .io_out_bits_csr_wen2   (_exu_io_out_bits_csr_wen2),
    .io_out_bits_csr_wd_sel (_exu_io_out_bits_csr_wd_sel),
    .io_out_bits_csr_rdata  (_exu_io_out_bits_csr_rdata),
    .io_out_bits_snpc       (_exu_io_out_bits_snpc),
    .io_out_bits_pc         (_exu_io_out_bits_pc),
    .io_out_bits_dnpc       (_exu_io_out_bits_dnpc),
    .io_out_bits_is_brk     (_exu_io_out_bits_is_brk),
    .io_out_bits_is_ivd     (_exu_io_out_bits_is_ivd)
  );
  LSU lsu (	// @[ssrc/cpu/cpu.scala:32:21]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_valid            (_exu_io_out_valid),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_pc_sel      (_exu_io_out_bits_pc_sel),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_exu_result  (_exu_io_out_bits_exu_result),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_csr_wdata1  (_exu_io_out_bits_csr_wdata1),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_csr_wdata2  (_exu_io_out_bits_csr_wdata2),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_mem_wen     (_exu_io_out_bits_mem_wen),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_mem_ren     (_exu_io_out_bits_mem_ren),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_mem_type    (_exu_io_out_bits_mem_type),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_rd          (_exu_io_out_bits_rd),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_rs2         (_exu_io_out_bits_rs2),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_reg_wen     (_exu_io_out_bits_reg_wen),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_reg_ws      (_exu_io_out_bits_reg_ws),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_csr_waddr1  (_exu_io_out_bits_csr_waddr1),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_csr_wen1    (_exu_io_out_bits_csr_wen1),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_csr_wen2    (_exu_io_out_bits_csr_wen2),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_csr_wd_sel  (_exu_io_out_bits_csr_wd_sel),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_csr_rdata   (_exu_io_out_bits_csr_rdata),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_snpc        (_exu_io_out_bits_snpc),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_pc          (_exu_io_out_bits_pc),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_dnpc        (_exu_io_out_bits_dnpc),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_is_brk      (_exu_io_out_bits_is_brk),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_in_bits_is_ivd      (_exu_io_out_bits_is_ivd),	// @[ssrc/cpu/cpu.scala:31:21]
    .io_out_valid           (_lsu_io_out_valid),
    .io_out_bits_mem_rdata  (_lsu_io_out_bits_mem_rdata),
    .io_out_bits_pc_sel     (_lsu_io_out_bits_pc_sel),
    .io_out_bits_exu_result (_lsu_io_out_bits_exu_result),
    .io_out_bits_rd         (_lsu_io_out_bits_rd),
    .io_out_bits_reg_wen    (_lsu_io_out_bits_reg_wen),
    .io_out_bits_reg_ws     (_lsu_io_out_bits_reg_ws),
    .io_out_bits_csr_waddr1 (_lsu_io_out_bits_csr_waddr1),
    .io_out_bits_csr_wdata1 (_lsu_io_out_bits_csr_wdata1),
    .io_out_bits_csr_wdata2 (_lsu_io_out_bits_csr_wdata2),
    .io_out_bits_csr_wen1   (_lsu_io_out_bits_csr_wen1),
    .io_out_bits_csr_wen2   (_lsu_io_out_bits_csr_wen2),
    .io_out_bits_csr_wd_sel (_lsu_io_out_bits_csr_wd_sel),
    .io_out_bits_csr_rdata  (_lsu_io_out_bits_csr_rdata),
    .io_out_bits_snpc       (_lsu_io_out_bits_snpc),
    .io_out_bits_pc         (_lsu_io_out_bits_pc),
    .io_out_bits_dnpc       (_lsu_io_out_bits_dnpc),
    .io_out_bits_is_brk     (_lsu_io_out_bits_is_brk),
    .io_out_bits_is_ivd     (_lsu_io_out_bits_is_ivd),
    .io_mem_awready         (_arbiter_io_io2_awready),	// @[ssrc/cpu/cpu.scala:26:25]
    .io_mem_awvalid         (_lsu_io_mem_awvalid),
    .io_mem_awaddr          (_lsu_io_mem_awaddr),
    .io_mem_awsize          (_lsu_io_mem_awsize),
    .io_mem_wready          (_arbiter_io_io2_wready),	// @[ssrc/cpu/cpu.scala:26:25]
    .io_mem_wvalid          (_lsu_io_mem_wvalid),
    .io_mem_wdata           (_lsu_io_mem_wdata),
    .io_mem_wstrb           (_lsu_io_mem_wstrb),
    .io_mem_bready          (_lsu_io_mem_bready),
    .io_mem_bvalid          (_arbiter_io_io2_bvalid),	// @[ssrc/cpu/cpu.scala:26:25]
    .io_mem_arready         (_arbiter_io_io2_arready),	// @[ssrc/cpu/cpu.scala:26:25]
    .io_mem_arvalid         (_lsu_io_mem_arvalid),
    .io_mem_araddr          (_lsu_io_mem_araddr),
    .io_mem_arsize          (_lsu_io_mem_arsize),
    .io_mem_rready          (_lsu_io_mem_rready),
    .io_mem_rvalid          (_arbiter_io_io2_rvalid),	// @[ssrc/cpu/cpu.scala:26:25]
    .io_mem_rdata           (_arbiter_io_io2_rdata)	// @[ssrc/cpu/cpu.scala:26:25]
  );
  WBU wbu (	// @[ssrc/cpu/cpu.scala:33:21]
    .io_in_valid           (_lsu_io_out_valid),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_mem_rdata  (_lsu_io_out_bits_mem_rdata),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_pc_sel     (_lsu_io_out_bits_pc_sel),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_exu_result (_lsu_io_out_bits_exu_result),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_rd         (_lsu_io_out_bits_rd),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_reg_wen    (_lsu_io_out_bits_reg_wen),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_reg_ws     (_lsu_io_out_bits_reg_ws),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_csr_waddr1 (_lsu_io_out_bits_csr_waddr1),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_csr_wdata1 (_lsu_io_out_bits_csr_wdata1),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_csr_wdata2 (_lsu_io_out_bits_csr_wdata2),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_csr_wen1   (_lsu_io_out_bits_csr_wen1),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_csr_wen2   (_lsu_io_out_bits_csr_wen2),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_csr_wd_sel (_lsu_io_out_bits_csr_wd_sel),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_csr_rdata  (_lsu_io_out_bits_csr_rdata),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_snpc       (_lsu_io_out_bits_snpc),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_pc         (_lsu_io_out_bits_pc),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_dnpc       (_lsu_io_out_bits_dnpc),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_is_brk     (_lsu_io_out_bits_is_brk),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_in_bits_is_ivd     (_lsu_io_out_bits_is_ivd),	// @[ssrc/cpu/cpu.scala:32:21]
    .io_out_valid          (_wbu_io_out_valid),
    .io_out_bits_dnpc      (_wbu_io_out_bits_dnpc),
    .io_out_bits_pc_sel    (_wbu_io_out_bits_pc_sel),
    .io_reg_waddr          (_wbu_io_reg_waddr),
    .io_reg_wdata          (_wbu_io_reg_wdata),
    .io_reg_wen            (_wbu_io_reg_wen),
    .io_csr_waddr1         (_wbu_io_csr_waddr1),
    .io_csr_wdata1         (_wbu_io_csr_wdata1),
    .io_csr_wdata2         (_wbu_io_csr_wdata2),
    .io_csr_wen1           (_wbu_io_csr_wen1),
    .io_csr_wen2           (_wbu_io_csr_wen2),
    .io_is_brk             (_wbu_io_is_brk),
    .io_is_inv             (_wbu_io_is_inv)
  );
  Dbg debugger (	// @[ssrc/cpu/cpu.scala:65:26]
    .clk        (clock),
    .reset      (reset),
    .is_ebreak  (_wbu_io_is_brk),	// @[ssrc/cpu/cpu.scala:33:21]
    .is_invalid (_wbu_io_is_inv),	// @[ssrc/cpu/cpu.scala:33:21]
    .pc         (_ifu_io_out_bits_pc),	// @[ssrc/cpu/cpu.scala:29:21]
    .inst       (_ifu_io_out_bits_inst),	// @[ssrc/cpu/cpu.scala:29:21]
    .valid      (_wbu_io_out_valid)	// @[ssrc/cpu/cpu.scala:33:21]
  );
  PerfCounter counter (	// @[ssrc/cpu/cpu.scala:74:25]
    .ifu_valid (_ifu_io_out_valid)	// @[ssrc/cpu/cpu.scala:29:21]
  );
  assign io_master_awid = 4'h0;	// @[ssrc/cpu/cpu.scala:16:7, :26:25, :29:21, :32:21]
  assign io_master_awlen = 8'h0;	// @[ssrc/cpu/cpu.scala:16:7, :26:25, :29:21, :32:21]
  assign io_master_awburst = 2'h0;	// @[ssrc/cpu/cpu.scala:16:7, :26:25, :29:21, :32:21]
  assign io_master_arid = 4'h0;	// @[ssrc/cpu/cpu.scala:16:7, :26:25, :29:21, :32:21]
  assign io_master_arlen = 8'h0;	// @[ssrc/cpu/cpu.scala:16:7, :26:25, :29:21, :32:21]
  assign io_slave_awready = 1'h0;	// @[ssrc/cpu/cpu.scala:16:7, :77:14]
  assign io_slave_wready = 1'h0;	// @[ssrc/cpu/cpu.scala:16:7, :77:14]
  assign io_slave_bvalid = 1'h0;	// @[ssrc/cpu/cpu.scala:16:7, :77:14]
  assign io_slave_bresp = 2'h0;	// @[ssrc/cpu/cpu.scala:16:7, :26:25, :29:21, :32:21]
  assign io_slave_bid = 4'h0;	// @[ssrc/cpu/cpu.scala:16:7, :26:25, :29:21, :32:21]
  assign io_slave_arready = 1'h0;	// @[ssrc/cpu/cpu.scala:16:7, :77:14]
  assign io_slave_rvalid = 1'h0;	// @[ssrc/cpu/cpu.scala:16:7, :77:14]
  assign io_slave_rresp = 2'h0;	// @[ssrc/cpu/cpu.scala:16:7, :26:25, :29:21, :32:21]
  assign io_slave_rdata = 32'h0;	// @[ssrc/cpu/cpu.scala:16:7, :77:14]
  assign io_slave_rlast = 1'h0;	// @[ssrc/cpu/cpu.scala:16:7, :77:14]
  assign io_slave_rid = 4'h0;	// @[ssrc/cpu/cpu.scala:16:7, :26:25, :29:21, :32:21]
endmodule

