

================================================================
== Vitis HLS Report for 'bgr2gray_16_0_1080_1920_1_2_2_s'
================================================================
* Date:           Wed Mar 20 05:12:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.742 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2082241|  2082241|  20.822 ms|  20.822 ms|  2082241|  2082241|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                             |                                                   |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64  |bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop  |     1926|     1926|  19.260 us|  19.260 us|  1926|  1926|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- rowloop  |  2082240|  2082240|      1928|          -|          -|  1080|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%p_src_cols_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_src_cols"   --->   Operation 6 'read' 'p_src_cols_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%p_src_rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_src_rows"   --->   Operation 8 'read' 'p_src_rows_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput0_data, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_data, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_src_cols_read"   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_46 = trunc i32 %p_src_rows_read"   --->   Operation 12 'trunc' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln5576 = br void %columnloop.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5576->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5622]   --->   Operation 14 'br' 'br_ln5576' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_load = load i16 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5576->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5622]   --->   Operation 15 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.07ns)   --->   "%icmp_ln5576 = icmp_eq  i16 %i_load, i16 %empty_46" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5576->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5622]   --->   Operation 16 'icmp' 'icmp_ln5576' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.07ns)   --->   "%add_ln5576 = add i16 %i_load, i16 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5576->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5622]   --->   Operation 17 'add' 'add_ln5576' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln5576 = br i1 %icmp_ln5576, void %columnloop.i.split, void %_ZN2xf2cv10xfbgr2grayILi16ELi0ELi1080ELi1920ELi1ELi2ELi2ELi10ELi1ELi1036800EEEvRNS0_3MatIXT_EXT1_EXT2_EXT3_EXT4_EEERNS2_IXT0_EXT1_EXT2_EXT3_EXT5_EEEtt.exit.loopexit" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5576->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5622]   --->   Operation 18 'br' 'br_ln5576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_47 = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty_47' <Predicate = (!icmp_ln5576)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.66ns)   --->   "%call_ln0 = call void @bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop, i16 %empty, i24 %imgInput0_data, i8 %imgOutput0_data"   --->   Operation 20 'call' 'call_ln0' <Predicate = (!icmp_ln5576)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln5576 = store i16 %add_ln5576, i16 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5576->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5622]   --->   Operation 21 'store' 'store_ln5576' <Predicate = (!icmp_ln5576)> <Delay = 1.58>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln5624 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5624]   --->   Operation 22 'ret' 'ret_ln5624' <Predicate = (icmp_ln5576)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln5579 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5579->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5622]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln5579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln5576 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5576->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5622]   --->   Operation 24 'specloopname' 'specloopname_ln5576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop, i16 %empty, i24 %imgInput0_data, i8 %imgOutput0_data"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln5576 = br void %columnloop.i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5576->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_cvt_color.hpp:5622]   --->   Operation 26 'br' 'br_ln5576' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgInput0_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgOutput0_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 0111]
specinterface_ln0        (specinterface    ) [ 0000]
p_src_cols_read          (read             ) [ 0000]
specinterface_ln0        (specinterface    ) [ 0000]
p_src_rows_read          (read             ) [ 0000]
specinterface_ln0        (specinterface    ) [ 0000]
specinterface_ln0        (specinterface    ) [ 0000]
empty                    (trunc            ) [ 0011]
empty_46                 (trunc            ) [ 0011]
store_ln0                (store            ) [ 0000]
br_ln5576                (br               ) [ 0000]
i_load                   (load             ) [ 0000]
icmp_ln5576              (icmp             ) [ 0011]
add_ln5576               (add              ) [ 0000]
br_ln5576                (br               ) [ 0000]
empty_47                 (wait             ) [ 0000]
store_ln5576             (store            ) [ 0000]
ret_ln5624               (ret              ) [ 0000]
speclooptripcount_ln5579 (speclooptripcount) [ 0000]
specloopname_ln5576      (specloopname     ) [ 0000]
call_ln0                 (call             ) [ 0000]
br_ln5576                (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imgInput0_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imgOutput0_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput0_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bgr2gray<16, 0, 1080, 1920, 1, 2, 2>_Pipeline_columnloop"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_src_cols_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_src_rows_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="1"/>
<pin id="67" dir="0" index="2" bw="24" slack="0"/>
<pin id="68" dir="0" index="3" bw="8" slack="0"/>
<pin id="69" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="empty_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="empty_46_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_46/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_load_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="1"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln5576_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="16" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="1"/>
<pin id="92" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5576/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln5576_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5576/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln5576_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="1"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5576/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="112" class="1005" name="empty_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="1"/>
<pin id="114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="117" class="1005" name="empty_46_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="1"/>
<pin id="119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="76"><net_src comp="52" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="58" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="86" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="48" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="111"><net_src comp="105" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="115"><net_src comp="73" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="120"><net_src comp="77" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="89" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgOutput0_data | {2 3 }
 - Input state : 
	Port: bgr2gray<16, 0, 1080, 1920, 1, 2, 2> : p_src_rows | {1 }
	Port: bgr2gray<16, 0, 1080, 1920, 1, 2, 2> : p_src_cols | {1 }
	Port: bgr2gray<16, 0, 1080, 1920, 1, 2, 2> : imgInput0_data | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln5576 : 1
		add_ln5576 : 1
		br_ln5576 : 2
		store_ln5576 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_bgr2gray_16_0_1080_1920_1_2_2_Pipeline_columnloop_fu_64 |    3    |  3.4146 |   121   |    80   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                      icmp_ln5576_fu_89                      |    0    |    0    |    0    |    23   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                       add_ln5576_fu_94                      |    0    |    0    |    0    |    23   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                  p_src_cols_read_read_fu_52                 |    0    |    0    |    0    |    0    |
|          |                  p_src_rows_read_read_fu_58                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                         empty_fu_73                         |    0    |    0    |    0    |    0    |
|          |                        empty_46_fu_77                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |    3    |  3.4146 |   121   |   126   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|empty_46_reg_117|   16   |
|  empty_reg_112 |   16   |
|    i_reg_105   |   16   |
+----------------+--------+
|      Total     |   48   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    3   |   121  |   126  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   48   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   169  |   126  |
+-----------+--------+--------+--------+--------+
