-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_PE_Pipeline_VITIS_LOOP_378_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_SA_A_0_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_A_0_0_empty_n : IN STD_LOGIC;
    fifo_SA_A_0_0_read : OUT STD_LOGIC;
    fifo_SA_W_0_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_W_0_0_empty_n : IN STD_LOGIC;
    fifo_SA_W_0_0_read : OUT STD_LOGIC;
    fifo_SA_O_0_0_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_0_0_0_full_n : IN STD_LOGIC;
    fifo_SA_O_0_0_0_write : OUT STD_LOGIC;
    fifo_SA_O_0_0_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_0_0_1_full_n : IN STD_LOGIC;
    fifo_SA_O_0_0_1_write : OUT STD_LOGIC;
    fifo_SA_O_0_0_2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_0_0_2_full_n : IN STD_LOGIC;
    fifo_SA_O_0_0_2_write : OUT STD_LOGIC;
    fifo_SA_O_0_0_3_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    fifo_SA_O_0_0_3_full_n : IN STD_LOGIC;
    fifo_SA_O_0_0_3_write : OUT STD_LOGIC;
    sub : IN STD_LOGIC_VECTOR (31 downto 0);
    mode : IN STD_LOGIC_VECTOR (0 downto 0);
    sub270 : IN STD_LOGIC_VECTOR (31 downto 0);
    num : IN STD_LOGIC_VECTOR (31 downto 0);
    num_a_sa : IN STD_LOGIC_VECTOR (31 downto 0);
    add308_3 : IN STD_LOGIC_VECTOR (31 downto 0);
    add308_2 : IN STD_LOGIC_VECTOR (31 downto 0);
    add308_1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of top_PE_Pipeline_VITIS_LOOP_378_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln378_reg_3824 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln384_reg_3835 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op207_read_state3 : BOOLEAN;
    signal ap_predicate_op209_read_state3 : BOOLEAN;
    signal icmp_ln391_reg_3839 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op212_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal and_ln539_reg_4454 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln539_reg_4454_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_1_reg_4462 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_1_reg_4462_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_reg_4458 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_reg_4458_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op757_write_state7 : BOOLEAN;
    signal or_ln544_3_reg_4470 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_3_reg_4470_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_2_reg_4466 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_2_reg_4466_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op759_write_state7 : BOOLEAN;
    signal or_ln544_5_reg_4478 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_5_reg_4478_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_4_reg_4474 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_4_reg_4474_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op761_write_state7 : BOOLEAN;
    signal or_ln544_6_reg_4486 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_6_reg_4486_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln544_5_reg_4482 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln544_5_reg_4482_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op763_write_state7 : BOOLEAN;
    signal icmp_ln378_reg_3824_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln384_reg_3835_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op773_write_state7 : BOOLEAN;
    signal or_ln529_reg_3912 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_reg_3912_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op774_write_state7 : BOOLEAN;
    signal or_ln529_1_reg_3916 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_1_reg_3916_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op775_write_state7 : BOOLEAN;
    signal or_ln529_2_reg_3920 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_2_reg_3920_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op780_write_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln378_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal fifo_SA_W_0_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal fifo_SA_A_0_0_blk_n : STD_LOGIC;
    signal fifo_SA_O_0_0_0_blk_n : STD_LOGIC;
    signal fifo_SA_O_0_0_1_blk_n : STD_LOGIC;
    signal fifo_SA_O_0_0_2_blk_n : STD_LOGIC;
    signal fifo_SA_O_0_0_3_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln378_reg_3824_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln378_reg_3824_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln378_reg_3824_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln378_reg_3824_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln378_fu_852_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln378_reg_3828 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln384_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln384_reg_3835_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln384_reg_3835_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln384_reg_3835_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln384_reg_3835_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln391_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult62_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult62_reg_3843 : STD_LOGIC_VECTOR (0 downto 0);
    signal ult62_reg_3843_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ult62_reg_3843_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp271_fu_882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp271_reg_3848 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp271_reg_3848_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp271_reg_3848_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp271_reg_3848_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln518_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln518_reg_3859 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln518_reg_3859_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln518_reg_3859_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln518_reg_3859_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_reg_3864 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_reg_3864_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_reg_3864_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_1_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_1_reg_3869 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_1_reg_3869_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_1_reg_3869_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_2_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_2_reg_3874 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_2_reg_3874_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_2_reg_3874_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_3_fu_924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_3_reg_3879 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_3_reg_3879_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_3_reg_3879_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_4_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_4_reg_3884 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_4_reg_3884_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_4_reg_3884_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_5_fu_936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_5_reg_3889 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_5_reg_3889_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_5_reg_3889_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_6_fu_942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_6_reg_3894 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_6_reg_3894_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln487_6_reg_3894_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln539_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln539_reg_3899 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln539_reg_3899_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln539_reg_3899_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln539_reg_3899_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp8_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp8_reg_3904 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_reg_3912_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_reg_3912_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_reg_3912_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_reg_3912_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_1_fu_1042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_1_reg_3916_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_1_reg_3916_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_1_reg_3916_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_1_reg_3916_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_2_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_2_reg_3920_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_2_reg_3920_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_2_reg_3920_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln529_2_reg_3920_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_A_tmp_12_reg_3924 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_14_reg_3929 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_15_reg_3934 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_15_reg_3934_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_16_reg_3939 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_18_reg_3944 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_19_reg_3949 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_19_reg_3949_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_23_fu_1151_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_23_reg_3954 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_23_reg_3954_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_a_8_fu_1246_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_a_8_reg_3959 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_20_fu_1253_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_20_reg_3964 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_load_reg_3969 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_load_reg_3969_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_2_load_1_reg_4134 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_3_load_1_reg_4139 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_3_load_1_reg_4139_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_w_10_fu_1604_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_w_10_reg_4144 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_w_10_reg_4144_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_w_11_reg_4152 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_w_13_reg_4160 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_w_13_reg_4160_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln441_2_fu_1670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln441_2_reg_4168 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln441_2_reg_4168_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln441_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln441_reg_4175 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln441_reg_4175_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln441_1_fu_1681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln441_1_reg_4182 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln441_1_reg_4182_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln441_2_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln441_2_reg_4189 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln441_2_reg_4189_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1968_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_7_reg_4246 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_fu_1988_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_11_reg_4262 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_fu_2008_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_15_reg_4278 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln509_3_fu_2546_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_3_reg_4434 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_3_reg_4434_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_7_fu_2574_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_7_reg_4439 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_7_reg_4439_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_11_fu_2602_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_11_reg_4444 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_11_reg_4444_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_15_fu_2641_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_15_reg_4449 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_15_reg_4449_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln539_fu_2659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_fu_2695_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_1_fu_2713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_2_fu_2725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_3_fu_2753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_4_fu_2775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_5_fu_2793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln544_5_fu_2799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln544_6_fu_2827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_3214_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3223_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3232_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3241_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0261_2246_reg_442 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0261_2246_reg_442 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0261_2246_reg_442 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0262_2245_reg_459 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0262_2245_reg_459 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0262_2245_reg_459 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_0_0_0261_2250266269271401421426572581603615637653697756829_phi_fu_480_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln429_3_fu_1379_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269271401421426572581603615637653697756829_reg_477 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln429_2_fu_1360_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269402419427570582601616635654695758827_reg_488 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln429_1_fu_1341_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0261_2250266403417428568583599617633655693760825_reg_499 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln429_fu_1322_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_p_0_0_0261_2250404415429566584597618631656691762823_reg_510 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_353_reg_523 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_353_reg_523 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_353_reg_523 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_353_reg_523 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_353_reg_523 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_352_reg_534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_352_reg_534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_352_reg_534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_352_reg_534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_352_reg_534 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_empty_351_reg_545 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_351_reg_545 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_351_reg_545 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter3_empty_351_reg_545 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter4_empty_351_reg_545 : STD_LOGIC_VECTOR (15 downto 0);
    signal rep_fu_122 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal rep_7_fu_846_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal out_fu_126 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal out_18_fu_2961_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_fu_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal flag_5_fu_898_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0262_2244252_fu_134 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln446_2_fu_1274_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0262_2244254256_fu_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln446_1_fu_1267_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0262_2244254258262_fu_142 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln446_fu_1260_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_A_tmp_fu_146 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal empty_fu_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_3094_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln496_50_fu_2330_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_p_load59 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_A_tmp_1_fu_154 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal conv_i_161284_fu_158 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_3104_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln466_fu_2917_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_conv_i_161284_load : STD_LOGIC_VECTOR (31 downto 0);
    signal data_A_tmp_2_fu_162 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal conv_i_2111286_fu_166 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sext_ln466_1_fu_3010_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3114_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_conv_i_2111286_load : STD_LOGIC_VECTOR (31 downto 0);
    signal data_A_tmp_3_fu_170 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal conv_i_3161288_fu_174 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sext_ln466_3_fu_2974_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3054_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_conv_i_3161288_load : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_348_fu_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_3124_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln529_2_fu_2383_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_p_load55 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_1_1301_fu_182 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_3134_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln466_5_fu_2920_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_conv_i_1_1301_load : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_1_2303_fu_186 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sext_ln466_6_fu_3016_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3144_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_conv_i_1_2303_load : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_1_3305_fu_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sext_ln466_8_fu_2978_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3064_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_conv_i_1_3305_load : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_349_fu_194 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_3154_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln529_1_fu_2379_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_p_load54 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_2_1320_fu_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_3164_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln466_10_fu_2923_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_conv_i_2_1320_load : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_2_2323_fu_202 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sext_ln466_11_fu_3022_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3174_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_conv_i_2_2323_load : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_2_3326_fu_206 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sext_ln466_13_fu_2982_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3074_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_conv_i_2_3326_load : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_350_fu_210 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_3184_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln529_fu_2375_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_p_load : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_3_1337_fu_214 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal grp_fu_3194_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln466_15_fu_2926_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_conv_i_3_1337_load : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_3_2338_fu_218 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sext_ln466_16_fu_3028_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3204_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_conv_i_3_2338_load : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_i_3_3339_fu_222 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sext_ln353_fu_2986_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3084_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_conv_i_3_3339_load : STD_LOGIC_VECTOR (31 downto 0);
    signal data_W_reg_fu_226 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_15_fu_2311_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_w_fu_1308_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_1_fu_230 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_11_fu_2305_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_w_7_fu_1327_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_2_fu_234 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_7_fu_2299_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_w_8_fu_1346_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_3_fu_238 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_3_fu_2293_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_w_9_fu_1365_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_4_fu_242 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_14_fu_1948_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_data_W_reg_4_load_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_data_W_reg_4_load : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_5_fu_246 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_10_fu_1942_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_data_W_reg_5_load_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_data_W_reg_5_load : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_6_fu_250 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_6_fu_1936_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_data_W_reg_6_load_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_data_W_reg_6_load : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_7_fu_254 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_2_fu_1930_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_data_W_reg_7_load_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_data_W_reg_7_load : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_12_fu_258 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_12_fu_1924_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_data_W_reg_12_load : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_13_fu_262 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_8_fu_1918_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_data_W_reg_13_load : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_14_fu_266 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_4_fu_1912_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_data_W_reg_14_load : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_15_fu_270 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_fu_2287_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_data_W_reg_15_load : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_0261_2250264_fu_274 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln446_5_fu_1789_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0261_2250266267_fu_278 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln446_4_fu_1782_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0261_2250266269272_fu_282 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln446_3_fu_1775_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0238_3274_fu_286 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_0_0238_2299_fu_290 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_0_0238_1317_fu_294 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_0_0238336_fu_298 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_0_0_0261_2249_fu_302 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal data_A_tmp_4_fu_306 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_A_tmp_5_fu_310 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_A_tmp_6_fu_314 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_A_tmp_7_fu_318 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_A_tmp_8_fu_322 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_A_tmp_9_fu_326 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal temp_a_7_fu_1239_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_10_fu_330 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_A_tmp_11_fu_334 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_reg_8_fu_338 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_13_fu_1715_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_9_fu_342 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_9_fu_1707_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_10_fu_346 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_5_fu_1699_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_reg_11_fu_350 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal data_W_tmp_1_fu_1691_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_2_fu_861_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal flag_4_fu_887_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_953_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ult64_fu_969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln529_1_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev65_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln529_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln529_1_fu_997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln529_fu_991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1014_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln529_3_fu_1024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln529_2_fu_1009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln529_3_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln529_2_fu_1030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln529_5_fu_1053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln529_4_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln529_5_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln529_4_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln8_fu_1185_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln416_1_fu_1203_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln416_2_fu_1221_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal temp_a_1_fu_1165_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_21_fu_1217_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_a_fu_1155_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_A_tmp_22_fu_1199_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_a_2_fu_1175_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_a_6_fu_1235_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln416_2_fu_1231_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln416_1_fu_1213_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln416_fu_1195_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln9_fu_1312_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln429_1_fu_1331_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln429_2_fu_1350_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln429_3_fu_1369_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln441_1_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_1653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln441_fu_1638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln441_2_fu_1648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln441_1_fu_1664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln441_fu_1658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_W_tmp_1_fu_1691_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_w_12_fu_1618_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_tmp_5_fu_1699_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_tmp_9_fu_1707_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_W_tmp_13_fu_1715_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal rev63_fu_2056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln487_fu_2109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln487_1_fu_2122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln487_2_fu_2135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln487_3_fu_2148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln487_4_fu_2185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln487_5_fu_2222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln487_6_fu_2259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_2324_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln509_fu_2459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln509_1_fu_2470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln509_2_fu_2481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln509_3_fu_2492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln509_4_fu_2503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln509_5_fu_2514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln509_fu_2465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln509_1_fu_2476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln509_fu_2525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln509_2_fu_2487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln509_1_fu_2532_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln509_3_fu_2498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln509_2_fu_2539_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_4_fu_2553_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_5_fu_2560_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln509_4_fu_2509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln509_6_fu_2567_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_8_fu_2581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_9_fu_2588_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln509_5_fu_2520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln509_10_fu_2595_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_12_fu_2609_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln509_13_fu_2616_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln509_6_fu_2630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln509_6_fu_2636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln509_14_fu_2623_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_17_fu_2440_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln539_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln539_1_fu_2653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_2671_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_20_fu_2687_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp18_fu_2681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add342_fu_2665_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln544_fu_2701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln544_fu_2707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln544_1_fu_2719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_2731_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln544_2_fu_2741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln544_1_fu_2747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_2759_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln544_3_fu_2769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln544_4_fu_2781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln544_2_fu_2787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_2805_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln544_6_fu_2815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln544_3_fu_2821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln551_fu_2949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln553_fu_2955_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3290_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3299_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3308_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3317_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3250_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3260_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3270_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3280_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3054_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3074_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3084_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3094_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3104_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3114_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3124_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3134_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3144_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3154_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3164_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3174_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3184_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3194_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3204_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3054_ce : STD_LOGIC;
    signal grp_fu_3064_ce : STD_LOGIC;
    signal grp_fu_3074_ce : STD_LOGIC;
    signal grp_fu_3084_ce : STD_LOGIC;
    signal grp_fu_3094_ce : STD_LOGIC;
    signal grp_fu_3104_ce : STD_LOGIC;
    signal grp_fu_3114_ce : STD_LOGIC;
    signal grp_fu_3124_ce : STD_LOGIC;
    signal grp_fu_3134_ce : STD_LOGIC;
    signal grp_fu_3144_ce : STD_LOGIC;
    signal grp_fu_3154_ce : STD_LOGIC;
    signal grp_fu_3164_ce : STD_LOGIC;
    signal grp_fu_3174_ce : STD_LOGIC;
    signal grp_fu_3184_ce : STD_LOGIC;
    signal grp_fu_3194_ce : STD_LOGIC;
    signal grp_fu_3204_ce : STD_LOGIC;
    signal grp_fu_3214_ce : STD_LOGIC;
    signal grp_fu_3223_ce : STD_LOGIC;
    signal grp_fu_3232_ce : STD_LOGIC;
    signal grp_fu_3241_ce : STD_LOGIC;
    signal grp_fu_3250_ce : STD_LOGIC;
    signal grp_fu_3260_ce : STD_LOGIC;
    signal grp_fu_3270_ce : STD_LOGIC;
    signal grp_fu_3280_ce : STD_LOGIC;
    signal grp_fu_3290_ce : STD_LOGIC;
    signal grp_fu_3299_ce : STD_LOGIC;
    signal grp_fu_3308_ce : STD_LOGIC;
    signal grp_fu_3317_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_945 : BOOLEAN;
    signal ap_condition_1027 : BOOLEAN;
    signal ap_condition_1030 : BOOLEAN;
    signal ap_condition_1015 : BOOLEAN;
    signal ap_condition_1018 : BOOLEAN;
    signal ap_condition_999 : BOOLEAN;
    signal ap_condition_1005 : BOOLEAN;
    signal ap_condition_3105 : BOOLEAN;
    signal ap_condition_3111 : BOOLEAN;
    signal ap_condition_3114 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component top_mul_8s_8s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_mac_muladd_8s_8s_32s_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component top_mac_muladd_8s_8s_16s_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component top_mac_muladd_8s_8s_17s_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component top_mac_muladd_8s_8s_17s_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_8s_8s_16_1_1_U239 : component top_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => data_W_tmp_4_fu_1912_p3,
        din1 => data_A_tmp_12_reg_3924,
        dout => tmp_7_fu_1968_p2);

    mul_8s_8s_16_1_1_U240 : component top_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => data_W_tmp_8_fu_1918_p3,
        din1 => data_A_tmp_16_reg_3939,
        dout => tmp_11_fu_1988_p2);

    mul_8s_8s_16_1_1_U241 : component top_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => data_W_tmp_12_fu_1924_p3,
        din1 => data_A_tmp_20_reg_3964,
        dout => tmp_15_fu_2008_p2);

    mul_8s_8s_16_1_1_U242 : component top_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => data_W_tmp_fu_2287_p3,
        din1 => data_A_tmp_load_reg_3969_pp0_iter3_reg,
        dout => tmp_fu_2324_p2);

    mac_muladd_8s_8s_32s_32_4_1_U243 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => temp_w_9_fu_1365_p1,
        din1 => data_A_tmp_3_fu_170,
        din2 => grp_fu_3054_p2,
        ce => grp_fu_3054_ce,
        dout => grp_fu_3054_p3);

    mac_muladd_8s_8s_32s_32_4_1_U244 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => temp_w_8_fu_1346_p1,
        din1 => data_A_tmp_7_fu_318,
        din2 => grp_fu_3064_p2,
        ce => grp_fu_3064_ce,
        dout => grp_fu_3064_p3);

    mac_muladd_8s_8s_32s_32_4_1_U245 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => temp_w_7_fu_1327_p1,
        din1 => data_A_tmp_11_fu_334,
        din2 => grp_fu_3074_p2,
        ce => grp_fu_3074_ce,
        dout => grp_fu_3074_p3);

    mac_muladd_8s_8s_32s_32_4_1_U246 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_A_tmp_23_fu_1151_p1,
        din1 => temp_w_fu_1308_p1,
        din2 => grp_fu_3084_p2,
        ce => grp_fu_3084_ce,
        dout => grp_fu_3084_p3);

    mac_muladd_8s_8s_32s_32_4_1_U247 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_A_tmp_fu_146,
        din1 => ap_sig_allocacmp_data_W_reg_15_load,
        din2 => grp_fu_3094_p2,
        ce => grp_fu_3094_ce,
        dout => grp_fu_3094_p3);

    mac_muladd_8s_8s_32s_32_4_1_U248 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_A_tmp_1_fu_154,
        din1 => data_W_reg_11_fu_350,
        din2 => grp_fu_3104_p2,
        ce => grp_fu_3104_ce,
        dout => grp_fu_3104_p3);

    mac_muladd_8s_8s_32s_32_4_1_U249 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_A_tmp_2_fu_162,
        din1 => ap_sig_allocacmp_data_W_reg_7_load_2,
        din2 => grp_fu_3114_p2,
        ce => grp_fu_3114_ce,
        dout => grp_fu_3114_p3);

    mac_muladd_8s_8s_32s_32_4_1_U250 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_A_tmp_4_fu_306,
        din1 => ap_sig_allocacmp_data_W_reg_14_load,
        din2 => grp_fu_3124_p2,
        ce => grp_fu_3124_ce,
        dout => grp_fu_3124_p3);

    mac_muladd_8s_8s_32s_32_4_1_U251 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_A_tmp_5_fu_310,
        din1 => data_W_reg_10_fu_346,
        din2 => grp_fu_3134_p2,
        ce => grp_fu_3134_ce,
        dout => grp_fu_3134_p3);

    mac_muladd_8s_8s_32s_32_4_1_U252 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_A_tmp_6_fu_314,
        din1 => ap_sig_allocacmp_data_W_reg_6_load_2,
        din2 => grp_fu_3144_p2,
        ce => grp_fu_3144_ce,
        dout => grp_fu_3144_p3);

    mac_muladd_8s_8s_32s_32_4_1_U253 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_A_tmp_8_fu_322,
        din1 => ap_sig_allocacmp_data_W_reg_13_load,
        din2 => grp_fu_3154_p2,
        ce => grp_fu_3154_ce,
        dout => grp_fu_3154_p3);

    mac_muladd_8s_8s_32s_32_4_1_U254 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_A_tmp_9_fu_326,
        din1 => data_W_reg_9_fu_342,
        din2 => grp_fu_3164_p2,
        ce => grp_fu_3164_ce,
        dout => grp_fu_3164_p3);

    mac_muladd_8s_8s_32s_32_4_1_U255 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_A_tmp_10_fu_330,
        din1 => ap_sig_allocacmp_data_W_reg_5_load_2,
        din2 => grp_fu_3174_p2,
        ce => grp_fu_3174_ce,
        dout => grp_fu_3174_p3);

    mac_muladd_8s_8s_32s_32_4_1_U256 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_A_tmp_20_fu_1253_p3,
        din1 => ap_sig_allocacmp_data_W_reg_12_load,
        din2 => grp_fu_3184_p2,
        ce => grp_fu_3184_ce,
        dout => grp_fu_3184_p3);

    mac_muladd_8s_8s_32s_32_4_1_U257 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => temp_a_7_fu_1239_p3,
        din1 => data_W_reg_8_fu_338,
        din2 => grp_fu_3194_p2,
        ce => grp_fu_3194_ce,
        dout => grp_fu_3194_p3);

    mac_muladd_8s_8s_32s_32_4_1_U258 : component top_mac_muladd_8s_8s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => temp_a_8_fu_1246_p3,
        din1 => ap_sig_allocacmp_data_W_reg_4_load_2,
        din2 => grp_fu_3204_p2,
        ce => grp_fu_3204_ce,
        dout => grp_fu_3204_p3);

    mac_muladd_8s_8s_16s_17_4_1_U259 : component top_mac_muladd_8s_8s_16s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_W_tmp_1_fu_1691_p3,
        din1 => data_A_tmp_1_fu_154,
        din2 => tmp_fu_2324_p2,
        ce => grp_fu_3214_ce,
        dout => grp_fu_3214_p3);

    mac_muladd_8s_8s_16s_17_4_1_U260 : component top_mac_muladd_8s_8s_16s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_W_tmp_5_fu_1699_p3,
        din1 => data_A_tmp_5_fu_310,
        din2 => tmp_7_reg_4246,
        ce => grp_fu_3223_ce,
        dout => grp_fu_3223_p3);

    mac_muladd_8s_8s_16s_17_4_1_U261 : component top_mac_muladd_8s_8s_16s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_W_tmp_9_fu_1707_p3,
        din1 => data_A_tmp_9_fu_326,
        din2 => tmp_11_reg_4262,
        ce => grp_fu_3232_ce,
        dout => grp_fu_3232_p3);

    mac_muladd_8s_8s_16s_17_4_1_U262 : component top_mac_muladd_8s_8s_16s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_W_tmp_13_fu_1715_p3,
        din1 => temp_a_7_fu_1239_p3,
        din2 => tmp_15_reg_4278,
        ce => grp_fu_3241_ce,
        dout => grp_fu_3241_p3);

    mac_muladd_8s_8s_17s_17_4_1_U263 : component top_mac_muladd_8s_8s_17s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_W_tmp_2_fu_1930_p3,
        din1 => data_A_tmp_2_load_1_reg_4134,
        din2 => grp_fu_3214_p3,
        ce => grp_fu_3250_ce,
        dout => grp_fu_3250_p3);

    mac_muladd_8s_8s_17s_17_4_1_U264 : component top_mac_muladd_8s_8s_17s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_W_tmp_6_fu_1936_p3,
        din1 => data_A_tmp_14_reg_3929,
        din2 => grp_fu_3223_p3,
        ce => grp_fu_3260_ce,
        dout => grp_fu_3260_p3);

    mac_muladd_8s_8s_17s_17_4_1_U265 : component top_mac_muladd_8s_8s_17s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_W_tmp_10_fu_1942_p3,
        din1 => data_A_tmp_18_reg_3944,
        din2 => grp_fu_3232_p3,
        ce => grp_fu_3270_ce,
        dout => grp_fu_3270_p3);

    mac_muladd_8s_8s_17s_17_4_1_U266 : component top_mac_muladd_8s_8s_17s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_W_tmp_14_fu_1948_p3,
        din1 => temp_a_8_reg_3959,
        din2 => grp_fu_3241_p3,
        ce => grp_fu_3280_ce,
        dout => grp_fu_3280_p3);

    mac_muladd_8s_8s_17s_18_4_1_U267 : component top_mac_muladd_8s_8s_17s_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_W_tmp_3_fu_2293_p3,
        din1 => data_A_tmp_3_load_1_reg_4139_pp0_iter3_reg,
        din2 => grp_fu_3250_p3,
        ce => grp_fu_3290_ce,
        dout => grp_fu_3290_p3);

    mac_muladd_8s_8s_17s_18_4_1_U268 : component top_mac_muladd_8s_8s_17s_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_W_tmp_7_fu_2299_p3,
        din1 => data_A_tmp_15_reg_3934_pp0_iter3_reg,
        din2 => grp_fu_3260_p3,
        ce => grp_fu_3299_ce,
        dout => grp_fu_3299_p3);

    mac_muladd_8s_8s_17s_18_4_1_U269 : component top_mac_muladd_8s_8s_17s_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_W_tmp_11_fu_2305_p3,
        din1 => data_A_tmp_19_reg_3949_pp0_iter3_reg,
        din2 => grp_fu_3270_p3,
        ce => grp_fu_3308_ce,
        dout => grp_fu_3308_p3);

    mac_muladd_8s_8s_17s_18_4_1_U270 : component top_mac_muladd_8s_8s_17s_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 17,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => data_W_tmp_15_fu_2311_p3,
        din1 => data_A_tmp_23_reg_3954_pp0_iter3_reg,
        din2 => grp_fu_3280_p3,
        ce => grp_fu_3317_ce,
        dout => grp_fu_3317_p3);

    flow_control_loop_pipe_sequential_init_U : component top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_p_0_0_0261_2246_reg_442_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_945)) then
                if (((icmp_ln384_fu_856_p2 = ap_const_lv1_0) and (icmp_ln378_fu_841_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0261_2246_reg_442 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0261_2246_reg_442 <= ap_phi_reg_pp0_iter1_p_0_0_0261_2246_reg_442;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_0_0_0262_2245_reg_459_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_945)) then
                if (((icmp_ln384_fu_856_p2 = ap_const_lv1_0) and (icmp_ln378_fu_841_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0262_2245_reg_459 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_p_0_0_0262_2245_reg_459 <= ap_phi_reg_pp0_iter1_p_0_0_0262_2245_reg_459;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_351_reg_545_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1030)) then 
                    ap_phi_reg_pp0_iter4_empty_351_reg_545 <= tmp_7_fu_1968_p2;
                elsif ((ap_const_boolean_1 = ap_condition_1027)) then 
                    ap_phi_reg_pp0_iter4_empty_351_reg_545 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_351_reg_545 <= ap_phi_reg_pp0_iter3_empty_351_reg_545;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_352_reg_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1018)) then 
                    ap_phi_reg_pp0_iter4_empty_352_reg_534 <= tmp_11_fu_1988_p2;
                elsif ((ap_const_boolean_1 = ap_condition_1015)) then 
                    ap_phi_reg_pp0_iter4_empty_352_reg_534 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_352_reg_534 <= ap_phi_reg_pp0_iter3_empty_352_reg_534;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_empty_353_reg_523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1005)) then 
                    ap_phi_reg_pp0_iter4_empty_353_reg_523 <= tmp_15_fu_2008_p2;
                elsif ((ap_const_boolean_1 = ap_condition_999)) then 
                    ap_phi_reg_pp0_iter4_empty_353_reg_523 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_empty_353_reg_523 <= ap_phi_reg_pp0_iter3_empty_353_reg_523;
                end if;
            end if; 
        end if;
    end process;

    conv_i_161284_fu_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    conv_i_161284_fu_158 <= ap_const_lv32_0;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    conv_i_161284_fu_158 <= sext_ln466_fu_2917_p1;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    conv_i_161284_fu_158 <= grp_fu_3104_p3;
                end if;
            end if; 
        end if;
    end process;

    conv_i_1_1301_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    conv_i_1_1301_fu_182 <= ap_const_lv32_0;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    conv_i_1_1301_fu_182 <= sext_ln466_5_fu_2920_p1;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    conv_i_1_1301_fu_182 <= grp_fu_3134_p3;
                end if;
            end if; 
        end if;
    end process;

    conv_i_1_2303_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    conv_i_1_2303_fu_186 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    conv_i_1_2303_fu_186 <= grp_fu_3144_p3;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    conv_i_1_2303_fu_186 <= sext_ln466_6_fu_3016_p1;
                end if;
            end if; 
        end if;
    end process;

    conv_i_1_3305_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    conv_i_1_3305_fu_190 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    conv_i_1_3305_fu_190 <= grp_fu_3064_p3;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                    conv_i_1_3305_fu_190 <= sext_ln466_8_fu_2978_p1;
                end if;
            end if; 
        end if;
    end process;

    conv_i_2111286_fu_166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    conv_i_2111286_fu_166 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    conv_i_2111286_fu_166 <= grp_fu_3114_p3;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    conv_i_2111286_fu_166 <= sext_ln466_1_fu_3010_p1;
                end if;
            end if; 
        end if;
    end process;

    conv_i_2_1320_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    conv_i_2_1320_fu_198 <= ap_const_lv32_0;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    conv_i_2_1320_fu_198 <= sext_ln466_10_fu_2923_p1;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    conv_i_2_1320_fu_198 <= grp_fu_3164_p3;
                end if;
            end if; 
        end if;
    end process;

    conv_i_2_2323_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    conv_i_2_2323_fu_202 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    conv_i_2_2323_fu_202 <= grp_fu_3174_p3;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    conv_i_2_2323_fu_202 <= sext_ln466_11_fu_3022_p1;
                end if;
            end if; 
        end if;
    end process;

    conv_i_2_3326_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    conv_i_2_3326_fu_206 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    conv_i_2_3326_fu_206 <= grp_fu_3074_p3;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                    conv_i_2_3326_fu_206 <= sext_ln466_13_fu_2982_p1;
                end if;
            end if; 
        end if;
    end process;

    conv_i_3161288_fu_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    conv_i_3161288_fu_174 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    conv_i_3161288_fu_174 <= grp_fu_3054_p3;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                    conv_i_3161288_fu_174 <= sext_ln466_3_fu_2974_p1;
                end if;
            end if; 
        end if;
    end process;

    conv_i_3_1337_fu_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    conv_i_3_1337_fu_214 <= ap_const_lv32_0;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
                    conv_i_3_1337_fu_214 <= sext_ln466_15_fu_2926_p1;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    conv_i_3_1337_fu_214 <= grp_fu_3194_p3;
                end if;
            end if; 
        end if;
    end process;

    conv_i_3_2338_fu_218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    conv_i_3_2338_fu_218 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    conv_i_3_2338_fu_218 <= grp_fu_3204_p3;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                    conv_i_3_2338_fu_218 <= sext_ln466_16_fu_3028_p1;
                end if;
            end if; 
        end if;
    end process;

    conv_i_3_3339_fu_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    conv_i_3_3339_fu_222 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    conv_i_3_3339_fu_222 <= grp_fu_3084_p3;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                    conv_i_3_3339_fu_222 <= sext_ln353_fu_2986_p1;
                end if;
            end if; 
        end if;
    end process;

    data_A_tmp_10_fu_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_A_tmp_10_fu_330 <= ap_const_lv8_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    data_A_tmp_10_fu_330 <= temp_a_8_fu_1246_p3;
                end if;
            end if; 
        end if;
    end process;

    data_A_tmp_11_fu_334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_A_tmp_11_fu_334 <= ap_const_lv8_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    data_A_tmp_11_fu_334 <= data_A_tmp_23_fu_1151_p1;
                end if;
            end if; 
        end if;
    end process;

    data_A_tmp_1_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_A_tmp_1_fu_154 <= ap_const_lv8_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    data_A_tmp_1_fu_154 <= data_A_tmp_5_fu_310;
                end if;
            end if; 
        end if;
    end process;

    data_A_tmp_2_fu_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_A_tmp_2_fu_162 <= ap_const_lv8_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    data_A_tmp_2_fu_162 <= data_A_tmp_6_fu_314;
                end if;
            end if; 
        end if;
    end process;

    data_A_tmp_3_fu_170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_A_tmp_3_fu_170 <= ap_const_lv8_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    data_A_tmp_3_fu_170 <= data_A_tmp_7_fu_318;
                end if;
            end if; 
        end if;
    end process;

    data_A_tmp_4_fu_306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_A_tmp_4_fu_306 <= ap_const_lv8_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    data_A_tmp_4_fu_306 <= data_A_tmp_8_fu_322;
                end if;
            end if; 
        end if;
    end process;

    data_A_tmp_5_fu_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_A_tmp_5_fu_310 <= ap_const_lv8_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    data_A_tmp_5_fu_310 <= data_A_tmp_9_fu_326;
                end if;
            end if; 
        end if;
    end process;

    data_A_tmp_6_fu_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_A_tmp_6_fu_314 <= ap_const_lv8_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    data_A_tmp_6_fu_314 <= data_A_tmp_10_fu_330;
                end if;
            end if; 
        end if;
    end process;

    data_A_tmp_7_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_A_tmp_7_fu_318 <= ap_const_lv8_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    data_A_tmp_7_fu_318 <= data_A_tmp_11_fu_334;
                end if;
            end if; 
        end if;
    end process;

    data_A_tmp_8_fu_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_A_tmp_8_fu_322 <= ap_const_lv8_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    data_A_tmp_8_fu_322 <= data_A_tmp_20_fu_1253_p3;
                end if;
            end if; 
        end if;
    end process;

    data_A_tmp_9_fu_326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_A_tmp_9_fu_326 <= ap_const_lv8_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    data_A_tmp_9_fu_326 <= temp_a_7_fu_1239_p3;
                end if;
            end if; 
        end if;
    end process;

    data_A_tmp_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_A_tmp_fu_146 <= ap_const_lv8_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    data_A_tmp_fu_146 <= data_A_tmp_4_fu_306;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_10_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_10_fu_346 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3114)) then 
                    data_W_reg_10_fu_346 <= data_W_tmp_5_fu_1699_p3;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_10_fu_346 <= ap_sig_allocacmp_data_W_reg_6_load;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_11_fu_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_11_fu_350 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3114)) then 
                    data_W_reg_11_fu_350 <= data_W_tmp_1_fu_1691_p3;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_11_fu_350 <= ap_sig_allocacmp_data_W_reg_7_load;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_12_fu_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_12_fu_258 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_12_fu_258 <= data_W_reg_8_fu_338;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    data_W_reg_12_fu_258 <= data_W_tmp_12_fu_1924_p3;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_13_fu_262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_13_fu_262 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_13_fu_262 <= data_W_reg_9_fu_342;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    data_W_reg_13_fu_262 <= data_W_tmp_8_fu_1918_p3;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_14_fu_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_14_fu_266 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_14_fu_266 <= data_W_reg_10_fu_346;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    data_W_reg_14_fu_266 <= data_W_tmp_4_fu_1912_p3;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_15_fu_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_15_fu_270 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_15_fu_270 <= data_W_reg_11_fu_350;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    data_W_reg_15_fu_270 <= data_W_tmp_fu_2287_p3;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_1_fu_230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_1_fu_230 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_1_fu_230 <= temp_w_7_fu_1327_p1;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    data_W_reg_1_fu_230 <= data_W_tmp_11_fu_2305_p3;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_2_fu_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_2_fu_234 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_2_fu_234 <= temp_w_8_fu_1346_p1;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    data_W_reg_2_fu_234 <= data_W_tmp_7_fu_2299_p3;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_3_fu_238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_3_fu_238 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_3_fu_238 <= temp_w_9_fu_1365_p1;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    data_W_reg_3_fu_238 <= data_W_tmp_3_fu_2293_p3;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_4_fu_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_4_fu_242 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_4_fu_242 <= temp_w_fu_1308_p1;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    data_W_reg_4_fu_242 <= data_W_tmp_14_fu_1948_p3;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_5_fu_246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_5_fu_246 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_5_fu_246 <= temp_w_7_fu_1327_p1;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    data_W_reg_5_fu_246 <= data_W_tmp_10_fu_1942_p3;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_6_fu_250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_6_fu_250 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_6_fu_250 <= temp_w_8_fu_1346_p1;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    data_W_reg_6_fu_250 <= data_W_tmp_6_fu_1936_p3;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_7_fu_254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_7_fu_254 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_7_fu_254 <= temp_w_9_fu_1365_p1;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                    data_W_reg_7_fu_254 <= data_W_tmp_2_fu_1930_p3;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_8_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_8_fu_338 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3114)) then 
                    data_W_reg_8_fu_338 <= data_W_tmp_13_fu_1715_p3;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_8_fu_338 <= ap_sig_allocacmp_data_W_reg_4_load;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_9_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_9_fu_342 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3114)) then 
                    data_W_reg_9_fu_342 <= data_W_tmp_9_fu_1707_p3;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_9_fu_342 <= ap_sig_allocacmp_data_W_reg_5_load;
                end if;
            end if; 
        end if;
    end process;

    data_W_reg_fu_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    data_W_reg_fu_226 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_condition_3111)) then 
                    data_W_reg_fu_226 <= temp_w_fu_1308_p1;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    data_W_reg_fu_226 <= data_W_tmp_15_fu_2311_p3;
                end if;
            end if; 
        end if;
    end process;

    empty_348_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_348_fu_178 <= ap_const_lv32_0;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    empty_348_fu_178 <= sext_ln529_2_fu_2383_p1;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    empty_348_fu_178 <= grp_fu_3124_p3;
                end if;
            end if; 
        end if;
    end process;

    empty_349_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_349_fu_194 <= ap_const_lv32_0;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    empty_349_fu_194 <= sext_ln529_1_fu_2379_p1;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    empty_349_fu_194 <= grp_fu_3154_p3;
                end if;
            end if; 
        end if;
    end process;

    empty_350_fu_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_350_fu_210 <= ap_const_lv32_0;
                elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
                    empty_350_fu_210 <= sext_ln529_fu_2375_p1;
                elsif ((ap_const_boolean_1 = ap_condition_3105)) then 
                    empty_350_fu_210 <= grp_fu_3184_p3;
                end if;
            end if; 
        end if;
    end process;

    empty_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((mode = ap_const_lv1_1) and (or_ln529_2_reg_3920_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln378_reg_3824_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1)))) then 
                empty_fu_150 <= ap_const_lv32_0;
            elsif (((mode = ap_const_lv1_1) and (or_ln529_2_reg_3920_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                empty_fu_150 <= sext_ln496_50_fu_2330_p1;
            elsif (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                empty_fu_150 <= grp_fu_3094_p3;
            end if; 
        end if;
    end process;

    flag_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    flag_fu_130 <= ap_const_lv32_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln378_fu_841_p2 = ap_const_lv1_0))) then 
                    flag_fu_130 <= flag_5_fu_898_p3;
                end if;
            end if; 
        end if;
    end process;

    out_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    out_fu_126 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter5 = ap_const_logic_1)) then 
                    out_fu_126 <= out_18_fu_2961_p3;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0261_2249_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0261_2249_fu_302 <= ap_const_lv32_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0261_2249_fu_302 <= ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0261_2250264_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0261_2250264_fu_274 <= ap_const_lv32_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0261_2250264_fu_274 <= select_ln446_5_fu_1789_p3;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0261_2250266267_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0261_2250266267_fu_278 <= ap_const_lv32_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0261_2250266267_fu_278 <= select_ln446_4_fu_1782_p3;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0261_2250266269272_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0261_2250266269272_fu_282 <= ap_const_lv32_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0261_2250266269272_fu_282 <= select_ln446_3_fu_1775_p3;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0262_2244252_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0262_2244252_fu_134 <= ap_const_lv32_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0262_2244252_fu_134 <= select_ln446_2_fu_1274_p3;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0262_2244254256_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0262_2244254256_fu_138 <= ap_const_lv32_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0262_2244254256_fu_138 <= select_ln446_1_fu_1267_p3;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0262_2244254258262_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    p_0_0_0262_2244254258262_fu_142 <= ap_const_lv32_0;
                elsif (((icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    p_0_0_0262_2244254258262_fu_142 <= select_ln446_fu_1260_p3;
                end if;
            end if; 
        end if;
    end process;

    rep_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    rep_fu_122 <= ap_const_lv32_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln378_fu_841_p2 = ap_const_lv1_0))) then 
                    rep_fu_122 <= rep_7_fu_846_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln441_1_reg_4182 <= and_ln441_1_fu_1681_p2;
                and_ln441_1_reg_4182_pp0_iter3_reg <= and_ln441_1_reg_4182;
                and_ln441_2_reg_4189 <= and_ln441_2_fu_1686_p2;
                and_ln441_2_reg_4189_pp0_iter3_reg <= and_ln441_2_reg_4189;
                and_ln441_reg_4175 <= and_ln441_fu_1676_p2;
                and_ln441_reg_4175_pp0_iter3_reg <= and_ln441_reg_4175;
                and_ln539_reg_4454 <= and_ln539_fu_2659_p2;
                and_ln539_reg_4454_pp0_iter6_reg <= and_ln539_reg_4454;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                cmp271_reg_3848_pp0_iter2_reg <= cmp271_reg_3848;
                cmp271_reg_3848_pp0_iter3_reg <= cmp271_reg_3848_pp0_iter2_reg;
                cmp271_reg_3848_pp0_iter4_reg <= cmp271_reg_3848_pp0_iter3_reg;
                data_A_tmp_12_reg_3924 <= data_A_tmp_4_fu_306;
                data_A_tmp_14_reg_3929 <= data_A_tmp_6_fu_314;
                data_A_tmp_15_reg_3934 <= data_A_tmp_7_fu_318;
                data_A_tmp_15_reg_3934_pp0_iter3_reg <= data_A_tmp_15_reg_3934;
                data_A_tmp_16_reg_3939 <= data_A_tmp_8_fu_322;
                data_A_tmp_18_reg_3944 <= data_A_tmp_10_fu_330;
                data_A_tmp_19_reg_3949 <= data_A_tmp_11_fu_334;
                data_A_tmp_19_reg_3949_pp0_iter3_reg <= data_A_tmp_19_reg_3949;
                data_A_tmp_20_reg_3964 <= data_A_tmp_20_fu_1253_p3;
                data_A_tmp_23_reg_3954 <= data_A_tmp_23_fu_1151_p1;
                data_A_tmp_23_reg_3954_pp0_iter3_reg <= data_A_tmp_23_reg_3954;
                data_A_tmp_3_load_1_reg_4139_pp0_iter3_reg <= data_A_tmp_3_load_1_reg_4139;
                data_A_tmp_load_reg_3969 <= data_A_tmp_fu_146;
                data_A_tmp_load_reg_3969_pp0_iter3_reg <= data_A_tmp_load_reg_3969;
                icmp_ln378_reg_3824_pp0_iter2_reg <= icmp_ln378_reg_3824;
                icmp_ln378_reg_3824_pp0_iter3_reg <= icmp_ln378_reg_3824_pp0_iter2_reg;
                icmp_ln378_reg_3824_pp0_iter4_reg <= icmp_ln378_reg_3824_pp0_iter3_reg;
                icmp_ln378_reg_3824_pp0_iter5_reg <= icmp_ln378_reg_3824_pp0_iter4_reg;
                icmp_ln378_reg_3824_pp0_iter6_reg <= icmp_ln378_reg_3824_pp0_iter5_reg;
                icmp_ln384_reg_3835_pp0_iter2_reg <= icmp_ln384_reg_3835;
                icmp_ln384_reg_3835_pp0_iter3_reg <= icmp_ln384_reg_3835_pp0_iter2_reg;
                icmp_ln384_reg_3835_pp0_iter4_reg <= icmp_ln384_reg_3835_pp0_iter3_reg;
                icmp_ln384_reg_3835_pp0_iter5_reg <= icmp_ln384_reg_3835_pp0_iter4_reg;
                icmp_ln384_reg_3835_pp0_iter6_reg <= icmp_ln384_reg_3835_pp0_iter5_reg;
                icmp_ln487_1_reg_3869_pp0_iter2_reg <= icmp_ln487_1_reg_3869;
                icmp_ln487_1_reg_3869_pp0_iter3_reg <= icmp_ln487_1_reg_3869_pp0_iter2_reg;
                icmp_ln487_2_reg_3874_pp0_iter2_reg <= icmp_ln487_2_reg_3874;
                icmp_ln487_2_reg_3874_pp0_iter3_reg <= icmp_ln487_2_reg_3874_pp0_iter2_reg;
                icmp_ln487_3_reg_3879_pp0_iter2_reg <= icmp_ln487_3_reg_3879;
                icmp_ln487_3_reg_3879_pp0_iter3_reg <= icmp_ln487_3_reg_3879_pp0_iter2_reg;
                icmp_ln487_4_reg_3884_pp0_iter2_reg <= icmp_ln487_4_reg_3884;
                icmp_ln487_4_reg_3884_pp0_iter3_reg <= icmp_ln487_4_reg_3884_pp0_iter2_reg;
                icmp_ln487_5_reg_3889_pp0_iter2_reg <= icmp_ln487_5_reg_3889;
                icmp_ln487_5_reg_3889_pp0_iter3_reg <= icmp_ln487_5_reg_3889_pp0_iter2_reg;
                icmp_ln487_6_reg_3894_pp0_iter2_reg <= icmp_ln487_6_reg_3894;
                icmp_ln487_6_reg_3894_pp0_iter3_reg <= icmp_ln487_6_reg_3894_pp0_iter2_reg;
                icmp_ln487_reg_3864_pp0_iter2_reg <= icmp_ln487_reg_3864;
                icmp_ln487_reg_3864_pp0_iter3_reg <= icmp_ln487_reg_3864_pp0_iter2_reg;
                icmp_ln518_reg_3859_pp0_iter2_reg <= icmp_ln518_reg_3859;
                icmp_ln518_reg_3859_pp0_iter3_reg <= icmp_ln518_reg_3859_pp0_iter2_reg;
                icmp_ln518_reg_3859_pp0_iter4_reg <= icmp_ln518_reg_3859_pp0_iter3_reg;
                icmp_ln539_reg_3899_pp0_iter2_reg <= icmp_ln539_reg_3899;
                icmp_ln539_reg_3899_pp0_iter3_reg <= icmp_ln539_reg_3899_pp0_iter2_reg;
                icmp_ln539_reg_3899_pp0_iter4_reg <= icmp_ln539_reg_3899_pp0_iter3_reg;
                icmp_ln544_5_reg_4482 <= icmp_ln544_5_fu_2799_p2;
                icmp_ln544_5_reg_4482_pp0_iter6_reg <= icmp_ln544_5_reg_4482;
                or_ln441_2_reg_4168 <= or_ln441_2_fu_1670_p2;
                or_ln441_2_reg_4168_pp0_iter3_reg <= or_ln441_2_reg_4168;
                or_ln529_1_reg_3916_pp0_iter2_reg <= or_ln529_1_reg_3916;
                or_ln529_1_reg_3916_pp0_iter3_reg <= or_ln529_1_reg_3916_pp0_iter2_reg;
                or_ln529_1_reg_3916_pp0_iter4_reg <= or_ln529_1_reg_3916_pp0_iter3_reg;
                or_ln529_1_reg_3916_pp0_iter5_reg <= or_ln529_1_reg_3916_pp0_iter4_reg;
                or_ln529_1_reg_3916_pp0_iter6_reg <= or_ln529_1_reg_3916_pp0_iter5_reg;
                or_ln529_2_reg_3920_pp0_iter2_reg <= or_ln529_2_reg_3920;
                or_ln529_2_reg_3920_pp0_iter3_reg <= or_ln529_2_reg_3920_pp0_iter2_reg;
                or_ln529_2_reg_3920_pp0_iter4_reg <= or_ln529_2_reg_3920_pp0_iter3_reg;
                or_ln529_2_reg_3920_pp0_iter5_reg <= or_ln529_2_reg_3920_pp0_iter4_reg;
                or_ln529_2_reg_3920_pp0_iter6_reg <= or_ln529_2_reg_3920_pp0_iter5_reg;
                or_ln529_reg_3912_pp0_iter2_reg <= or_ln529_reg_3912;
                or_ln529_reg_3912_pp0_iter3_reg <= or_ln529_reg_3912_pp0_iter2_reg;
                or_ln529_reg_3912_pp0_iter4_reg <= or_ln529_reg_3912_pp0_iter3_reg;
                or_ln529_reg_3912_pp0_iter5_reg <= or_ln529_reg_3912_pp0_iter4_reg;
                or_ln529_reg_3912_pp0_iter6_reg <= or_ln529_reg_3912_pp0_iter5_reg;
                or_ln544_1_reg_4462 <= or_ln544_1_fu_2713_p2;
                or_ln544_1_reg_4462_pp0_iter6_reg <= or_ln544_1_reg_4462;
                or_ln544_2_reg_4466 <= or_ln544_2_fu_2725_p2;
                or_ln544_2_reg_4466_pp0_iter6_reg <= or_ln544_2_reg_4466;
                or_ln544_3_reg_4470 <= or_ln544_3_fu_2753_p2;
                or_ln544_3_reg_4470_pp0_iter6_reg <= or_ln544_3_reg_4470;
                or_ln544_4_reg_4474 <= or_ln544_4_fu_2775_p2;
                or_ln544_4_reg_4474_pp0_iter6_reg <= or_ln544_4_reg_4474;
                or_ln544_5_reg_4478 <= or_ln544_5_fu_2793_p2;
                or_ln544_5_reg_4478_pp0_iter6_reg <= or_ln544_5_reg_4478;
                or_ln544_6_reg_4486 <= or_ln544_6_fu_2827_p2;
                or_ln544_6_reg_4486_pp0_iter6_reg <= or_ln544_6_reg_4486;
                or_ln544_reg_4458 <= or_ln544_fu_2695_p2;
                or_ln544_reg_4458_pp0_iter6_reg <= or_ln544_reg_4458;
                select_ln509_11_reg_4444 <= select_ln509_11_fu_2602_p3;
                select_ln509_11_reg_4444_pp0_iter6_reg <= select_ln509_11_reg_4444;
                select_ln509_15_reg_4449 <= select_ln509_15_fu_2641_p3;
                select_ln509_15_reg_4449_pp0_iter6_reg <= select_ln509_15_reg_4449;
                select_ln509_3_reg_4434 <= select_ln509_3_fu_2546_p3;
                select_ln509_3_reg_4434_pp0_iter6_reg <= select_ln509_3_reg_4434;
                select_ln509_7_reg_4439 <= select_ln509_7_fu_2574_p3;
                select_ln509_7_reg_4439_pp0_iter6_reg <= select_ln509_7_reg_4439;
                temp_a_8_reg_3959 <= temp_a_8_fu_1246_p3;
                temp_w_10_reg_4144 <= temp_w_10_fu_1604_p1;
                temp_w_10_reg_4144_pp0_iter3_reg <= temp_w_10_reg_4144;
                temp_w_11_reg_4152 <= ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8(15 downto 8);
                temp_w_13_reg_4160 <= ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8(31 downto 24);
                temp_w_13_reg_4160_pp0_iter3_reg <= temp_w_13_reg_4160;
                tmp_11_reg_4262 <= tmp_11_fu_1988_p2;
                tmp_15_reg_4278 <= tmp_15_fu_2008_p2;
                tmp_7_reg_4246 <= tmp_7_fu_1968_p2;
                ult62_reg_3843_pp0_iter2_reg <= ult62_reg_3843;
                ult62_reg_3843_pp0_iter3_reg <= ult62_reg_3843_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                cmp271_reg_3848 <= cmp271_fu_882_p2;
                icmp8_reg_3904 <= icmp8_fu_963_p2;
                icmp_ln378_reg_3824 <= icmp_ln378_fu_841_p2;
                icmp_ln384_reg_3835 <= icmp_ln384_fu_856_p2;
                icmp_ln391_reg_3839 <= icmp_ln391_fu_871_p2;
                icmp_ln487_1_reg_3869 <= icmp_ln487_1_fu_912_p2;
                icmp_ln487_2_reg_3874 <= icmp_ln487_2_fu_918_p2;
                icmp_ln487_3_reg_3879 <= icmp_ln487_3_fu_924_p2;
                icmp_ln487_4_reg_3884 <= icmp_ln487_4_fu_930_p2;
                icmp_ln487_5_reg_3889 <= icmp_ln487_5_fu_936_p2;
                icmp_ln487_6_reg_3894 <= icmp_ln487_6_fu_942_p2;
                icmp_ln487_reg_3864 <= icmp_ln487_fu_906_p2;
                icmp_ln518_reg_3859 <= icmp_ln518_fu_893_p2;
                icmp_ln539_reg_3899 <= icmp_ln539_fu_948_p2;
                or_ln529_1_reg_3916 <= or_ln529_1_fu_1042_p2;
                or_ln529_2_reg_3920 <= or_ln529_2_fu_1071_p2;
                or_ln529_reg_3912 <= or_ln529_fu_1003_p2;
                trunc_ln378_reg_3828 <= trunc_ln378_fu_852_p1;
                ult62_reg_3843 <= ult62_fu_877_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_empty_351_reg_545 <= ap_phi_reg_pp0_iter0_empty_351_reg_545;
                ap_phi_reg_pp0_iter1_empty_352_reg_534 <= ap_phi_reg_pp0_iter0_empty_352_reg_534;
                ap_phi_reg_pp0_iter1_empty_353_reg_523 <= ap_phi_reg_pp0_iter0_empty_353_reg_523;
                ap_phi_reg_pp0_iter1_p_0_0_0261_2246_reg_442 <= ap_phi_reg_pp0_iter0_p_0_0_0261_2246_reg_442;
                ap_phi_reg_pp0_iter1_p_0_0_0262_2245_reg_459 <= ap_phi_reg_pp0_iter0_p_0_0_0262_2245_reg_459;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_empty_351_reg_545 <= ap_phi_reg_pp0_iter1_empty_351_reg_545;
                ap_phi_reg_pp0_iter2_empty_352_reg_534 <= ap_phi_reg_pp0_iter1_empty_352_reg_534;
                ap_phi_reg_pp0_iter2_empty_353_reg_523 <= ap_phi_reg_pp0_iter1_empty_353_reg_523;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_empty_351_reg_545 <= ap_phi_reg_pp0_iter2_empty_351_reg_545;
                ap_phi_reg_pp0_iter3_empty_352_reg_534 <= ap_phi_reg_pp0_iter2_empty_352_reg_534;
                ap_phi_reg_pp0_iter3_empty_353_reg_523 <= ap_phi_reg_pp0_iter2_empty_353_reg_523;
                data_A_tmp_2_load_1_reg_4134 <= data_A_tmp_2_fu_162;
                data_A_tmp_3_load_1_reg_4139 <= data_A_tmp_3_fu_170;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_0_0238336_fu_298 <= select_ln509_15_fu_2641_p3;
                p_0_0238_1317_fu_294 <= select_ln509_11_fu_2602_p3;
                p_0_0238_2299_fu_290 <= select_ln509_7_fu_2574_p3;
                p_0_0238_3274_fu_286 <= select_ln509_3_fu_2546_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add342_fu_2665_p2 <= std_logic_vector(unsigned(out_17_fu_2440_p3) + unsigned(ap_const_lv32_FFFFFFFD));
    add_ln553_fu_2955_p2 <= std_logic_vector(unsigned(out_17_fu_2440_p3) + unsigned(ap_const_lv32_1));
    and_ln441_1_fu_1681_p2 <= (icmp_ln441_1_fu_1643_p2 and icmp8_reg_3904);
    and_ln441_2_fu_1686_p2 <= (icmp_ln441_fu_1638_p2 and icmp8_reg_3904);
    and_ln441_fu_1676_p2 <= (icmp_ln441_2_fu_1648_p2 and icmp8_reg_3904);
    and_ln487_1_fu_2122_p2 <= (rev63_fu_2056_p2 and icmp_ln487_1_reg_3869_pp0_iter3_reg);
    and_ln487_2_fu_2135_p2 <= (rev63_fu_2056_p2 and icmp_ln487_2_reg_3874_pp0_iter3_reg);
    and_ln487_3_fu_2148_p2 <= (rev63_fu_2056_p2 and icmp_ln487_3_reg_3879_pp0_iter3_reg);
    and_ln487_4_fu_2185_p2 <= (rev63_fu_2056_p2 and icmp_ln487_4_reg_3884_pp0_iter3_reg);
    and_ln487_5_fu_2222_p2 <= (rev63_fu_2056_p2 and icmp_ln487_5_reg_3889_pp0_iter3_reg);
    and_ln487_6_fu_2259_p2 <= (rev63_fu_2056_p2 and icmp_ln487_6_reg_3894_pp0_iter3_reg);
    and_ln487_fu_2109_p2 <= (rev63_fu_2056_p2 and icmp_ln487_reg_3864_pp0_iter3_reg);
    and_ln529_1_fu_997_p2 <= (rev65_fu_974_p2 and icmp_ln529_fu_980_p2);
    and_ln529_2_fu_1030_p2 <= (icmp_ln529_3_fu_1024_p2 and icmp_ln384_fu_856_p2);
    and_ln529_3_fu_1036_p2 <= (rev65_fu_974_p2 and icmp_ln529_2_fu_1009_p2);
    and_ln529_4_fu_1059_p2 <= (icmp_ln529_5_fu_1053_p2 and icmp_ln384_fu_856_p2);
    and_ln529_5_fu_1065_p2 <= (rev65_fu_974_p2 and icmp_ln529_4_fu_1048_p2);
    and_ln529_fu_991_p2 <= (icmp_ln529_1_fu_985_p2 and icmp_ln384_fu_856_p2);
    and_ln539_fu_2659_p2 <= (xor_ln539_fu_2648_p2 and icmp_ln539_1_fu_2653_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter7, ap_block_state3_pp0_stage0_iter2, ap_block_state7_pp0_stage0_iter7)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter7)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter7, ap_block_state3_pp0_stage0_iter2, ap_block_state7_pp0_stage0_iter7)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter7)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter7, ap_block_state3_pp0_stage0_iter2, ap_block_state7_pp0_stage0_iter7)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage0_iter7)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(fifo_SA_A_0_0_empty_n, ap_predicate_op207_read_state3, fifo_SA_W_0_0_empty_n, ap_predicate_op209_read_state3, ap_predicate_op212_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((ap_predicate_op212_read_state3 = ap_const_boolean_1) and (fifo_SA_W_0_0_empty_n = ap_const_logic_0)) or ((ap_predicate_op209_read_state3 = ap_const_boolean_1) and (fifo_SA_W_0_0_empty_n = ap_const_logic_0)) or ((ap_predicate_op207_read_state3 = ap_const_boolean_1) and (fifo_SA_A_0_0_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state7_pp0_stage0_iter7_assign_proc : process(fifo_SA_O_0_0_0_full_n, ap_predicate_op757_write_state7, fifo_SA_O_0_0_1_full_n, ap_predicate_op759_write_state7, fifo_SA_O_0_0_2_full_n, ap_predicate_op761_write_state7, fifo_SA_O_0_0_3_full_n, ap_predicate_op763_write_state7, ap_predicate_op773_write_state7, ap_predicate_op774_write_state7, ap_predicate_op775_write_state7, ap_predicate_op780_write_state7)
    begin
                ap_block_state7_pp0_stage0_iter7 <= (((fifo_SA_O_0_0_0_full_n = ap_const_logic_0) and (ap_predicate_op773_write_state7 = ap_const_boolean_1)) or ((fifo_SA_O_0_0_0_full_n = ap_const_logic_0) and (ap_predicate_op757_write_state7 = ap_const_boolean_1)) or ((ap_predicate_op780_write_state7 = ap_const_boolean_1) and (fifo_SA_O_0_0_3_full_n = ap_const_logic_0)) or ((ap_predicate_op775_write_state7 = ap_const_boolean_1) and (fifo_SA_O_0_0_2_full_n = ap_const_logic_0)) or ((ap_predicate_op774_write_state7 = ap_const_boolean_1) and (fifo_SA_O_0_0_1_full_n = ap_const_logic_0)) or ((ap_predicate_op763_write_state7 = ap_const_boolean_1) and (fifo_SA_O_0_0_3_full_n = ap_const_logic_0)) or ((ap_predicate_op761_write_state7 = ap_const_boolean_1) and (fifo_SA_O_0_0_2_full_n = ap_const_logic_0)) or ((ap_predicate_op759_write_state7 = ap_const_boolean_1) and (fifo_SA_O_0_0_1_full_n = ap_const_logic_0)));
    end process;


    ap_condition_1005_assign_proc : process(mode, icmp_ln378_reg_3824_pp0_iter2_reg, icmp_ln384_reg_3835_pp0_iter2_reg)
    begin
                ap_condition_1005 <= ((mode = ap_const_lv1_1) and (icmp_ln384_reg_3835_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_1015_assign_proc : process(mode, icmp_ln378_reg_3824_pp0_iter2_reg, or_ln529_reg_3912_pp0_iter2_reg)
    begin
                ap_condition_1015 <= ((mode = ap_const_lv1_1) and (or_ln529_reg_3912_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln378_reg_3824_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_1018_assign_proc : process(mode, icmp_ln378_reg_3824_pp0_iter2_reg, or_ln529_reg_3912_pp0_iter2_reg)
    begin
                ap_condition_1018 <= ((mode = ap_const_lv1_1) and (or_ln529_reg_3912_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_1027_assign_proc : process(mode, icmp_ln378_reg_3824_pp0_iter2_reg, or_ln529_1_reg_3916_pp0_iter2_reg)
    begin
                ap_condition_1027 <= ((mode = ap_const_lv1_1) and (or_ln529_1_reg_3916_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln378_reg_3824_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_1030_assign_proc : process(mode, icmp_ln378_reg_3824_pp0_iter2_reg, or_ln529_1_reg_3916_pp0_iter2_reg)
    begin
                ap_condition_1030 <= ((mode = ap_const_lv1_1) and (or_ln529_1_reg_3916_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_3105_assign_proc : process(ap_enable_reg_pp0_iter5, mode, icmp_ln378_reg_3824_pp0_iter4_reg)
    begin
                ap_condition_3105 <= ((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1));
    end process;


    ap_condition_3111_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln378_reg_3824, mode)
    begin
                ap_condition_3111 <= ((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_3114_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln378_reg_3824, mode)
    begin
                ap_condition_3114 <= ((mode = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1));
    end process;


    ap_condition_945_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_945 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_999_assign_proc : process(mode, icmp_ln378_reg_3824_pp0_iter2_reg, icmp_ln384_reg_3835_pp0_iter2_reg)
    begin
                ap_condition_999 <= ((mode = ap_const_lv1_1) and (icmp_ln384_reg_3835_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln378_reg_3824_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln378_fu_841_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln378_fu_841_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln378_reg_3824, ap_block_pp0_stage0_subdone)
    begin
        if (((icmp_ln378_reg_3824 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8_assign_proc : process(icmp_ln378_reg_3824, icmp_ln384_reg_3835, fifo_SA_W_0_0_dout, icmp_ln391_reg_3839, mode, ap_phi_reg_pp0_iter2_p_0_0_0261_2246_reg_442, p_0_0_0261_2249_fu_302)
    begin
        if (((icmp_ln391_reg_3839 = ap_const_lv1_0) and (mode = ap_const_lv1_1) and (icmp_ln384_reg_3835 = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0))) then 
            ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8 <= p_0_0_0261_2249_fu_302;
        elsif ((((icmp_ln391_reg_3839 = ap_const_lv1_1) and (mode = ap_const_lv1_1) and (icmp_ln384_reg_3835 = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0)) or ((mode = ap_const_lv1_0) and (icmp_ln384_reg_3835 = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0)))) then 
            ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8 <= fifo_SA_W_0_0_dout;
        else 
            ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8 <= ap_phi_reg_pp0_iter2_p_0_0_0261_2246_reg_442;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0261_2250266269271401421426572581603615637653697756829_phi_fu_480_p6_assign_proc : process(icmp_ln378_reg_3824, or_ln529_2_reg_3920, mode, sext_ln429_3_fu_1379_p1, ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269271401421426572581603615637653697756829_reg_477, p_0_0_0261_2250266269272_fu_282)
    begin
        if ((((mode = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0) and (or_ln529_2_reg_3920 = ap_const_lv1_0)) or ((mode = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0) and (or_ln529_2_reg_3920 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_0_0_0261_2250266269271401421426572581603615637653697756829_phi_fu_480_p6 <= p_0_0_0261_2250266269272_fu_282;
        elsif (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824 = ap_const_lv1_0))) then 
            ap_phi_mux_p_0_0_0261_2250266269271401421426572581603615637653697756829_phi_fu_480_p6 <= sext_ln429_3_fu_1379_p1;
        else 
            ap_phi_mux_p_0_0_0261_2250266269271401421426572581603615637653697756829_phi_fu_480_p6 <= ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269271401421426572581603615637653697756829_reg_477;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6_assign_proc : process(icmp_ln378_reg_3824, or_ln529_2_reg_3920, mode, sext_ln429_2_fu_1360_p1, ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269402419427570582601616635654695758827_reg_488, p_0_0_0261_2250266267_fu_278)
    begin
        if ((((mode = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0) and (or_ln529_2_reg_3920 = ap_const_lv1_0)) or ((mode = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0) and (or_ln529_2_reg_3920 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6 <= p_0_0_0261_2250266267_fu_278;
        elsif (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824 = ap_const_lv1_0))) then 
            ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6 <= sext_ln429_2_fu_1360_p1;
        else 
            ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6 <= ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269402419427570582601616635654695758827_reg_488;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6_assign_proc : process(icmp_ln378_reg_3824, or_ln529_2_reg_3920, mode, sext_ln429_1_fu_1341_p1, ap_phi_reg_pp0_iter2_p_0_0_0261_2250266403417428568583599617633655693760825_reg_499, p_0_0_0261_2250264_fu_274)
    begin
        if ((((mode = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0) and (or_ln529_2_reg_3920 = ap_const_lv1_0)) or ((mode = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0) and (or_ln529_2_reg_3920 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6 <= p_0_0_0261_2250264_fu_274;
        elsif (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824 = ap_const_lv1_0))) then 
            ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6 <= sext_ln429_1_fu_1341_p1;
        else 
            ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6 <= ap_phi_reg_pp0_iter2_p_0_0_0261_2250266403417428568583599617633655693760825_reg_499;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6_assign_proc : process(icmp_ln378_reg_3824, or_ln529_2_reg_3920, mode, ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8, sext_ln429_fu_1322_p1, ap_phi_reg_pp0_iter2_p_0_0_0261_2250404415429566584597618631656691762823_reg_510)
    begin
        if ((((mode = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0) and (or_ln529_2_reg_3920 = ap_const_lv1_0)) or ((mode = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0) and (or_ln529_2_reg_3920 = ap_const_lv1_1)))) then 
            ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6 <= ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8;
        elsif (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824 = ap_const_lv1_0))) then 
            ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6 <= sext_ln429_fu_1322_p1;
        else 
            ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6 <= ap_phi_reg_pp0_iter2_p_0_0_0261_2250404415429566584597618631656691762823_reg_510;
        end if; 
    end process;


    ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8_assign_proc : process(fifo_SA_A_0_0_dout, icmp_ln378_reg_3824, icmp_ln384_reg_3835, icmp_ln391_reg_3839, mode, ap_phi_reg_pp0_iter2_p_0_0_0262_2245_reg_459)
    begin
        if ((((icmp_ln391_reg_3839 = ap_const_lv1_0) and (mode = ap_const_lv1_1) and (icmp_ln384_reg_3835 = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0)) or ((icmp_ln391_reg_3839 = ap_const_lv1_1) and (mode = ap_const_lv1_1) and (icmp_ln384_reg_3835 = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0)) or ((mode = ap_const_lv1_0) and (icmp_ln384_reg_3835 = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0)))) then 
            ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8 <= fifo_SA_A_0_0_dout;
        else 
            ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8 <= ap_phi_reg_pp0_iter2_p_0_0_0262_2245_reg_459;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_empty_351_reg_545 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_352_reg_534 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_empty_353_reg_523 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_0261_2246_reg_442 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_0_0262_2245_reg_459 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269271401421426572581603615637653697756829_reg_477 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269402419427570582601616635654695758827_reg_488 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0261_2250266403417428568583599617633655693760825_reg_499 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter2_p_0_0_0261_2250404415429566584597618631656691762823_reg_510 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op207_read_state3_assign_proc : process(icmp_ln378_reg_3824, icmp_ln384_reg_3835)
    begin
                ap_predicate_op207_read_state3 <= ((icmp_ln384_reg_3835 = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0));
    end process;


    ap_predicate_op209_read_state3_assign_proc : process(icmp_ln378_reg_3824, icmp_ln384_reg_3835, mode)
    begin
                ap_predicate_op209_read_state3 <= ((mode = ap_const_lv1_0) and (icmp_ln384_reg_3835 = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0));
    end process;


    ap_predicate_op212_read_state3_assign_proc : process(icmp_ln378_reg_3824, icmp_ln384_reg_3835, icmp_ln391_reg_3839, mode)
    begin
                ap_predicate_op212_read_state3 <= ((icmp_ln391_reg_3839 = ap_const_lv1_1) and (mode = ap_const_lv1_1) and (icmp_ln384_reg_3835 = ap_const_lv1_1) and (icmp_ln378_reg_3824 = ap_const_lv1_0));
    end process;


    ap_predicate_op757_write_state7_assign_proc : process(and_ln539_reg_4454_pp0_iter6_reg, or_ln544_1_reg_4462_pp0_iter6_reg, or_ln544_reg_4458_pp0_iter6_reg, mode)
    begin
                ap_predicate_op757_write_state7 <= (((or_ln544_1_reg_4462_pp0_iter6_reg = ap_const_lv1_0) and (mode = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln539_reg_4454_pp0_iter6_reg)) or ((mode = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln539_reg_4454_pp0_iter6_reg) and (or_ln544_reg_4458_pp0_iter6_reg = ap_const_lv1_0)));
    end process;


    ap_predicate_op759_write_state7_assign_proc : process(and_ln539_reg_4454_pp0_iter6_reg, or_ln544_3_reg_4470_pp0_iter6_reg, or_ln544_2_reg_4466_pp0_iter6_reg, mode)
    begin
                ap_predicate_op759_write_state7 <= (((mode = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln539_reg_4454_pp0_iter6_reg) and (or_ln544_2_reg_4466_pp0_iter6_reg = ap_const_lv1_0)) or ((mode = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln539_reg_4454_pp0_iter6_reg) and (or_ln544_3_reg_4470_pp0_iter6_reg = ap_const_lv1_0)));
    end process;


    ap_predicate_op761_write_state7_assign_proc : process(and_ln539_reg_4454_pp0_iter6_reg, or_ln544_5_reg_4478_pp0_iter6_reg, or_ln544_4_reg_4474_pp0_iter6_reg, mode)
    begin
                ap_predicate_op761_write_state7 <= (((mode = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln539_reg_4454_pp0_iter6_reg) and (or_ln544_4_reg_4474_pp0_iter6_reg = ap_const_lv1_0)) or ((mode = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln539_reg_4454_pp0_iter6_reg) and (or_ln544_5_reg_4478_pp0_iter6_reg = ap_const_lv1_0)));
    end process;


    ap_predicate_op763_write_state7_assign_proc : process(and_ln539_reg_4454_pp0_iter6_reg, or_ln544_6_reg_4486_pp0_iter6_reg, icmp_ln544_5_reg_4482_pp0_iter6_reg, mode)
    begin
                ap_predicate_op763_write_state7 <= (((mode = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln539_reg_4454_pp0_iter6_reg) and (icmp_ln544_5_reg_4482_pp0_iter6_reg = ap_const_lv1_1)) or ((mode = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln539_reg_4454_pp0_iter6_reg) and (or_ln544_6_reg_4486_pp0_iter6_reg = ap_const_lv1_0)));
    end process;


    ap_predicate_op773_write_state7_assign_proc : process(icmp_ln378_reg_3824_pp0_iter6_reg, icmp_ln384_reg_3835_pp0_iter6_reg, mode)
    begin
                ap_predicate_op773_write_state7 <= ((mode = ap_const_lv1_1) and (icmp_ln384_reg_3835_pp0_iter6_reg = ap_const_lv1_1) and (icmp_ln378_reg_3824_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op774_write_state7_assign_proc : process(icmp_ln378_reg_3824_pp0_iter6_reg, or_ln529_reg_3912_pp0_iter6_reg, mode)
    begin
                ap_predicate_op774_write_state7 <= ((mode = ap_const_lv1_1) and (or_ln529_reg_3912_pp0_iter6_reg = ap_const_lv1_1) and (icmp_ln378_reg_3824_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op775_write_state7_assign_proc : process(icmp_ln378_reg_3824_pp0_iter6_reg, or_ln529_1_reg_3916_pp0_iter6_reg, mode)
    begin
                ap_predicate_op775_write_state7 <= ((mode = ap_const_lv1_1) and (or_ln529_1_reg_3916_pp0_iter6_reg = ap_const_lv1_1) and (icmp_ln378_reg_3824_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op780_write_state7_assign_proc : process(icmp_ln378_reg_3824_pp0_iter6_reg, or_ln529_2_reg_3920_pp0_iter6_reg, mode)
    begin
                ap_predicate_op780_write_state7 <= ((mode = ap_const_lv1_1) and (or_ln529_2_reg_3920_pp0_iter6_reg = ap_const_lv1_1) and (icmp_ln378_reg_3824_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_161284_load_assign_proc : process(ap_enable_reg_pp0_iter5, mode, ap_block_pp0_stage0, icmp_ln378_reg_3824_pp0_iter4_reg, conv_i_161284_fu_158, grp_fu_3104_p3, sext_ln466_fu_2917_p1)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((mode = ap_const_lv1_1)) then 
                ap_sig_allocacmp_conv_i_161284_load <= sext_ln466_fu_2917_p1;
            elsif (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter4_reg = ap_const_lv1_0))) then 
                ap_sig_allocacmp_conv_i_161284_load <= grp_fu_3104_p3;
            else 
                ap_sig_allocacmp_conv_i_161284_load <= conv_i_161284_fu_158;
            end if;
        else 
            ap_sig_allocacmp_conv_i_161284_load <= conv_i_161284_fu_158;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_1_1301_load_assign_proc : process(ap_enable_reg_pp0_iter5, mode, ap_block_pp0_stage0, icmp_ln378_reg_3824_pp0_iter4_reg, conv_i_1_1301_fu_182, grp_fu_3134_p3, sext_ln466_5_fu_2920_p1)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((mode = ap_const_lv1_1)) then 
                ap_sig_allocacmp_conv_i_1_1301_load <= sext_ln466_5_fu_2920_p1;
            elsif (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter4_reg = ap_const_lv1_0))) then 
                ap_sig_allocacmp_conv_i_1_1301_load <= grp_fu_3134_p3;
            else 
                ap_sig_allocacmp_conv_i_1_1301_load <= conv_i_1_1301_fu_182;
            end if;
        else 
            ap_sig_allocacmp_conv_i_1_1301_load <= conv_i_1_1301_fu_182;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_1_2303_load_assign_proc : process(ap_enable_reg_pp0_iter6, mode, ap_block_pp0_stage0, conv_i_1_2303_fu_186, sext_ln466_6_fu_3016_p1, grp_fu_3144_p3, ap_condition_3105)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_3105)) then 
                ap_sig_allocacmp_conv_i_1_2303_load <= grp_fu_3144_p3;
            elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_sig_allocacmp_conv_i_1_2303_load <= sext_ln466_6_fu_3016_p1;
            else 
                ap_sig_allocacmp_conv_i_1_2303_load <= conv_i_1_2303_fu_186;
            end if;
        else 
            ap_sig_allocacmp_conv_i_1_2303_load <= conv_i_1_2303_fu_186;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_1_3305_load_assign_proc : process(ap_enable_reg_pp0_iter7, mode, ap_block_pp0_stage0, conv_i_1_3305_fu_190, sext_ln466_8_fu_2978_p1, grp_fu_3064_p3, ap_condition_3105)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_3105)) then 
                ap_sig_allocacmp_conv_i_1_3305_load <= grp_fu_3064_p3;
            elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_sig_allocacmp_conv_i_1_3305_load <= sext_ln466_8_fu_2978_p1;
            else 
                ap_sig_allocacmp_conv_i_1_3305_load <= conv_i_1_3305_fu_190;
            end if;
        else 
            ap_sig_allocacmp_conv_i_1_3305_load <= conv_i_1_3305_fu_190;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_2111286_load_assign_proc : process(ap_enable_reg_pp0_iter6, mode, ap_block_pp0_stage0, conv_i_2111286_fu_166, sext_ln466_1_fu_3010_p1, grp_fu_3114_p3, ap_condition_3105)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_3105)) then 
                ap_sig_allocacmp_conv_i_2111286_load <= grp_fu_3114_p3;
            elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_sig_allocacmp_conv_i_2111286_load <= sext_ln466_1_fu_3010_p1;
            else 
                ap_sig_allocacmp_conv_i_2111286_load <= conv_i_2111286_fu_166;
            end if;
        else 
            ap_sig_allocacmp_conv_i_2111286_load <= conv_i_2111286_fu_166;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_2_1320_load_assign_proc : process(ap_enable_reg_pp0_iter5, mode, ap_block_pp0_stage0, icmp_ln378_reg_3824_pp0_iter4_reg, conv_i_2_1320_fu_198, grp_fu_3164_p3, sext_ln466_10_fu_2923_p1)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((mode = ap_const_lv1_1)) then 
                ap_sig_allocacmp_conv_i_2_1320_load <= sext_ln466_10_fu_2923_p1;
            elsif (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter4_reg = ap_const_lv1_0))) then 
                ap_sig_allocacmp_conv_i_2_1320_load <= grp_fu_3164_p3;
            else 
                ap_sig_allocacmp_conv_i_2_1320_load <= conv_i_2_1320_fu_198;
            end if;
        else 
            ap_sig_allocacmp_conv_i_2_1320_load <= conv_i_2_1320_fu_198;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_2_2323_load_assign_proc : process(ap_enable_reg_pp0_iter6, mode, ap_block_pp0_stage0, conv_i_2_2323_fu_202, sext_ln466_11_fu_3022_p1, grp_fu_3174_p3, ap_condition_3105)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_3105)) then 
                ap_sig_allocacmp_conv_i_2_2323_load <= grp_fu_3174_p3;
            elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_sig_allocacmp_conv_i_2_2323_load <= sext_ln466_11_fu_3022_p1;
            else 
                ap_sig_allocacmp_conv_i_2_2323_load <= conv_i_2_2323_fu_202;
            end if;
        else 
            ap_sig_allocacmp_conv_i_2_2323_load <= conv_i_2_2323_fu_202;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_2_3326_load_assign_proc : process(ap_enable_reg_pp0_iter7, mode, ap_block_pp0_stage0, conv_i_2_3326_fu_206, sext_ln466_13_fu_2982_p1, grp_fu_3074_p3, ap_condition_3105)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_3105)) then 
                ap_sig_allocacmp_conv_i_2_3326_load <= grp_fu_3074_p3;
            elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_sig_allocacmp_conv_i_2_3326_load <= sext_ln466_13_fu_2982_p1;
            else 
                ap_sig_allocacmp_conv_i_2_3326_load <= conv_i_2_3326_fu_206;
            end if;
        else 
            ap_sig_allocacmp_conv_i_2_3326_load <= conv_i_2_3326_fu_206;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_3161288_load_assign_proc : process(ap_enable_reg_pp0_iter7, mode, ap_block_pp0_stage0, conv_i_3161288_fu_174, sext_ln466_3_fu_2974_p1, grp_fu_3054_p3, ap_condition_3105)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_3105)) then 
                ap_sig_allocacmp_conv_i_3161288_load <= grp_fu_3054_p3;
            elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_sig_allocacmp_conv_i_3161288_load <= sext_ln466_3_fu_2974_p1;
            else 
                ap_sig_allocacmp_conv_i_3161288_load <= conv_i_3161288_fu_174;
            end if;
        else 
            ap_sig_allocacmp_conv_i_3161288_load <= conv_i_3161288_fu_174;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_3_1337_load_assign_proc : process(ap_enable_reg_pp0_iter5, mode, ap_block_pp0_stage0, icmp_ln378_reg_3824_pp0_iter4_reg, conv_i_3_1337_fu_214, grp_fu_3194_p3, sext_ln466_15_fu_2926_p1)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((mode = ap_const_lv1_1)) then 
                ap_sig_allocacmp_conv_i_3_1337_load <= sext_ln466_15_fu_2926_p1;
            elsif (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter4_reg = ap_const_lv1_0))) then 
                ap_sig_allocacmp_conv_i_3_1337_load <= grp_fu_3194_p3;
            else 
                ap_sig_allocacmp_conv_i_3_1337_load <= conv_i_3_1337_fu_214;
            end if;
        else 
            ap_sig_allocacmp_conv_i_3_1337_load <= conv_i_3_1337_fu_214;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_3_2338_load_assign_proc : process(ap_enable_reg_pp0_iter6, mode, ap_block_pp0_stage0, conv_i_3_2338_fu_218, sext_ln466_16_fu_3028_p1, grp_fu_3204_p3, ap_condition_3105)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_3105)) then 
                ap_sig_allocacmp_conv_i_3_2338_load <= grp_fu_3204_p3;
            elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
                ap_sig_allocacmp_conv_i_3_2338_load <= sext_ln466_16_fu_3028_p1;
            else 
                ap_sig_allocacmp_conv_i_3_2338_load <= conv_i_3_2338_fu_218;
            end if;
        else 
            ap_sig_allocacmp_conv_i_3_2338_load <= conv_i_3_2338_fu_218;
        end if; 
    end process;


    ap_sig_allocacmp_conv_i_3_3339_load_assign_proc : process(ap_enable_reg_pp0_iter7, mode, ap_block_pp0_stage0, conv_i_3_3339_fu_222, sext_ln353_fu_2986_p1, grp_fu_3084_p3, ap_condition_3105)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0)) then
            if ((ap_const_boolean_1 = ap_condition_3105)) then 
                ap_sig_allocacmp_conv_i_3_3339_load <= grp_fu_3084_p3;
            elsif (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
                ap_sig_allocacmp_conv_i_3_3339_load <= sext_ln353_fu_2986_p1;
            else 
                ap_sig_allocacmp_conv_i_3_3339_load <= conv_i_3_3339_fu_222;
            end if;
        else 
            ap_sig_allocacmp_conv_i_3_3339_load <= conv_i_3_3339_fu_222;
        end if; 
    end process;


    ap_sig_allocacmp_data_W_reg_12_load_assign_proc : process(ap_enable_reg_pp0_iter3, mode, ap_block_pp0_stage0, data_W_reg_12_fu_258, data_W_tmp_12_fu_1924_p3)
    begin
        if (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_data_W_reg_12_load <= data_W_tmp_12_fu_1924_p3;
        else 
            ap_sig_allocacmp_data_W_reg_12_load <= data_W_reg_12_fu_258;
        end if; 
    end process;


    ap_sig_allocacmp_data_W_reg_13_load_assign_proc : process(ap_enable_reg_pp0_iter3, mode, ap_block_pp0_stage0, data_W_reg_13_fu_262, data_W_tmp_8_fu_1918_p3)
    begin
        if (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_data_W_reg_13_load <= data_W_tmp_8_fu_1918_p3;
        else 
            ap_sig_allocacmp_data_W_reg_13_load <= data_W_reg_13_fu_262;
        end if; 
    end process;


    ap_sig_allocacmp_data_W_reg_14_load_assign_proc : process(ap_enable_reg_pp0_iter3, mode, ap_block_pp0_stage0, data_W_reg_14_fu_266, data_W_tmp_4_fu_1912_p3)
    begin
        if (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_data_W_reg_14_load <= data_W_tmp_4_fu_1912_p3;
        else 
            ap_sig_allocacmp_data_W_reg_14_load <= data_W_reg_14_fu_266;
        end if; 
    end process;


    ap_sig_allocacmp_data_W_reg_15_load_assign_proc : process(ap_enable_reg_pp0_iter4, mode, ap_block_pp0_stage0, data_W_reg_15_fu_270, data_W_tmp_fu_2287_p3)
    begin
        if (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_data_W_reg_15_load <= data_W_tmp_fu_2287_p3;
        else 
            ap_sig_allocacmp_data_W_reg_15_load <= data_W_reg_15_fu_270;
        end if; 
    end process;


    ap_sig_allocacmp_data_W_reg_4_load_assign_proc : process(ap_enable_reg_pp0_iter3, mode, ap_block_pp0_stage0, data_W_reg_4_fu_242, data_W_tmp_14_fu_1948_p3)
    begin
        if (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_data_W_reg_4_load <= data_W_tmp_14_fu_1948_p3;
        else 
            ap_sig_allocacmp_data_W_reg_4_load <= data_W_reg_4_fu_242;
        end if; 
    end process;


    ap_sig_allocacmp_data_W_reg_4_load_2_assign_proc : process(ap_enable_reg_pp0_iter3, mode, ap_block_pp0_stage0, data_W_reg_4_fu_242, data_W_tmp_14_fu_1948_p3)
    begin
        if (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_data_W_reg_4_load_2 <= data_W_tmp_14_fu_1948_p3;
        else 
            ap_sig_allocacmp_data_W_reg_4_load_2 <= data_W_reg_4_fu_242;
        end if; 
    end process;


    ap_sig_allocacmp_data_W_reg_5_load_assign_proc : process(ap_enable_reg_pp0_iter3, mode, ap_block_pp0_stage0, data_W_reg_5_fu_246, data_W_tmp_10_fu_1942_p3)
    begin
        if (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_data_W_reg_5_load <= data_W_tmp_10_fu_1942_p3;
        else 
            ap_sig_allocacmp_data_W_reg_5_load <= data_W_reg_5_fu_246;
        end if; 
    end process;


    ap_sig_allocacmp_data_W_reg_5_load_2_assign_proc : process(ap_enable_reg_pp0_iter3, mode, ap_block_pp0_stage0, data_W_reg_5_fu_246, data_W_tmp_10_fu_1942_p3)
    begin
        if (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_data_W_reg_5_load_2 <= data_W_tmp_10_fu_1942_p3;
        else 
            ap_sig_allocacmp_data_W_reg_5_load_2 <= data_W_reg_5_fu_246;
        end if; 
    end process;


    ap_sig_allocacmp_data_W_reg_6_load_assign_proc : process(ap_enable_reg_pp0_iter3, mode, ap_block_pp0_stage0, data_W_reg_6_fu_250, data_W_tmp_6_fu_1936_p3)
    begin
        if (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_data_W_reg_6_load <= data_W_tmp_6_fu_1936_p3;
        else 
            ap_sig_allocacmp_data_W_reg_6_load <= data_W_reg_6_fu_250;
        end if; 
    end process;


    ap_sig_allocacmp_data_W_reg_6_load_2_assign_proc : process(ap_enable_reg_pp0_iter3, mode, ap_block_pp0_stage0, data_W_reg_6_fu_250, data_W_tmp_6_fu_1936_p3)
    begin
        if (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_data_W_reg_6_load_2 <= data_W_tmp_6_fu_1936_p3;
        else 
            ap_sig_allocacmp_data_W_reg_6_load_2 <= data_W_reg_6_fu_250;
        end if; 
    end process;


    ap_sig_allocacmp_data_W_reg_7_load_assign_proc : process(ap_enable_reg_pp0_iter3, mode, ap_block_pp0_stage0, data_W_reg_7_fu_254, data_W_tmp_2_fu_1930_p3)
    begin
        if (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_data_W_reg_7_load <= data_W_tmp_2_fu_1930_p3;
        else 
            ap_sig_allocacmp_data_W_reg_7_load <= data_W_reg_7_fu_254;
        end if; 
    end process;


    ap_sig_allocacmp_data_W_reg_7_load_2_assign_proc : process(ap_enable_reg_pp0_iter3, mode, ap_block_pp0_stage0, data_W_reg_7_fu_254, data_W_tmp_2_fu_1930_p3)
    begin
        if (((mode = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_data_W_reg_7_load_2 <= data_W_tmp_2_fu_1930_p3;
        else 
            ap_sig_allocacmp_data_W_reg_7_load_2 <= data_W_reg_7_fu_254;
        end if; 
    end process;


    ap_sig_allocacmp_p_load_assign_proc : process(ap_enable_reg_pp0_iter5, mode, ap_block_pp0_stage0, icmp_ln378_reg_3824_pp0_iter4_reg, empty_350_fu_210, grp_fu_3184_p3)
    begin
        if (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_p_load <= grp_fu_3184_p3;
        else 
            ap_sig_allocacmp_p_load <= empty_350_fu_210;
        end if; 
    end process;


    ap_sig_allocacmp_p_load54_assign_proc : process(ap_enable_reg_pp0_iter5, mode, ap_block_pp0_stage0, icmp_ln378_reg_3824_pp0_iter4_reg, empty_349_fu_194, grp_fu_3154_p3)
    begin
        if (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_p_load54 <= grp_fu_3154_p3;
        else 
            ap_sig_allocacmp_p_load54 <= empty_349_fu_194;
        end if; 
    end process;


    ap_sig_allocacmp_p_load55_assign_proc : process(ap_enable_reg_pp0_iter5, mode, ap_block_pp0_stage0, icmp_ln378_reg_3824_pp0_iter4_reg, empty_348_fu_178, grp_fu_3124_p3)
    begin
        if (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_p_load55 <= grp_fu_3124_p3;
        else 
            ap_sig_allocacmp_p_load55 <= empty_348_fu_178;
        end if; 
    end process;


    ap_sig_allocacmp_p_load59_assign_proc : process(ap_enable_reg_pp0_iter5, mode, ap_block_pp0_stage0, icmp_ln378_reg_3824_pp0_iter4_reg, empty_fu_150, grp_fu_3094_p3)
    begin
        if (((mode = ap_const_lv1_0) and (icmp_ln378_reg_3824_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_p_load59 <= grp_fu_3094_p3;
        else 
            ap_sig_allocacmp_p_load59 <= empty_fu_150;
        end if; 
    end process;

    cmp271_fu_882_p2 <= "1" when (flag_fu_130 = sub270) else "0";
    data_A_tmp_20_fu_1253_p3 <= 
        temp_a_2_fu_1175_p4 when (mode(0) = '1') else 
        temp_a_6_fu_1235_p1;
    data_A_tmp_21_fu_1217_p1 <= p_0_0_0262_2244254256_fu_138(8 - 1 downto 0);
    data_A_tmp_22_fu_1199_p1 <= p_0_0_0262_2244252_fu_134(8 - 1 downto 0);
    data_A_tmp_23_fu_1151_p1 <= ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8(8 - 1 downto 0);
    data_W_tmp_10_fu_1942_p3 <= 
        temp_w_11_reg_4152 when (and_ln441_1_reg_4182(0) = '1') else 
        data_W_reg_5_fu_246;
    data_W_tmp_11_fu_2305_p3 <= 
        temp_w_10_reg_4144_pp0_iter3_reg when (and_ln441_1_reg_4182_pp0_iter3_reg(0) = '1') else 
        data_W_reg_1_fu_230;
    data_W_tmp_12_fu_1924_p3 <= 
        temp_w_13_reg_4160 when (and_ln441_2_reg_4189(0) = '1') else 
        data_W_reg_12_fu_258;
    data_W_tmp_13_fu_1715_p2 <= data_W_reg_8_fu_338;
    data_W_tmp_13_fu_1715_p3 <= 
        temp_w_12_fu_1618_p4 when (and_ln441_2_fu_1686_p2(0) = '1') else 
        data_W_tmp_13_fu_1715_p2;
    data_W_tmp_14_fu_1948_p3 <= 
        temp_w_11_reg_4152 when (and_ln441_2_reg_4189(0) = '1') else 
        data_W_reg_4_fu_242;
    data_W_tmp_15_fu_2311_p3 <= 
        temp_w_10_reg_4144_pp0_iter3_reg when (and_ln441_2_reg_4189_pp0_iter3_reg(0) = '1') else 
        data_W_reg_fu_226;
    data_W_tmp_1_fu_1691_p1 <= data_W_reg_11_fu_350;
    data_W_tmp_1_fu_1691_p3 <= 
        data_W_tmp_1_fu_1691_p1 when (or_ln441_2_fu_1670_p2(0) = '1') else 
        temp_w_12_fu_1618_p4;
    data_W_tmp_2_fu_1930_p3 <= 
        data_W_reg_7_fu_254 when (or_ln441_2_reg_4168(0) = '1') else 
        temp_w_11_reg_4152;
    data_W_tmp_3_fu_2293_p3 <= 
        data_W_reg_3_fu_238 when (or_ln441_2_reg_4168_pp0_iter3_reg(0) = '1') else 
        temp_w_10_reg_4144_pp0_iter3_reg;
    data_W_tmp_4_fu_1912_p3 <= 
        temp_w_13_reg_4160 when (and_ln441_reg_4175(0) = '1') else 
        data_W_reg_14_fu_266;
    data_W_tmp_5_fu_1699_p2 <= data_W_reg_10_fu_346;
    data_W_tmp_5_fu_1699_p3 <= 
        temp_w_12_fu_1618_p4 when (and_ln441_fu_1676_p2(0) = '1') else 
        data_W_tmp_5_fu_1699_p2;
    data_W_tmp_6_fu_1936_p3 <= 
        temp_w_11_reg_4152 when (and_ln441_reg_4175(0) = '1') else 
        data_W_reg_6_fu_250;
    data_W_tmp_7_fu_2299_p3 <= 
        temp_w_10_reg_4144_pp0_iter3_reg when (and_ln441_reg_4175_pp0_iter3_reg(0) = '1') else 
        data_W_reg_2_fu_234;
    data_W_tmp_8_fu_1918_p3 <= 
        temp_w_13_reg_4160 when (and_ln441_1_reg_4182(0) = '1') else 
        data_W_reg_13_fu_262;
    data_W_tmp_9_fu_1707_p2 <= data_W_reg_9_fu_342;
    data_W_tmp_9_fu_1707_p3 <= 
        temp_w_12_fu_1618_p4 when (and_ln441_1_fu_1681_p2(0) = '1') else 
        data_W_tmp_9_fu_1707_p2;
    data_W_tmp_fu_2287_p3 <= 
        data_W_reg_15_fu_270 when (or_ln441_2_reg_4168_pp0_iter3_reg(0) = '1') else 
        temp_w_13_reg_4160_pp0_iter3_reg;

    fifo_SA_A_0_0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, fifo_SA_A_0_0_empty_n, ap_predicate_op207_read_state3, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op207_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            fifo_SA_A_0_0_blk_n <= fifo_SA_A_0_0_empty_n;
        else 
            fifo_SA_A_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_SA_A_0_0_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op207_read_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op207_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            fifo_SA_A_0_0_read <= ap_const_logic_1;
        else 
            fifo_SA_A_0_0_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_O_0_0_0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, fifo_SA_O_0_0_0_full_n, ap_predicate_op757_write_state7, ap_predicate_op773_write_state7, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op773_write_state7 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op757_write_state7 = ap_const_boolean_1)))) then 
            fifo_SA_O_0_0_0_blk_n <= fifo_SA_O_0_0_0_full_n;
        else 
            fifo_SA_O_0_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_SA_O_0_0_0_din_assign_proc : process(ap_enable_reg_pp0_iter7, ap_predicate_op757_write_state7, ap_predicate_op773_write_state7, select_ln509_15_reg_4449_pp0_iter6_reg, sext_ln353_fu_2986_p1, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_predicate_op773_write_state7 = ap_const_boolean_1)) then 
                fifo_SA_O_0_0_0_din <= sext_ln353_fu_2986_p1;
            elsif ((ap_predicate_op757_write_state7 = ap_const_boolean_1)) then 
                fifo_SA_O_0_0_0_din <= select_ln509_15_reg_4449_pp0_iter6_reg;
            else 
                fifo_SA_O_0_0_0_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            fifo_SA_O_0_0_0_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fifo_SA_O_0_0_0_write_assign_proc : process(ap_enable_reg_pp0_iter7, ap_predicate_op757_write_state7, ap_predicate_op773_write_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op773_write_state7 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op757_write_state7 = ap_const_boolean_1)))) then 
            fifo_SA_O_0_0_0_write <= ap_const_logic_1;
        else 
            fifo_SA_O_0_0_0_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_O_0_0_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, fifo_SA_O_0_0_1_full_n, ap_predicate_op759_write_state7, ap_predicate_op774_write_state7, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op774_write_state7 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op759_write_state7 = ap_const_boolean_1)))) then 
            fifo_SA_O_0_0_1_blk_n <= fifo_SA_O_0_0_1_full_n;
        else 
            fifo_SA_O_0_0_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_SA_O_0_0_1_din_assign_proc : process(ap_enable_reg_pp0_iter7, ap_predicate_op759_write_state7, ap_predicate_op774_write_state7, select_ln509_11_reg_4444_pp0_iter6_reg, sext_ln466_13_fu_2982_p1, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_predicate_op774_write_state7 = ap_const_boolean_1)) then 
                fifo_SA_O_0_0_1_din <= sext_ln466_13_fu_2982_p1;
            elsif ((ap_predicate_op759_write_state7 = ap_const_boolean_1)) then 
                fifo_SA_O_0_0_1_din <= select_ln509_11_reg_4444_pp0_iter6_reg;
            else 
                fifo_SA_O_0_0_1_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            fifo_SA_O_0_0_1_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fifo_SA_O_0_0_1_write_assign_proc : process(ap_enable_reg_pp0_iter7, ap_predicate_op759_write_state7, ap_predicate_op774_write_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op774_write_state7 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op759_write_state7 = ap_const_boolean_1)))) then 
            fifo_SA_O_0_0_1_write <= ap_const_logic_1;
        else 
            fifo_SA_O_0_0_1_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_O_0_0_2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, fifo_SA_O_0_0_2_full_n, ap_predicate_op761_write_state7, ap_predicate_op775_write_state7, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op775_write_state7 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op761_write_state7 = ap_const_boolean_1)))) then 
            fifo_SA_O_0_0_2_blk_n <= fifo_SA_O_0_0_2_full_n;
        else 
            fifo_SA_O_0_0_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_SA_O_0_0_2_din_assign_proc : process(ap_enable_reg_pp0_iter7, ap_predicate_op761_write_state7, ap_predicate_op775_write_state7, select_ln509_7_reg_4439_pp0_iter6_reg, sext_ln466_8_fu_2978_p1, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_predicate_op775_write_state7 = ap_const_boolean_1)) then 
                fifo_SA_O_0_0_2_din <= sext_ln466_8_fu_2978_p1;
            elsif ((ap_predicate_op761_write_state7 = ap_const_boolean_1)) then 
                fifo_SA_O_0_0_2_din <= select_ln509_7_reg_4439_pp0_iter6_reg;
            else 
                fifo_SA_O_0_0_2_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            fifo_SA_O_0_0_2_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fifo_SA_O_0_0_2_write_assign_proc : process(ap_enable_reg_pp0_iter7, ap_predicate_op761_write_state7, ap_predicate_op775_write_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op775_write_state7 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op761_write_state7 = ap_const_boolean_1)))) then 
            fifo_SA_O_0_0_2_write <= ap_const_logic_1;
        else 
            fifo_SA_O_0_0_2_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_O_0_0_3_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, fifo_SA_O_0_0_3_full_n, ap_predicate_op763_write_state7, ap_predicate_op780_write_state7, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op780_write_state7 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op763_write_state7 = ap_const_boolean_1)))) then 
            fifo_SA_O_0_0_3_blk_n <= fifo_SA_O_0_0_3_full_n;
        else 
            fifo_SA_O_0_0_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_SA_O_0_0_3_din_assign_proc : process(ap_enable_reg_pp0_iter7, ap_predicate_op763_write_state7, ap_predicate_op780_write_state7, select_ln509_3_reg_4434_pp0_iter6_reg, sext_ln466_3_fu_2974_p1, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((ap_predicate_op780_write_state7 = ap_const_boolean_1)) then 
                fifo_SA_O_0_0_3_din <= sext_ln466_3_fu_2974_p1;
            elsif ((ap_predicate_op763_write_state7 = ap_const_boolean_1)) then 
                fifo_SA_O_0_0_3_din <= select_ln509_3_reg_4434_pp0_iter6_reg;
            else 
                fifo_SA_O_0_0_3_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            fifo_SA_O_0_0_3_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fifo_SA_O_0_0_3_write_assign_proc : process(ap_enable_reg_pp0_iter7, ap_predicate_op763_write_state7, ap_predicate_op780_write_state7, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op780_write_state7 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op763_write_state7 = ap_const_boolean_1)))) then 
            fifo_SA_O_0_0_3_write <= ap_const_logic_1;
        else 
            fifo_SA_O_0_0_3_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_SA_W_0_0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, fifo_SA_W_0_0_empty_n, ap_predicate_op209_read_state3, ap_predicate_op212_read_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_predicate_op212_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op209_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            fifo_SA_W_0_0_blk_n <= fifo_SA_W_0_0_empty_n;
        else 
            fifo_SA_W_0_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_SA_W_0_0_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op209_read_state3, ap_predicate_op212_read_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op212_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op209_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            fifo_SA_W_0_0_read <= ap_const_logic_1;
        else 
            fifo_SA_W_0_0_read <= ap_const_logic_0;
        end if; 
    end process;

    flag_4_fu_887_p2 <= std_logic_vector(unsigned(flag_fu_130) + unsigned(ap_const_lv32_1));
    flag_5_fu_898_p3 <= 
        ap_const_lv32_0 when (icmp_ln518_fu_893_p2(0) = '1') else 
        flag_4_fu_887_p2;

    grp_fu_3054_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3054_ce <= ap_const_logic_1;
        else 
            grp_fu_3054_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3054_p2 <= 
        ap_const_lv32_0 when (and_ln487_3_fu_2148_p2(0) = '1') else 
        ap_sig_allocacmp_conv_i_3161288_load;

    grp_fu_3064_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3064_ce <= ap_const_logic_1;
        else 
            grp_fu_3064_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3064_p2 <= 
        ap_const_lv32_0 when (and_ln487_4_fu_2185_p2(0) = '1') else 
        ap_sig_allocacmp_conv_i_1_3305_load;

    grp_fu_3074_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3074_ce <= ap_const_logic_1;
        else 
            grp_fu_3074_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3074_p2 <= 
        ap_const_lv32_0 when (and_ln487_5_fu_2222_p2(0) = '1') else 
        ap_sig_allocacmp_conv_i_2_3326_load;

    grp_fu_3084_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3084_ce <= ap_const_logic_1;
        else 
            grp_fu_3084_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3084_p2 <= 
        ap_const_lv32_0 when (and_ln487_6_fu_2259_p2(0) = '1') else 
        ap_sig_allocacmp_conv_i_3_3339_load;

    grp_fu_3094_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3094_ce <= ap_const_logic_1;
        else 
            grp_fu_3094_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3094_p2 <= 
        ap_const_lv32_0 when (and_ln487_fu_2109_p2(0) = '1') else 
        ap_sig_allocacmp_p_load59;

    grp_fu_3104_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3104_ce <= ap_const_logic_1;
        else 
            grp_fu_3104_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3104_p2 <= 
        ap_const_lv32_0 when (and_ln487_1_fu_2122_p2(0) = '1') else 
        ap_sig_allocacmp_conv_i_161284_load;

    grp_fu_3114_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3114_ce <= ap_const_logic_1;
        else 
            grp_fu_3114_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3114_p2 <= 
        ap_const_lv32_0 when (and_ln487_2_fu_2135_p2(0) = '1') else 
        ap_sig_allocacmp_conv_i_2111286_load;

    grp_fu_3124_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3124_ce <= ap_const_logic_1;
        else 
            grp_fu_3124_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3124_p2 <= 
        ap_const_lv32_0 when (and_ln487_1_fu_2122_p2(0) = '1') else 
        ap_sig_allocacmp_p_load55;

    grp_fu_3134_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3134_ce <= ap_const_logic_1;
        else 
            grp_fu_3134_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3134_p2 <= 
        ap_const_lv32_0 when (and_ln487_2_fu_2135_p2(0) = '1') else 
        ap_sig_allocacmp_conv_i_1_1301_load;

    grp_fu_3144_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3144_ce <= ap_const_logic_1;
        else 
            grp_fu_3144_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3144_p2 <= 
        ap_const_lv32_0 when (and_ln487_3_fu_2148_p2(0) = '1') else 
        ap_sig_allocacmp_conv_i_1_2303_load;

    grp_fu_3154_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3154_ce <= ap_const_logic_1;
        else 
            grp_fu_3154_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3154_p2 <= 
        ap_const_lv32_0 when (and_ln487_2_fu_2135_p2(0) = '1') else 
        ap_sig_allocacmp_p_load54;

    grp_fu_3164_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3164_ce <= ap_const_logic_1;
        else 
            grp_fu_3164_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3164_p2 <= 
        ap_const_lv32_0 when (and_ln487_3_fu_2148_p2(0) = '1') else 
        ap_sig_allocacmp_conv_i_2_1320_load;

    grp_fu_3174_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3174_ce <= ap_const_logic_1;
        else 
            grp_fu_3174_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3174_p2 <= 
        ap_const_lv32_0 when (and_ln487_4_fu_2185_p2(0) = '1') else 
        ap_sig_allocacmp_conv_i_2_2323_load;

    grp_fu_3184_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3184_ce <= ap_const_logic_1;
        else 
            grp_fu_3184_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3184_p2 <= 
        ap_const_lv32_0 when (and_ln487_3_fu_2148_p2(0) = '1') else 
        ap_sig_allocacmp_p_load;

    grp_fu_3194_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3194_ce <= ap_const_logic_1;
        else 
            grp_fu_3194_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3194_p2 <= 
        ap_const_lv32_0 when (and_ln487_4_fu_2185_p2(0) = '1') else 
        ap_sig_allocacmp_conv_i_3_1337_load;

    grp_fu_3204_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3204_ce <= ap_const_logic_1;
        else 
            grp_fu_3204_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3204_p2 <= 
        ap_const_lv32_0 when (and_ln487_5_fu_2222_p2(0) = '1') else 
        ap_sig_allocacmp_conv_i_3_2338_load;

    grp_fu_3214_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3214_ce <= ap_const_logic_1;
        else 
            grp_fu_3214_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3223_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3223_ce <= ap_const_logic_1;
        else 
            grp_fu_3223_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3232_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3232_ce <= ap_const_logic_1;
        else 
            grp_fu_3232_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3241_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3241_ce <= ap_const_logic_1;
        else 
            grp_fu_3241_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3250_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3250_ce <= ap_const_logic_1;
        else 
            grp_fu_3250_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3260_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3260_ce <= ap_const_logic_1;
        else 
            grp_fu_3260_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3270_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3270_ce <= ap_const_logic_1;
        else 
            grp_fu_3270_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3280_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3280_ce <= ap_const_logic_1;
        else 
            grp_fu_3280_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3290_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3290_ce <= ap_const_logic_1;
        else 
            grp_fu_3290_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3299_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3299_ce <= ap_const_logic_1;
        else 
            grp_fu_3299_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3308_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3308_ce <= ap_const_logic_1;
        else 
            grp_fu_3308_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_3317_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_3317_ce <= ap_const_logic_1;
        else 
            grp_fu_3317_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp18_fu_2681_p2 <= "1" when (signed(tmp_19_fu_2671_p4) > signed(ap_const_lv30_0)) else "0";
    icmp8_fu_963_p2 <= "1" when (signed(tmp_3_fu_953_p4) < signed(ap_const_lv30_1)) else "0";
    icmp_ln378_fu_841_p2 <= "1" when (rep_fu_122 = sub) else "0";
    icmp_ln384_fu_856_p2 <= "1" when (unsigned(rep_fu_122) < unsigned(num_a_sa)) else "0";
    icmp_ln391_fu_871_p2 <= "1" when (signed(tmp_2_fu_861_p4) < signed(ap_const_lv30_1)) else "0";
    icmp_ln441_1_fu_1643_p2 <= "1" when (trunc_ln378_reg_3828 = ap_const_lv2_1) else "0";
    icmp_ln441_2_fu_1648_p2 <= "1" when (trunc_ln378_reg_3828 = ap_const_lv2_2) else "0";
    icmp_ln441_fu_1638_p2 <= "1" when (trunc_ln378_reg_3828 = ap_const_lv2_0) else "0";
    icmp_ln487_1_fu_912_p2 <= "1" when (flag_fu_130 = ap_const_lv32_5) else "0";
    icmp_ln487_2_fu_918_p2 <= "1" when (flag_fu_130 = ap_const_lv32_4) else "0";
    icmp_ln487_3_fu_924_p2 <= "1" when (flag_fu_130 = ap_const_lv32_3) else "0";
    icmp_ln487_4_fu_930_p2 <= "1" when (flag_fu_130 = ap_const_lv32_2) else "0";
    icmp_ln487_5_fu_936_p2 <= "1" when (flag_fu_130 = ap_const_lv32_1) else "0";
    icmp_ln487_6_fu_942_p2 <= "1" when (flag_fu_130 = ap_const_lv32_0) else "0";
    icmp_ln487_fu_906_p2 <= "1" when (flag_fu_130 = ap_const_lv32_6) else "0";
    icmp_ln509_1_fu_2470_p2 <= "1" when (out_fu_126 = ap_const_lv32_5) else "0";
    icmp_ln509_2_fu_2481_p2 <= "1" when (out_fu_126 = ap_const_lv32_4) else "0";
    icmp_ln509_3_fu_2492_p2 <= "1" when (out_fu_126 = ap_const_lv32_3) else "0";
    icmp_ln509_4_fu_2503_p2 <= "1" when (out_fu_126 = ap_const_lv32_2) else "0";
    icmp_ln509_5_fu_2514_p2 <= "1" when (out_fu_126 = ap_const_lv32_1) else "0";
    icmp_ln509_6_fu_2630_p2 <= "1" when (out_fu_126 = ap_const_lv32_0) else "0";
    icmp_ln509_fu_2459_p2 <= "1" when (out_fu_126 = ap_const_lv32_6) else "0";
    icmp_ln518_fu_893_p2 <= "1" when (flag_4_fu_887_p2 = num) else "0";
    icmp_ln529_1_fu_985_p2 <= "0" when (rep_fu_122 = ap_const_lv32_0) else "1";
    icmp_ln529_2_fu_1009_p2 <= "1" when (unsigned(rep_fu_122) < unsigned(add308_2)) else "0";
    icmp_ln529_3_fu_1024_p2 <= "0" when (tmp_21_fu_1014_p4 = ap_const_lv31_0) else "1";
    icmp_ln529_4_fu_1048_p2 <= "1" when (unsigned(rep_fu_122) < unsigned(add308_3)) else "0";
    icmp_ln529_5_fu_1053_p2 <= "1" when (unsigned(rep_fu_122) > unsigned(ap_const_lv32_2)) else "0";
    icmp_ln529_fu_980_p2 <= "1" when (unsigned(rep_fu_122) < unsigned(add308_1)) else "0";
    icmp_ln539_1_fu_2653_p2 <= "1" when (signed(out_17_fu_2440_p3) < signed(ap_const_lv32_7)) else "0";
    icmp_ln539_fu_948_p2 <= "1" when (unsigned(rep_fu_122) < unsigned(sub270)) else "0";
    icmp_ln544_1_fu_2719_p2 <= "1" when (signed(out_17_fu_2440_p3) < signed(ap_const_lv32_1)) else "0";
    icmp_ln544_2_fu_2741_p2 <= "1" when (signed(tmp_22_fu_2731_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln544_3_fu_2769_p2 <= "1" when (signed(tmp_23_fu_2759_p4) < signed(ap_const_lv31_1)) else "0";
    icmp_ln544_4_fu_2781_p2 <= "1" when (signed(add342_fu_2665_p2) > signed(ap_const_lv32_2)) else "0";
    icmp_ln544_5_fu_2799_p2 <= "1" when (out_17_fu_2440_p3 = ap_const_lv32_3) else "0";
    icmp_ln544_6_fu_2815_p2 <= "1" when (signed(tmp_24_fu_2805_p4) > signed(ap_const_lv30_0)) else "0";
    icmp_ln544_fu_2701_p2 <= "1" when (signed(add342_fu_2665_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln551_fu_2949_p2 <= "0" when (out_17_fu_2440_p3 = ap_const_lv32_7) else "1";
    or_ln441_1_fu_1664_p2 <= (icmp_ln441_fu_1638_p2 or icmp_ln441_2_fu_1648_p2);
    or_ln441_2_fu_1670_p2 <= (or_ln441_fu_1658_p2 or or_ln441_1_fu_1664_p2);
    or_ln441_fu_1658_p2 <= (sel_tmp3_fu_1653_p2 or icmp_ln441_1_fu_1643_p2);
    or_ln509_1_fu_2476_p2 <= (icmp_ln509_1_fu_2470_p2 or cmp271_reg_3848_pp0_iter4_reg);
    or_ln509_2_fu_2487_p2 <= (icmp_ln509_2_fu_2481_p2 or cmp271_reg_3848_pp0_iter4_reg);
    or_ln509_3_fu_2498_p2 <= (icmp_ln509_3_fu_2492_p2 or cmp271_reg_3848_pp0_iter4_reg);
    or_ln509_4_fu_2509_p2 <= (icmp_ln509_4_fu_2503_p2 or cmp271_reg_3848_pp0_iter4_reg);
    or_ln509_5_fu_2520_p2 <= (icmp_ln509_5_fu_2514_p2 or cmp271_reg_3848_pp0_iter4_reg);
    or_ln509_6_fu_2636_p2 <= (icmp_ln509_6_fu_2630_p2 or cmp271_reg_3848_pp0_iter4_reg);
    or_ln509_fu_2465_p2 <= (icmp_ln509_fu_2459_p2 or cmp271_reg_3848_pp0_iter4_reg);
    or_ln529_1_fu_1042_p2 <= (and_ln529_3_fu_1036_p2 or and_ln529_2_fu_1030_p2);
    or_ln529_2_fu_1071_p2 <= (and_ln529_5_fu_1065_p2 or and_ln529_4_fu_1059_p2);
    or_ln529_fu_1003_p2 <= (and_ln529_fu_991_p2 or and_ln529_1_fu_997_p2);
    or_ln544_1_fu_2713_p2 <= (xor_ln544_fu_2707_p2 or icmp_ln544_fu_2701_p2);
    or_ln544_2_fu_2725_p2 <= (icmp_ln544_1_fu_2719_p2 or icmp18_fu_2681_p2);
    or_ln544_3_fu_2753_p2 <= (xor_ln544_1_fu_2747_p2 or icmp_ln544_2_fu_2741_p2);
    or_ln544_4_fu_2775_p2 <= (icmp_ln544_3_fu_2769_p2 or icmp18_fu_2681_p2);
    or_ln544_5_fu_2793_p2 <= (xor_ln544_2_fu_2787_p2 or icmp_ln544_4_fu_2781_p2);
    or_ln544_6_fu_2827_p2 <= (xor_ln544_3_fu_2821_p2 or icmp_ln544_6_fu_2815_p2);
    or_ln544_fu_2695_p2 <= (tmp_20_fu_2687_p3 or icmp18_fu_2681_p2);
    out_17_fu_2440_p3 <= 
        ap_const_lv32_0 when (icmp_ln518_reg_3859_pp0_iter4_reg(0) = '1') else 
        out_fu_126;
    out_18_fu_2961_p3 <= 
        add_ln553_fu_2955_p2 when (icmp_ln551_fu_2949_p2(0) = '1') else 
        ap_const_lv32_7;
    rep_7_fu_846_p2 <= std_logic_vector(unsigned(rep_fu_122) + unsigned(ap_const_lv32_1));
    rev63_fu_2056_p2 <= (ult62_reg_3843_pp0_iter3_reg xor ap_const_lv1_1);
    rev65_fu_974_p2 <= (ult64_fu_969_p2 xor ap_const_lv1_1);
    sel_tmp3_fu_1653_p2 <= (icmp8_reg_3904 xor ap_const_lv1_1);
    select_ln446_1_fu_1267_p3 <= 
        p_0_0_0262_2244254256_fu_138 when (mode(0) = '1') else 
        sext_ln416_1_fu_1213_p1;
    select_ln446_2_fu_1274_p3 <= 
        p_0_0_0262_2244252_fu_134 when (mode(0) = '1') else 
        sext_ln416_fu_1195_p1;
    select_ln446_3_fu_1775_p3 <= 
        ap_phi_mux_p_0_0_0261_2250266269271401421426572581603615637653697756829_phi_fu_480_p6 when (mode(0) = '1') else 
        ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6;
    select_ln446_4_fu_1782_p3 <= 
        ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6 when (mode(0) = '1') else 
        ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6;
    select_ln446_5_fu_1789_p3 <= 
        ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6 when (mode(0) = '1') else 
        ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6;
    select_ln446_fu_1260_p3 <= 
        p_0_0_0262_2244254258262_fu_142 when (mode(0) = '1') else 
        sext_ln416_2_fu_1231_p1;
    select_ln509_10_fu_2595_p3 <= 
        grp_fu_3174_p3 when (or_ln509_4_fu_2509_p2(0) = '1') else 
        select_ln509_9_fu_2588_p3;
    select_ln509_11_fu_2602_p3 <= 
        grp_fu_3074_p3 when (or_ln509_5_fu_2520_p2(0) = '1') else 
        select_ln509_10_fu_2595_p3;
    select_ln509_12_fu_2609_p3 <= 
        grp_fu_3184_p3 when (or_ln509_3_fu_2498_p2(0) = '1') else 
        p_0_0238336_fu_298;
    select_ln509_13_fu_2616_p3 <= 
        grp_fu_3194_p3 when (or_ln509_4_fu_2509_p2(0) = '1') else 
        select_ln509_12_fu_2609_p3;
    select_ln509_14_fu_2623_p3 <= 
        grp_fu_3204_p3 when (or_ln509_5_fu_2520_p2(0) = '1') else 
        select_ln509_13_fu_2616_p3;
    select_ln509_15_fu_2641_p3 <= 
        grp_fu_3084_p3 when (or_ln509_6_fu_2636_p2(0) = '1') else 
        select_ln509_14_fu_2623_p3;
    select_ln509_1_fu_2532_p3 <= 
        grp_fu_3104_p3 when (or_ln509_1_fu_2476_p2(0) = '1') else 
        select_ln509_fu_2525_p3;
    select_ln509_2_fu_2539_p3 <= 
        grp_fu_3114_p3 when (or_ln509_2_fu_2487_p2(0) = '1') else 
        select_ln509_1_fu_2532_p3;
    select_ln509_3_fu_2546_p3 <= 
        grp_fu_3054_p3 when (or_ln509_3_fu_2498_p2(0) = '1') else 
        select_ln509_2_fu_2539_p3;
    select_ln509_4_fu_2553_p3 <= 
        grp_fu_3124_p3 when (or_ln509_1_fu_2476_p2(0) = '1') else 
        p_0_0238_2299_fu_290;
    select_ln509_5_fu_2560_p3 <= 
        grp_fu_3134_p3 when (or_ln509_2_fu_2487_p2(0) = '1') else 
        select_ln509_4_fu_2553_p3;
    select_ln509_6_fu_2567_p3 <= 
        grp_fu_3144_p3 when (or_ln509_3_fu_2498_p2(0) = '1') else 
        select_ln509_5_fu_2560_p3;
    select_ln509_7_fu_2574_p3 <= 
        grp_fu_3064_p3 when (or_ln509_4_fu_2509_p2(0) = '1') else 
        select_ln509_6_fu_2567_p3;
    select_ln509_8_fu_2581_p3 <= 
        grp_fu_3154_p3 when (or_ln509_2_fu_2487_p2(0) = '1') else 
        p_0_0238_1317_fu_294;
    select_ln509_9_fu_2588_p3 <= 
        grp_fu_3164_p3 when (or_ln509_3_fu_2498_p2(0) = '1') else 
        select_ln509_8_fu_2581_p3;
    select_ln509_fu_2525_p3 <= 
        grp_fu_3094_p3 when (or_ln509_fu_2465_p2(0) = '1') else 
        p_0_0238_3274_fu_286;
        sext_ln353_fu_2986_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3317_p3),32));

        sext_ln416_1_fu_1213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln416_1_fu_1203_p4),32));

        sext_ln416_2_fu_1231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln416_2_fu_1221_p4),32));

        sext_ln416_fu_1195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln8_fu_1185_p4),32));

        sext_ln429_1_fu_1341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln429_1_fu_1331_p4),32));

        sext_ln429_2_fu_1360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln429_2_fu_1350_p4),32));

        sext_ln429_3_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln429_3_fu_1369_p4),32));

        sext_ln429_fu_1322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln9_fu_1312_p4),32));

        sext_ln466_10_fu_2923_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3232_p3),32));

        sext_ln466_11_fu_3022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3270_p3),32));

        sext_ln466_13_fu_2982_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3308_p3),32));

        sext_ln466_15_fu_2926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3241_p3),32));

        sext_ln466_16_fu_3028_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3280_p3),32));

        sext_ln466_1_fu_3010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3250_p3),32));

        sext_ln466_3_fu_2974_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3290_p3),32));

        sext_ln466_5_fu_2920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3223_p3),32));

        sext_ln466_6_fu_3016_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3260_p3),32));

        sext_ln466_8_fu_2978_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3299_p3),32));

        sext_ln466_fu_2917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3214_p3),32));

        sext_ln496_50_fu_2330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_2324_p2),32));

        sext_ln529_1_fu_2379_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter4_empty_352_reg_534),32));

        sext_ln529_2_fu_2383_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter4_empty_351_reg_545),32));

        sext_ln529_fu_2375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter4_empty_353_reg_523),32));

    temp_a_1_fu_1165_p4 <= ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8(23 downto 16);
    temp_a_2_fu_1175_p4 <= ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8(31 downto 24);
    temp_a_6_fu_1235_p1 <= p_0_0_0262_2244254258262_fu_142(8 - 1 downto 0);
    temp_a_7_fu_1239_p3 <= 
        temp_a_1_fu_1165_p4 when (mode(0) = '1') else 
        data_A_tmp_21_fu_1217_p1;
    temp_a_8_fu_1246_p3 <= 
        temp_a_fu_1155_p4 when (mode(0) = '1') else 
        data_A_tmp_22_fu_1199_p1;
    temp_a_fu_1155_p4 <= ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8(15 downto 8);
    temp_w_10_fu_1604_p1 <= ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8(8 - 1 downto 0);
    temp_w_12_fu_1618_p4 <= ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8(23 downto 16);
    temp_w_7_fu_1327_p1 <= p_0_0_0261_2250264_fu_274(8 - 1 downto 0);
    temp_w_8_fu_1346_p1 <= p_0_0_0261_2250266267_fu_278(8 - 1 downto 0);
    temp_w_9_fu_1365_p1 <= p_0_0_0261_2250266269272_fu_282(8 - 1 downto 0);
    temp_w_fu_1308_p1 <= ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8(8 - 1 downto 0);
    tmp_19_fu_2671_p4 <= out_17_fu_2440_p3(31 downto 2);
    tmp_20_fu_2687_p3 <= out_17_fu_2440_p3(31 downto 31);
    tmp_21_fu_1014_p4 <= rep_fu_122(31 downto 1);
    tmp_22_fu_2731_p4 <= add342_fu_2665_p2(31 downto 1);
    tmp_23_fu_2759_p4 <= out_17_fu_2440_p3(31 downto 1);
    tmp_24_fu_2805_p4 <= add342_fu_2665_p2(31 downto 2);
    tmp_2_fu_861_p4 <= flag_fu_130(31 downto 2);
    tmp_3_fu_953_p4 <= flag_fu_130(31 downto 2);
    trunc_ln378_fu_852_p1 <= flag_fu_130(2 - 1 downto 0);
    trunc_ln416_1_fu_1203_p4 <= p_0_0_0262_2244252_fu_134(31 downto 8);
    trunc_ln416_2_fu_1221_p4 <= p_0_0_0262_2244254256_fu_138(31 downto 8);
    trunc_ln429_1_fu_1331_p4 <= p_0_0_0261_2250264_fu_274(31 downto 8);
    trunc_ln429_2_fu_1350_p4 <= p_0_0_0261_2250266267_fu_278(31 downto 8);
    trunc_ln429_3_fu_1369_p4 <= p_0_0_0261_2250266269272_fu_282(31 downto 8);
    trunc_ln8_fu_1185_p4 <= ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8(31 downto 8);
    trunc_ln9_fu_1312_p4 <= ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8(31 downto 8);
    ult62_fu_877_p2 <= "1" when (unsigned(rep_fu_122) < unsigned(num)) else "0";
    ult64_fu_969_p2 <= "1" when (unsigned(rep_fu_122) < unsigned(num_a_sa)) else "0";
    xor_ln539_fu_2648_p2 <= (icmp_ln539_reg_3899_pp0_iter4_reg xor ap_const_lv1_1);
    xor_ln544_1_fu_2747_p2 <= (icmp18_fu_2681_p2 xor ap_const_lv1_1);
    xor_ln544_2_fu_2787_p2 <= (icmp18_fu_2681_p2 xor ap_const_lv1_1);
    xor_ln544_3_fu_2821_p2 <= (icmp18_fu_2681_p2 xor ap_const_lv1_1);
    xor_ln544_fu_2707_p2 <= (icmp18_fu_2681_p2 xor ap_const_lv1_1);
end behav;
