xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,
cache_tag_store_sim_netlist.v,verilog,xil_defaultlib,../../../../../../../ip_repo/l1_cache_1.0/src/cache_tag_store/cache_tag_store_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
