{
  "name": "Zilog Z80000",
  "year": 1986,
  "clock_mhz": 25.0,
  "bus_width": 32,
  "transistors": 91000,
  "timing_categories": {
    "ld_r_r": {
      "cycles": 2,
      "weight": 0.25,
      "desc": "LD R,R"
    },
    "ld_r_mem": {
      "cycles": 4,
      "weight": 0.2,
      "desc": "LD R,@addr"
    },
    "alu_r": {
      "cycles": 2,
      "weight": 0.25,
      "desc": "ALU register"
    },
    "alu_mem": {
      "cycles": 5,
      "weight": 0.1,
      "desc": "ALU memory"
    },
    "jp": {
      "cycles": 4,
      "weight": 0.08,
      "desc": "JP"
    },
    "call_ret": {
      "cycles": 8,
      "weight": 0.05,
      "desc": "CALL, RET"
    },
    "multiply": {
      "cycles": 15,
      "weight": 0.04,
      "desc": "MULT"
    },
    "divide": {
      "cycles": 30,
      "weight": 0.03,
      "desc": "DIV"
    }
  },
  "validation_targets": {
    "ips_range": [
      4000000,
      10000000
    ],
    "cpi_range": [
      2,
      8
    ],
    "expected_bottlenecks": [
      "cache",
      "memory"
    ]
  },
  "source": "Z80000 CPU Manual"
}