
FLF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e00  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e8  08008fa0  08008fa0  00009fa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009388  08009388  0000b224  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009388  08009388  0000a388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009390  08009390  0000b224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009390  08009390  0000a390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009394  08009394  0000a394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000224  20000000  08009398  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000408  20000224  080095bc  0000b224  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000062c  080095bc  0000b62c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b224  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb79  00000000  00000000  0000b254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024e3  00000000  00000000  0001adcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ed8  00000000  00000000  0001d2b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b98  00000000  00000000  0001e188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019216  00000000  00000000  0001ed20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000110fa  00000000  00000000  00037f36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dd01  00000000  00000000  00049030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e6d31  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fa8  00000000  00000000  000e6d74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000ebd1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000224 	.word	0x20000224
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008f88 	.word	0x08008f88

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000228 	.word	0x20000228
 80001dc:	08008f88 	.word	0x08008f88

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_d2uiz>:
 8000b3c:	004a      	lsls	r2, r1, #1
 8000b3e:	d211      	bcs.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b40:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b44:	d211      	bcs.n	8000b6a <__aeabi_d2uiz+0x2e>
 8000b46:	d50d      	bpl.n	8000b64 <__aeabi_d2uiz+0x28>
 8000b48:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b50:	d40e      	bmi.n	8000b70 <__aeabi_d2uiz+0x34>
 8000b52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b6e:	d102      	bne.n	8000b76 <__aeabi_d2uiz+0x3a>
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b74:	4770      	bx	lr
 8000b76:	f04f 0000 	mov.w	r0, #0
 8000b7a:	4770      	bx	lr

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_uldivmod>:
 8000c1c:	b953      	cbnz	r3, 8000c34 <__aeabi_uldivmod+0x18>
 8000c1e:	b94a      	cbnz	r2, 8000c34 <__aeabi_uldivmod+0x18>
 8000c20:	2900      	cmp	r1, #0
 8000c22:	bf08      	it	eq
 8000c24:	2800      	cmpeq	r0, #0
 8000c26:	bf1c      	itt	ne
 8000c28:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c2c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c30:	f000 b9be 	b.w	8000fb0 <__aeabi_idiv0>
 8000c34:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c3c:	f000 f83c 	bl	8000cb8 <__udivmoddi4>
 8000c40:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c48:	b004      	add	sp, #16
 8000c4a:	4770      	bx	lr

08000c4c <__aeabi_d2lz>:
 8000c4c:	b538      	push	{r3, r4, r5, lr}
 8000c4e:	2200      	movs	r2, #0
 8000c50:	2300      	movs	r3, #0
 8000c52:	4604      	mov	r4, r0
 8000c54:	460d      	mov	r5, r1
 8000c56:	f7ff ff49 	bl	8000aec <__aeabi_dcmplt>
 8000c5a:	b928      	cbnz	r0, 8000c68 <__aeabi_d2lz+0x1c>
 8000c5c:	4620      	mov	r0, r4
 8000c5e:	4629      	mov	r1, r5
 8000c60:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c64:	f000 b80a 	b.w	8000c7c <__aeabi_d2ulz>
 8000c68:	4620      	mov	r0, r4
 8000c6a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c6e:	f000 f805 	bl	8000c7c <__aeabi_d2ulz>
 8000c72:	4240      	negs	r0, r0
 8000c74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c78:	bd38      	pop	{r3, r4, r5, pc}
 8000c7a:	bf00      	nop

08000c7c <__aeabi_d2ulz>:
 8000c7c:	b5d0      	push	{r4, r6, r7, lr}
 8000c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cb0 <__aeabi_d2ulz+0x34>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	4606      	mov	r6, r0
 8000c84:	460f      	mov	r7, r1
 8000c86:	f7ff fcbf 	bl	8000608 <__aeabi_dmul>
 8000c8a:	f7ff ff57 	bl	8000b3c <__aeabi_d2uiz>
 8000c8e:	4604      	mov	r4, r0
 8000c90:	f7ff fc40 	bl	8000514 <__aeabi_ui2d>
 8000c94:	4b07      	ldr	r3, [pc, #28]	@ (8000cb4 <__aeabi_d2ulz+0x38>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	f7ff fcb6 	bl	8000608 <__aeabi_dmul>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	4630      	mov	r0, r6
 8000ca2:	4639      	mov	r1, r7
 8000ca4:	f7ff faf8 	bl	8000298 <__aeabi_dsub>
 8000ca8:	f7ff ff48 	bl	8000b3c <__aeabi_d2uiz>
 8000cac:	4621      	mov	r1, r4
 8000cae:	bdd0      	pop	{r4, r6, r7, pc}
 8000cb0:	3df00000 	.word	0x3df00000
 8000cb4:	41f00000 	.word	0x41f00000

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <setMotorSpeed>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void setMotorSpeed(uint8_t motor, int32_t speed) {
 8000fb4:	b480      	push	{r7}
 8000fb6:	b085      	sub	sp, #20
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	6039      	str	r1, [r7, #0]
 8000fbe:	71fb      	strb	r3, [r7, #7]
    uint16_t pwm = abs(speed);
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	bfb8      	it	lt
 8000fc6:	425b      	neglt	r3, r3
 8000fc8:	81fb      	strh	r3, [r7, #14]
    if (pwm > 200) pwm = 200;  // Limit max speed
 8000fca:	89fb      	ldrh	r3, [r7, #14]
 8000fcc:	2bc8      	cmp	r3, #200	@ 0xc8
 8000fce:	d901      	bls.n	8000fd4 <setMotorSpeed+0x20>
 8000fd0:	23c8      	movs	r3, #200	@ 0xc8
 8000fd2:	81fb      	strh	r3, [r7, #14]

    if (motor == 0) {  // Left motor
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d110      	bne.n	8000ffc <setMotorSpeed+0x48>
        if (speed > 0) {
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	dd06      	ble.n	8000fee <setMotorSpeed+0x3a>
            TIM1->CCR1 = pwm;
 8000fe0:	4a14      	ldr	r2, [pc, #80]	@ (8001034 <setMotorSpeed+0x80>)
 8000fe2:	89fb      	ldrh	r3, [r7, #14]
 8000fe4:	6353      	str	r3, [r2, #52]	@ 0x34
            TIM1->CCR2 = 0;
 8000fe6:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <setMotorSpeed+0x80>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	639a      	str	r2, [r3, #56]	@ 0x38
        } else {
            TIM2->CCR1 = 0;
            TIM3->CCR1 = pwm;
        }
    }
}
 8000fec:	e01b      	b.n	8001026 <setMotorSpeed+0x72>
            TIM1->CCR1 = 0;
 8000fee:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <setMotorSpeed+0x80>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	635a      	str	r2, [r3, #52]	@ 0x34
            TIM1->CCR2 = pwm;
 8000ff4:	4a0f      	ldr	r2, [pc, #60]	@ (8001034 <setMotorSpeed+0x80>)
 8000ff6:	89fb      	ldrh	r3, [r7, #14]
 8000ff8:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000ffa:	e014      	b.n	8001026 <setMotorSpeed+0x72>
    else if (motor == 1) {  // Right motor
 8000ffc:	79fb      	ldrb	r3, [r7, #7]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d111      	bne.n	8001026 <setMotorSpeed+0x72>
        if (speed > 0) {
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	dd07      	ble.n	8001018 <setMotorSpeed+0x64>
            TIM2->CCR1 = pwm;
 8001008:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800100c:	89fb      	ldrh	r3, [r7, #14]
 800100e:	6353      	str	r3, [r2, #52]	@ 0x34
            TIM3->CCR1 = 0;
 8001010:	4b09      	ldr	r3, [pc, #36]	@ (8001038 <setMotorSpeed+0x84>)
 8001012:	2200      	movs	r2, #0
 8001014:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001016:	e006      	b.n	8001026 <setMotorSpeed+0x72>
            TIM2->CCR1 = 0;
 8001018:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800101c:	2200      	movs	r2, #0
 800101e:	635a      	str	r2, [r3, #52]	@ 0x34
            TIM3->CCR1 = pwm;
 8001020:	4a05      	ldr	r2, [pc, #20]	@ (8001038 <setMotorSpeed+0x84>)
 8001022:	89fb      	ldrh	r3, [r7, #14]
 8001024:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8001026:	bf00      	nop
 8001028:	3714      	adds	r7, #20
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	40010000 	.word	0x40010000
 8001038:	40000400 	.word	0x40000400

0800103c <line_data>:
float line_data(void) {
 800103c:	b480      	push	{r7}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
	uint32_t sum = 0;
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
	uint32_t weighted_sum = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	60bb      	str	r3, [r7, #8]
	uint32_t onLine = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	607b      	str	r3, [r7, #4]

    for (int i = 0; i < 8; i++) {
 800104e:	2300      	movs	r3, #0
 8001050:	603b      	str	r3, [r7, #0]
 8001052:	e018      	b.n	8001086 <line_data+0x4a>
        if (adc_buffer[i] > thresh[i]) {
 8001054:	4a1b      	ldr	r2, [pc, #108]	@ (80010c4 <line_data+0x88>)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800105c:	491a      	ldr	r1, [pc, #104]	@ (80010c8 <line_data+0x8c>)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001064:	429a      	cmp	r2, r3
 8001066:	d90b      	bls.n	8001080 <line_data+0x44>
            weighted_sum += sensorWeight[i];
 8001068:	4a18      	ldr	r2, [pc, #96]	@ (80010cc <line_data+0x90>)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001070:	68ba      	ldr	r2, [r7, #8]
 8001072:	4413      	add	r3, r2
 8001074:	60bb      	str	r3, [r7, #8]
            sum += 1;
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	3301      	adds	r3, #1
 800107a:	60fb      	str	r3, [r7, #12]
            onLine = 1;
 800107c:	2301      	movs	r3, #1
 800107e:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < 8; i++) {
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	3301      	adds	r3, #1
 8001084:	603b      	str	r3, [r7, #0]
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	2b07      	cmp	r3, #7
 800108a:	dde3      	ble.n	8001054 <line_data+0x18>
        }
    }

    if (!onLine) {
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d102      	bne.n	8001098 <line_data+0x5c>
        return 255;  // Line lost condition
 8001092:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80010d0 <line_data+0x94>
 8001096:	e00b      	b.n	80010b0 <line_data+0x74>
    }

    return (float)weighted_sum / (float)sum;
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	ee07 3a90 	vmov	s15, r3
 800109e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	ee07 3a90 	vmov	s15, r3
 80010a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010ac:	eec7 6a27 	vdiv.f32	s13, s14, s15
}
 80010b0:	eef0 7a66 	vmov.f32	s15, s13
 80010b4:	eeb0 0a67 	vmov.f32	s0, s15
 80010b8:	3714      	adds	r7, #20
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	20000468 	.word	0x20000468
 80010c8:	20000020 	.word	0x20000020
 80010cc:	20000000 	.word	0x20000000
 80010d0:	437f0000 	.word	0x437f0000

080010d4 <setPIDParameter>:

void setPIDParameter(char *input) {
 80010d4:	b590      	push	{r4, r7, lr}
 80010d6:	b08f      	sub	sp, #60	@ 0x3c
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
    char *ptr = input;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	637b      	str	r3, [r7, #52]	@ 0x34

    while (*ptr != '\0') {
 80010e0:	e0e2      	b.n	80012a8 <setPIDParameter+0x1d4>
        char type = *ptr;
 80010e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        ptr++;
 80010ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010ec:	3301      	adds	r3, #1
 80010ee:	637b      	str	r3, [r7, #52]	@ 0x34

        char valueStr[10] = {0};
 80010f0:	f107 0308 	add.w	r3, r7, #8
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	811a      	strh	r2, [r3, #8]
        int i = 0;
 80010fc:	2300      	movs	r3, #0
 80010fe:	633b      	str	r3, [r7, #48]	@ 0x30

        while (*ptr != 'P' && *ptr != 'p' && *ptr != 'I' && *ptr != 'i' && *ptr != 'D' && *ptr != 'd' && *ptr != 'T' && *ptr != 't' && *ptr != '\0') {
 8001100:	e00a      	b.n	8001118 <setPIDParameter+0x44>
            valueStr[i++] = *ptr++;
 8001102:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001104:	1c53      	adds	r3, r2, #1
 8001106:	637b      	str	r3, [r7, #52]	@ 0x34
 8001108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800110a:	1c59      	adds	r1, r3, #1
 800110c:	6339      	str	r1, [r7, #48]	@ 0x30
 800110e:	7812      	ldrb	r2, [r2, #0]
 8001110:	3338      	adds	r3, #56	@ 0x38
 8001112:	443b      	add	r3, r7
 8001114:	f803 2c30 	strb.w	r2, [r3, #-48]
        while (*ptr != 'P' && *ptr != 'p' && *ptr != 'I' && *ptr != 'i' && *ptr != 'D' && *ptr != 'd' && *ptr != 'T' && *ptr != 't' && *ptr != '\0') {
 8001118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	2b50      	cmp	r3, #80	@ 0x50
 800111e:	d01f      	beq.n	8001160 <setPIDParameter+0x8c>
 8001120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b70      	cmp	r3, #112	@ 0x70
 8001126:	d01b      	beq.n	8001160 <setPIDParameter+0x8c>
 8001128:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	2b49      	cmp	r3, #73	@ 0x49
 800112e:	d017      	beq.n	8001160 <setPIDParameter+0x8c>
 8001130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b69      	cmp	r3, #105	@ 0x69
 8001136:	d013      	beq.n	8001160 <setPIDParameter+0x8c>
 8001138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b44      	cmp	r3, #68	@ 0x44
 800113e:	d00f      	beq.n	8001160 <setPIDParameter+0x8c>
 8001140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b64      	cmp	r3, #100	@ 0x64
 8001146:	d00b      	beq.n	8001160 <setPIDParameter+0x8c>
 8001148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b54      	cmp	r3, #84	@ 0x54
 800114e:	d007      	beq.n	8001160 <setPIDParameter+0x8c>
 8001150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b74      	cmp	r3, #116	@ 0x74
 8001156:	d003      	beq.n	8001160 <setPIDParameter+0x8c>
 8001158:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d1d0      	bne.n	8001102 <setPIDParameter+0x2e>
        }

        float value = atof(valueStr);
 8001160:	f107 0308 	add.w	r3, r7, #8
 8001164:	4618      	mov	r0, r3
 8001166:	f005 f921 	bl	80063ac <atof>
 800116a:	ec53 2b10 	vmov	r2, r3, d0
 800116e:	4610      	mov	r0, r2
 8001170:	4619      	mov	r1, r3
 8001172:	f7ff fd03 	bl	8000b7c <__aeabi_d2f>
 8001176:	4603      	mov	r3, r0
 8001178:	627b      	str	r3, [r7, #36]	@ 0x24

        switch (type) {
 800117a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800117e:	3b44      	subs	r3, #68	@ 0x44
 8001180:	2b30      	cmp	r3, #48	@ 0x30
 8001182:	f200 8091 	bhi.w	80012a8 <setPIDParameter+0x1d4>
 8001186:	a201      	add	r2, pc, #4	@ (adr r2, 800118c <setPIDParameter+0xb8>)
 8001188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118c:	08001271 	.word	0x08001271
 8001190:	080012a9 	.word	0x080012a9
 8001194:	080012a9 	.word	0x080012a9
 8001198:	080012a9 	.word	0x080012a9
 800119c:	080012a9 	.word	0x080012a9
 80011a0:	08001261 	.word	0x08001261
 80011a4:	080012a9 	.word	0x080012a9
 80011a8:	080012a9 	.word	0x080012a9
 80011ac:	080012a9 	.word	0x080012a9
 80011b0:	080012a9 	.word	0x080012a9
 80011b4:	080012a9 	.word	0x080012a9
 80011b8:	080012a9 	.word	0x080012a9
 80011bc:	08001251 	.word	0x08001251
 80011c0:	080012a9 	.word	0x080012a9
 80011c4:	080012a9 	.word	0x080012a9
 80011c8:	080012a9 	.word	0x080012a9
 80011cc:	08001281 	.word	0x08001281
 80011d0:	080012a9 	.word	0x080012a9
 80011d4:	080012a9 	.word	0x080012a9
 80011d8:	080012a9 	.word	0x080012a9
 80011dc:	080012a9 	.word	0x080012a9
 80011e0:	080012a9 	.word	0x080012a9
 80011e4:	080012a9 	.word	0x080012a9
 80011e8:	080012a9 	.word	0x080012a9
 80011ec:	080012a9 	.word	0x080012a9
 80011f0:	080012a9 	.word	0x080012a9
 80011f4:	080012a9 	.word	0x080012a9
 80011f8:	080012a9 	.word	0x080012a9
 80011fc:	080012a9 	.word	0x080012a9
 8001200:	080012a9 	.word	0x080012a9
 8001204:	080012a9 	.word	0x080012a9
 8001208:	080012a9 	.word	0x080012a9
 800120c:	08001271 	.word	0x08001271
 8001210:	080012a9 	.word	0x080012a9
 8001214:	080012a9 	.word	0x080012a9
 8001218:	080012a9 	.word	0x080012a9
 800121c:	080012a9 	.word	0x080012a9
 8001220:	08001261 	.word	0x08001261
 8001224:	080012a9 	.word	0x080012a9
 8001228:	080012a9 	.word	0x080012a9
 800122c:	080012a9 	.word	0x080012a9
 8001230:	080012a9 	.word	0x080012a9
 8001234:	080012a9 	.word	0x080012a9
 8001238:	080012a9 	.word	0x080012a9
 800123c:	08001251 	.word	0x08001251
 8001240:	080012a9 	.word	0x080012a9
 8001244:	080012a9 	.word	0x080012a9
 8001248:	080012a9 	.word	0x080012a9
 800124c:	08001281 	.word	0x08001281
            case 'P': case 'p':
                Kp = value;
 8001250:	4a24      	ldr	r2, [pc, #144]	@ (80012e4 <setPIDParameter+0x210>)
 8001252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001254:	6013      	str	r3, [r2, #0]
                pid.Kp = Kp;
 8001256:	4b23      	ldr	r3, [pc, #140]	@ (80012e4 <setPIDParameter+0x210>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4a23      	ldr	r2, [pc, #140]	@ (80012e8 <setPIDParameter+0x214>)
 800125c:	6193      	str	r3, [r2, #24]
                break;
 800125e:	e023      	b.n	80012a8 <setPIDParameter+0x1d4>
            case 'I': case 'i':
                Ki = value;
 8001260:	4a22      	ldr	r2, [pc, #136]	@ (80012ec <setPIDParameter+0x218>)
 8001262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001264:	6013      	str	r3, [r2, #0]
                pid.Ki = Ki;
 8001266:	4b21      	ldr	r3, [pc, #132]	@ (80012ec <setPIDParameter+0x218>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a1f      	ldr	r2, [pc, #124]	@ (80012e8 <setPIDParameter+0x214>)
 800126c:	61d3      	str	r3, [r2, #28]
                break;
 800126e:	e01b      	b.n	80012a8 <setPIDParameter+0x1d4>
            case 'D': case 'd':
                Kd = value;
 8001270:	4a1f      	ldr	r2, [pc, #124]	@ (80012f0 <setPIDParameter+0x21c>)
 8001272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001274:	6013      	str	r3, [r2, #0]
                pid.Kd = Kd;
 8001276:	4b1e      	ldr	r3, [pc, #120]	@ (80012f0 <setPIDParameter+0x21c>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a1b      	ldr	r2, [pc, #108]	@ (80012e8 <setPIDParameter+0x214>)
 800127c:	6213      	str	r3, [r2, #32]
                break;
 800127e:	e013      	b.n	80012a8 <setPIDParameter+0x1d4>
            case 'T': case 't':
            	for (int i = 0; i < 8; i++) {
 8001280:	2300      	movs	r3, #0
 8001282:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001284:	e00c      	b.n	80012a0 <setPIDParameter+0x1cc>
            	        thresh[i] = (uint32_t)value;
 8001286:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800128a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800128e:	ee17 1a90 	vmov	r1, s15
 8001292:	4a18      	ldr	r2, [pc, #96]	@ (80012f4 <setPIDParameter+0x220>)
 8001294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001296:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            	for (int i = 0; i < 8; i++) {
 800129a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800129c:	3301      	adds	r3, #1
 800129e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012a2:	2b07      	cmp	r3, #7
 80012a4:	ddef      	ble.n	8001286 <setPIDParameter+0x1b2>
            	 }
                break;
 80012a6:	bf00      	nop
    while (*ptr != '\0') {
 80012a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	f47f af18 	bne.w	80010e2 <setPIDParameter+0xe>
        }

    }
    char msg[]="PID UPDATED !";
 80012b2:	4b11      	ldr	r3, [pc, #68]	@ (80012f8 <setPIDParameter+0x224>)
 80012b4:	f107 0414 	add.w	r4, r7, #20
 80012b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012ba:	c407      	stmia	r4!, {r0, r1, r2}
 80012bc:	8023      	strh	r3, [r4, #0]
    HAL_UART_Transmit(&huart6,msg, strlen(msg), HAL_MAX_DELAY);
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7fe ff8c 	bl	80001e0 <strlen>
 80012c8:	4603      	mov	r3, r0
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	f107 0114 	add.w	r1, r7, #20
 80012d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012d4:	4809      	ldr	r0, [pc, #36]	@ (80012fc <setPIDParameter+0x228>)
 80012d6:	f003 fe9b 	bl	8005010 <HAL_UART_Transmit>
}
 80012da:	bf00      	nop
 80012dc:	373c      	adds	r7, #60	@ 0x3c
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd90      	pop	{r4, r7, pc}
 80012e2:	bf00      	nop
 80012e4:	20000040 	.word	0x20000040
 80012e8:	2000048c 	.word	0x2000048c
 80012ec:	20000044 	.word	0x20000044
 80012f0:	20000048 	.word	0x20000048
 80012f4:	20000020 	.word	0x20000020
 80012f8:	08008fa0 	.word	0x08008fa0
 80012fc:	200003c0 	.word	0x200003c0

08001300 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	460b      	mov	r3, r1
 800130a:	807b      	strh	r3, [r7, #2]

	if (huart->Instance == USART6){
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a13      	ldr	r2, [pc, #76]	@ (8001360 <HAL_UARTEx_RxEventCallback+0x60>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d11f      	bne.n	8001356 <HAL_UARTEx_RxEventCallback+0x56>
		memset(main_buffer , '\0' , 16);
 8001316:	2210      	movs	r2, #16
 8001318:	2100      	movs	r1, #0
 800131a:	4812      	ldr	r0, [pc, #72]	@ (8001364 <HAL_UARTEx_RxEventCallback+0x64>)
 800131c:	f005 ff1a 	bl	8007154 <memset>
		memcpy(main_buffer , rx_buffer , Size);
 8001320:	887b      	ldrh	r3, [r7, #2]
 8001322:	461a      	mov	r2, r3
 8001324:	4910      	ldr	r1, [pc, #64]	@ (8001368 <HAL_UARTEx_RxEventCallback+0x68>)
 8001326:	480f      	ldr	r0, [pc, #60]	@ (8001364 <HAL_UARTEx_RxEventCallback+0x64>)
 8001328:	f005 ff5b 	bl	80071e2 <memcpy>
		memset(rx_buffer , '\0' , 16);
 800132c:	2210      	movs	r2, #16
 800132e:	2100      	movs	r1, #0
 8001330:	480d      	ldr	r0, [pc, #52]	@ (8001368 <HAL_UARTEx_RxEventCallback+0x68>)
 8001332:	f005 ff0f 	bl	8007154 <memset>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_buffer, 16);
 8001336:	2210      	movs	r2, #16
 8001338:	490b      	ldr	r1, [pc, #44]	@ (8001368 <HAL_UARTEx_RxEventCallback+0x68>)
 800133a:	480c      	ldr	r0, [pc, #48]	@ (800136c <HAL_UARTEx_RxEventCallback+0x6c>)
 800133c:	f003 fef3 	bl	8005126 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&hdma_usart6_rx , DMA_IT_HT);
 8001340:	4b0b      	ldr	r3, [pc, #44]	@ (8001370 <HAL_UARTEx_RxEventCallback+0x70>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	4b0a      	ldr	r3, [pc, #40]	@ (8001370 <HAL_UARTEx_RxEventCallback+0x70>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f022 0208 	bic.w	r2, r2, #8
 800134e:	601a      	str	r2, [r3, #0]
		setPIDParameter((uint8_t*) main_buffer);
 8001350:	4804      	ldr	r0, [pc, #16]	@ (8001364 <HAL_UARTEx_RxEventCallback+0x64>)
 8001352:	f7ff febf 	bl	80010d4 <setPIDParameter>
	}
}
 8001356:	bf00      	nop
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	40011400 	.word	0x40011400
 8001364:	200004c8 	.word	0x200004c8
 8001368:	200004b8 	.word	0x200004b8
 800136c:	200003c0 	.word	0x200003c0
 8001370:	20000408 	.word	0x20000408

08001374 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800137a:	f000 ffb5 	bl	80022e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800137e:	f000 f8f1 	bl	8001564 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001382:	f000 fbad 	bl	8001ae0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001386:	f000 fb83 	bl	8001a90 <MX_DMA_Init>
  MX_ADC1_Init();
 800138a:	f000 f95f 	bl	800164c <MX_ADC1_Init>
  MX_TIM1_Init();
 800138e:	f000 fa13 	bl	80017b8 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001392:	f000 faa1 	bl	80018d8 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001396:	f000 faf7 	bl	8001988 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 800139a:	f000 fb4f 	bl	8001a3c <MX_USART6_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800139e:	f000 f949 	bl	8001634 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_IT(&hadc1);
 80013a2:	485e      	ldr	r0, [pc, #376]	@ (800151c <main+0x1a8>)
 80013a4:	f001 f87a 	bl	800249c <HAL_ADC_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buffer, 8);
 80013a8:	2208      	movs	r2, #8
 80013aa:	495d      	ldr	r1, [pc, #372]	@ (8001520 <main+0x1ac>)
 80013ac:	485b      	ldr	r0, [pc, #364]	@ (800151c <main+0x1a8>)
 80013ae:	f001 fa43 	bl	8002838 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80013b2:	2100      	movs	r1, #0
 80013b4:	485b      	ldr	r0, [pc, #364]	@ (8001524 <main+0x1b0>)
 80013b6:	f003 f96b 	bl	8004690 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80013ba:	2104      	movs	r1, #4
 80013bc:	4859      	ldr	r0, [pc, #356]	@ (8001524 <main+0x1b0>)
 80013be:	f003 f967 	bl	8004690 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80013c2:	2100      	movs	r1, #0
 80013c4:	4858      	ldr	r0, [pc, #352]	@ (8001528 <main+0x1b4>)
 80013c6:	f003 f963 	bl	8004690 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80013ca:	2100      	movs	r1, #0
 80013cc:	4857      	ldr	r0, [pc, #348]	@ (800152c <main+0x1b8>)
 80013ce:	f003 f95f 	bl	8004690 <HAL_TIM_PWM_Start>
  HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_buffer, 16);
 80013d2:	2210      	movs	r2, #16
 80013d4:	4956      	ldr	r1, [pc, #344]	@ (8001530 <main+0x1bc>)
 80013d6:	4857      	ldr	r0, [pc, #348]	@ (8001534 <main+0x1c0>)
 80013d8:	f003 fea5 	bl	8005126 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&hdma_usart6_rx , DMA_IT_HT);
 80013dc:	4b56      	ldr	r3, [pc, #344]	@ (8001538 <main+0x1c4>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	4b55      	ldr	r3, [pc, #340]	@ (8001538 <main+0x1c4>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f022 0208 	bic.w	r2, r2, #8
 80013ea:	601a      	str	r2, [r3, #0]



  pid.Kp=Kp;
 80013ec:	4b53      	ldr	r3, [pc, #332]	@ (800153c <main+0x1c8>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a53      	ldr	r2, [pc, #332]	@ (8001540 <main+0x1cc>)
 80013f2:	6193      	str	r3, [r2, #24]
  pid.Ki=Ki;
 80013f4:	4b53      	ldr	r3, [pc, #332]	@ (8001544 <main+0x1d0>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a51      	ldr	r2, [pc, #324]	@ (8001540 <main+0x1cc>)
 80013fa:	61d3      	str	r3, [r2, #28]
  pid.Kd=Kd;
 80013fc:	4b52      	ldr	r3, [pc, #328]	@ (8001548 <main+0x1d4>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a4f      	ldr	r2, [pc, #316]	@ (8001540 <main+0x1cc>)
 8001402:	6213      	str	r3, [r2, #32]
  arm_pid_init_f32(&pid, 1);
 8001404:	2101      	movs	r1, #1
 8001406:	484e      	ldr	r0, [pc, #312]	@ (8001540 <main+0x1cc>)
 8001408:	f000 ff37 	bl	800227a <arm_pid_init_f32>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 8);
 800140c:	2208      	movs	r2, #8
 800140e:	4944      	ldr	r1, [pc, #272]	@ (8001520 <main+0x1ac>)
 8001410:	4842      	ldr	r0, [pc, #264]	@ (800151c <main+0x1a8>)
 8001412:	f001 fa11 	bl	8002838 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 8);
 8001416:	2208      	movs	r2, #8
 8001418:	4941      	ldr	r1, [pc, #260]	@ (8001520 <main+0x1ac>)
 800141a:	4840      	ldr	r0, [pc, #256]	@ (800151c <main+0x1a8>)
 800141c:	f001 fa0c 	bl	8002838 <HAL_ADC_Start_DMA>
	  HAL_Delay(5);
 8001420:	2005      	movs	r0, #5
 8001422:	f000 ffd3 	bl	80023cc <HAL_Delay>

	  position=line_data();
 8001426:	f7ff fe09 	bl	800103c <line_data>
 800142a:	eef0 7a40 	vmov.f32	s15, s0
 800142e:	4b47      	ldr	r3, [pc, #284]	@ (800154c <main+0x1d8>)
 8001430:	edc3 7a00 	vstr	s15, [r3]

	  if (position == 255) {
 8001434:	4b45      	ldr	r3, [pc, #276]	@ (800154c <main+0x1d8>)
 8001436:	edd3 7a00 	vldr	s15, [r3]
 800143a:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001550 <main+0x1dc>
 800143e:	eef4 7a47 	vcmp.f32	s15, s14
 8001442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001446:	d10d      	bne.n	8001464 <main+0xf0>
		  setMotorSpeed(0, -base_speed);
 8001448:	4b42      	ldr	r3, [pc, #264]	@ (8001554 <main+0x1e0>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	425b      	negs	r3, r3
 800144e:	4619      	mov	r1, r3
 8001450:	2000      	movs	r0, #0
 8001452:	f7ff fdaf 	bl	8000fb4 <setMotorSpeed>
	      setMotorSpeed(1, base_speed);
 8001456:	4b3f      	ldr	r3, [pc, #252]	@ (8001554 <main+0x1e0>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4619      	mov	r1, r3
 800145c:	2001      	movs	r0, #1
 800145e:	f7ff fda9 	bl	8000fb4 <setMotorSpeed>
	      continue;
 8001462:	e059      	b.n	8001518 <main+0x1a4>
	  }
	  error = ((float32_t)position - 35.0f);
 8001464:	4b39      	ldr	r3, [pc, #228]	@ (800154c <main+0x1d8>)
 8001466:	edd3 7a00 	vldr	s15, [r3]
 800146a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001558 <main+0x1e4>
 800146e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001472:	4b3a      	ldr	r3, [pc, #232]	@ (800155c <main+0x1e8>)
 8001474:	edc3 7a00 	vstr	s15, [r3]
	  output = arm_pid_f32(&pid, error);
 8001478:	4b38      	ldr	r3, [pc, #224]	@ (800155c <main+0x1e8>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a30      	ldr	r2, [pc, #192]	@ (8001540 <main+0x1cc>)
 800147e:	60fa      	str	r2, [r7, #12]
 8001480:	60bb      	str	r3, [r7, #8]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	ed93 7a00 	vldr	s14, [r3]
 8001488:	edd7 7a02 	vldr	s15, [r7, #8]
 800148c:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	edd3 6a01 	vldr	s13, [r3, #4]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	edd3 7a03 	vldr	s15, [r3, #12]
 800149c:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 80014a0:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	edd3 6a02 	vldr	s13, [r3, #8]
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	edd3 7a04 	vldr	s15, [r3, #16]
 80014b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 80014be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014c2:	edc7 7a01 	vstr	s15, [r7, #4]

    /* Update state */
    S->state[1] = S->state[0];
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	68da      	ldr	r2, [r3, #12]
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	68ba      	ldr	r2, [r7, #8]
 80014d2:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4a20      	ldr	r2, [pc, #128]	@ (8001560 <main+0x1ec>)
 80014de:	6013      	str	r3, [r2, #0]

	  // Adjust motor speeds
	  setMotorSpeed(0, base_speed - (int32_t)output);  // Left motor
 80014e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001554 <main+0x1e0>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001560 <main+0x1ec>)
 80014e6:	edd2 7a00 	vldr	s15, [r2]
 80014ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014ee:	ee17 2a90 	vmov	r2, s15
 80014f2:	1a9b      	subs	r3, r3, r2
 80014f4:	4619      	mov	r1, r3
 80014f6:	2000      	movs	r0, #0
 80014f8:	f7ff fd5c 	bl	8000fb4 <setMotorSpeed>
	  setMotorSpeed(1, base_speed + (int32_t)output);  // Right motor
 80014fc:	4b18      	ldr	r3, [pc, #96]	@ (8001560 <main+0x1ec>)
 80014fe:	edd3 7a00 	vldr	s15, [r3]
 8001502:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001506:	ee17 2a90 	vmov	r2, s15
 800150a:	4b12      	ldr	r3, [pc, #72]	@ (8001554 <main+0x1e0>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4413      	add	r3, r2
 8001510:	4619      	mov	r1, r3
 8001512:	2001      	movs	r0, #1
 8001514:	f7ff fd4e 	bl	8000fb4 <setMotorSpeed>
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 8);
 8001518:	e77d      	b.n	8001416 <main+0xa2>
 800151a:	bf00      	nop
 800151c:	20000240 	.word	0x20000240
 8001520:	20000468 	.word	0x20000468
 8001524:	200002e8 	.word	0x200002e8
 8001528:	20000378 	.word	0x20000378
 800152c:	20000330 	.word	0x20000330
 8001530:	200004b8 	.word	0x200004b8
 8001534:	200003c0 	.word	0x200003c0
 8001538:	20000408 	.word	0x20000408
 800153c:	20000040 	.word	0x20000040
 8001540:	2000048c 	.word	0x2000048c
 8001544:	20000044 	.word	0x20000044
 8001548:	20000048 	.word	0x20000048
 800154c:	20000488 	.word	0x20000488
 8001550:	437f0000 	.word	0x437f0000
 8001554:	2000004c 	.word	0x2000004c
 8001558:	420c0000 	.word	0x420c0000
 800155c:	200004b0 	.word	0x200004b0
 8001560:	200004b4 	.word	0x200004b4

08001564 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b094      	sub	sp, #80	@ 0x50
 8001568:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800156a:	f107 0320 	add.w	r3, r7, #32
 800156e:	2230      	movs	r2, #48	@ 0x30
 8001570:	2100      	movs	r1, #0
 8001572:	4618      	mov	r0, r3
 8001574:	f005 fdee 	bl	8007154 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001578:	f107 030c 	add.w	r3, r7, #12
 800157c:	2200      	movs	r2, #0
 800157e:	601a      	str	r2, [r3, #0]
 8001580:	605a      	str	r2, [r3, #4]
 8001582:	609a      	str	r2, [r3, #8]
 8001584:	60da      	str	r2, [r3, #12]
 8001586:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001588:	2300      	movs	r3, #0
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	4b27      	ldr	r3, [pc, #156]	@ (800162c <SystemClock_Config+0xc8>)
 800158e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001590:	4a26      	ldr	r2, [pc, #152]	@ (800162c <SystemClock_Config+0xc8>)
 8001592:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001596:	6413      	str	r3, [r2, #64]	@ 0x40
 8001598:	4b24      	ldr	r3, [pc, #144]	@ (800162c <SystemClock_Config+0xc8>)
 800159a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015a0:	60bb      	str	r3, [r7, #8]
 80015a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015a4:	2300      	movs	r3, #0
 80015a6:	607b      	str	r3, [r7, #4]
 80015a8:	4b21      	ldr	r3, [pc, #132]	@ (8001630 <SystemClock_Config+0xcc>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a20      	ldr	r2, [pc, #128]	@ (8001630 <SystemClock_Config+0xcc>)
 80015ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80015b2:	6013      	str	r3, [r2, #0]
 80015b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001630 <SystemClock_Config+0xcc>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015bc:	607b      	str	r3, [r7, #4]
 80015be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015c0:	2302      	movs	r3, #2
 80015c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015c4:	2301      	movs	r3, #1
 80015c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015c8:	2310      	movs	r3, #16
 80015ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015cc:	2302      	movs	r3, #2
 80015ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015d0:	2300      	movs	r3, #0
 80015d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015d4:	2308      	movs	r3, #8
 80015d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80015d8:	2364      	movs	r3, #100	@ 0x64
 80015da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015dc:	2302      	movs	r3, #2
 80015de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80015e0:	2304      	movs	r3, #4
 80015e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015e4:	f107 0320 	add.w	r3, r7, #32
 80015e8:	4618      	mov	r0, r3
 80015ea:	f002 fba9 	bl	8003d40 <HAL_RCC_OscConfig>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80015f4:	f000 faec 	bl	8001bd0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015f8:	230f      	movs	r3, #15
 80015fa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015fc:	2302      	movs	r3, #2
 80015fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001604:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001608:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800160e:	f107 030c 	add.w	r3, r7, #12
 8001612:	2103      	movs	r1, #3
 8001614:	4618      	mov	r0, r3
 8001616:	f002 fe0b 	bl	8004230 <HAL_RCC_ClockConfig>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d001      	beq.n	8001624 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001620:	f000 fad6 	bl	8001bd0 <Error_Handler>
  }
}
 8001624:	bf00      	nop
 8001626:	3750      	adds	r7, #80	@ 0x50
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40023800 	.word	0x40023800
 8001630:	40007000 	.word	0x40007000

08001634 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  /* ADC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001638:	2200      	movs	r2, #0
 800163a:	2100      	movs	r1, #0
 800163c:	2012      	movs	r0, #18
 800163e:	f001 fda8 	bl	8003192 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001642:	2012      	movs	r0, #18
 8001644:	f001 fdc1 	bl	80031ca <HAL_NVIC_EnableIRQ>
}
 8001648:	bf00      	nop
 800164a:	bd80      	pop	{r7, pc}

0800164c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001652:	463b      	mov	r3, r7
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800165e:	4b53      	ldr	r3, [pc, #332]	@ (80017ac <MX_ADC1_Init+0x160>)
 8001660:	4a53      	ldr	r2, [pc, #332]	@ (80017b0 <MX_ADC1_Init+0x164>)
 8001662:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001664:	4b51      	ldr	r3, [pc, #324]	@ (80017ac <MX_ADC1_Init+0x160>)
 8001666:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800166a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 800166c:	4b4f      	ldr	r3, [pc, #316]	@ (80017ac <MX_ADC1_Init+0x160>)
 800166e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001672:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001674:	4b4d      	ldr	r3, [pc, #308]	@ (80017ac <MX_ADC1_Init+0x160>)
 8001676:	2201      	movs	r2, #1
 8001678:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800167a:	4b4c      	ldr	r3, [pc, #304]	@ (80017ac <MX_ADC1_Init+0x160>)
 800167c:	2200      	movs	r2, #0
 800167e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001680:	4b4a      	ldr	r3, [pc, #296]	@ (80017ac <MX_ADC1_Init+0x160>)
 8001682:	2200      	movs	r2, #0
 8001684:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001688:	4b48      	ldr	r3, [pc, #288]	@ (80017ac <MX_ADC1_Init+0x160>)
 800168a:	2200      	movs	r2, #0
 800168c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800168e:	4b47      	ldr	r3, [pc, #284]	@ (80017ac <MX_ADC1_Init+0x160>)
 8001690:	4a48      	ldr	r2, [pc, #288]	@ (80017b4 <MX_ADC1_Init+0x168>)
 8001692:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001694:	4b45      	ldr	r3, [pc, #276]	@ (80017ac <MX_ADC1_Init+0x160>)
 8001696:	2200      	movs	r2, #0
 8001698:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 800169a:	4b44      	ldr	r3, [pc, #272]	@ (80017ac <MX_ADC1_Init+0x160>)
 800169c:	2208      	movs	r2, #8
 800169e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80016a0:	4b42      	ldr	r3, [pc, #264]	@ (80017ac <MX_ADC1_Init+0x160>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80016a8:	4b40      	ldr	r3, [pc, #256]	@ (80017ac <MX_ADC1_Init+0x160>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016ae:	483f      	ldr	r0, [pc, #252]	@ (80017ac <MX_ADC1_Init+0x160>)
 80016b0:	f000 feb0 	bl	8002414 <HAL_ADC_Init>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 80016ba:	f000 fa89 	bl	8001bd0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80016be:	2300      	movs	r3, #0
 80016c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016c2:	2301      	movs	r3, #1
 80016c4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 80016c6:	2304      	movs	r3, #4
 80016c8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ca:	463b      	mov	r3, r7
 80016cc:	4619      	mov	r1, r3
 80016ce:	4837      	ldr	r0, [pc, #220]	@ (80017ac <MX_ADC1_Init+0x160>)
 80016d0:	f001 f9ca 	bl	8002a68 <HAL_ADC_ConfigChannel>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d001      	beq.n	80016de <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80016da:	f000 fa79 	bl	8001bd0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80016de:	2301      	movs	r3, #1
 80016e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80016e2:	2302      	movs	r3, #2
 80016e4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016e6:	463b      	mov	r3, r7
 80016e8:	4619      	mov	r1, r3
 80016ea:	4830      	ldr	r0, [pc, #192]	@ (80017ac <MX_ADC1_Init+0x160>)
 80016ec:	f001 f9bc 	bl	8002a68 <HAL_ADC_ConfigChannel>
 80016f0:	4603      	mov	r3, r0
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80016f6:	f000 fa6b 	bl	8001bd0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80016fa:	2302      	movs	r3, #2
 80016fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80016fe:	2303      	movs	r3, #3
 8001700:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001702:	463b      	mov	r3, r7
 8001704:	4619      	mov	r1, r3
 8001706:	4829      	ldr	r0, [pc, #164]	@ (80017ac <MX_ADC1_Init+0x160>)
 8001708:	f001 f9ae 	bl	8002a68 <HAL_ADC_ConfigChannel>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8001712:	f000 fa5d 	bl	8001bd0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001716:	2303      	movs	r3, #3
 8001718:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 800171a:	2304      	movs	r3, #4
 800171c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800171e:	463b      	mov	r3, r7
 8001720:	4619      	mov	r1, r3
 8001722:	4822      	ldr	r0, [pc, #136]	@ (80017ac <MX_ADC1_Init+0x160>)
 8001724:	f001 f9a0 	bl	8002a68 <HAL_ADC_ConfigChannel>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800172e:	f000 fa4f 	bl	8001bd0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001732:	2304      	movs	r3, #4
 8001734:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001736:	2305      	movs	r3, #5
 8001738:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800173a:	463b      	mov	r3, r7
 800173c:	4619      	mov	r1, r3
 800173e:	481b      	ldr	r0, [pc, #108]	@ (80017ac <MX_ADC1_Init+0x160>)
 8001740:	f001 f992 	bl	8002a68 <HAL_ADC_ConfigChannel>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_ADC1_Init+0x102>
  {
    Error_Handler();
 800174a:	f000 fa41 	bl	8001bd0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800174e:	2305      	movs	r3, #5
 8001750:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001752:	2306      	movs	r3, #6
 8001754:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001756:	463b      	mov	r3, r7
 8001758:	4619      	mov	r1, r3
 800175a:	4814      	ldr	r0, [pc, #80]	@ (80017ac <MX_ADC1_Init+0x160>)
 800175c:	f001 f984 	bl	8002a68 <HAL_ADC_ConfigChannel>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 8001766:	f000 fa33 	bl	8001bd0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800176a:	2306      	movs	r3, #6
 800176c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800176e:	2307      	movs	r3, #7
 8001770:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001772:	463b      	mov	r3, r7
 8001774:	4619      	mov	r1, r3
 8001776:	480d      	ldr	r0, [pc, #52]	@ (80017ac <MX_ADC1_Init+0x160>)
 8001778:	f001 f976 	bl	8002a68 <HAL_ADC_ConfigChannel>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_ADC1_Init+0x13a>
  {
    Error_Handler();
 8001782:	f000 fa25 	bl	8001bd0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001786:	2307      	movs	r3, #7
 8001788:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 800178a:	2308      	movs	r3, #8
 800178c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800178e:	463b      	mov	r3, r7
 8001790:	4619      	mov	r1, r3
 8001792:	4806      	ldr	r0, [pc, #24]	@ (80017ac <MX_ADC1_Init+0x160>)
 8001794:	f001 f968 	bl	8002a68 <HAL_ADC_ConfigChannel>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d001      	beq.n	80017a2 <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 800179e:	f000 fa17 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017a2:	bf00      	nop
 80017a4:	3710      	adds	r7, #16
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000240 	.word	0x20000240
 80017b0:	40012000 	.word	0x40012000
 80017b4:	0f000001 	.word	0x0f000001

080017b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b092      	sub	sp, #72	@ 0x48
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017be:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80017c2:	2200      	movs	r2, #0
 80017c4:	601a      	str	r2, [r3, #0]
 80017c6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
 80017d6:	611a      	str	r2, [r3, #16]
 80017d8:	615a      	str	r2, [r3, #20]
 80017da:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80017dc:	1d3b      	adds	r3, r7, #4
 80017de:	2220      	movs	r2, #32
 80017e0:	2100      	movs	r1, #0
 80017e2:	4618      	mov	r0, r3
 80017e4:	f005 fcb6 	bl	8007154 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80017e8:	4b39      	ldr	r3, [pc, #228]	@ (80018d0 <MX_TIM1_Init+0x118>)
 80017ea:	4a3a      	ldr	r2, [pc, #232]	@ (80018d4 <MX_TIM1_Init+0x11c>)
 80017ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1000-1;
 80017ee:	4b38      	ldr	r3, [pc, #224]	@ (80018d0 <MX_TIM1_Init+0x118>)
 80017f0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80017f4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017f6:	4b36      	ldr	r3, [pc, #216]	@ (80018d0 <MX_TIM1_Init+0x118>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 80017fc:	4b34      	ldr	r3, [pc, #208]	@ (80018d0 <MX_TIM1_Init+0x118>)
 80017fe:	22c8      	movs	r2, #200	@ 0xc8
 8001800:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001802:	4b33      	ldr	r3, [pc, #204]	@ (80018d0 <MX_TIM1_Init+0x118>)
 8001804:	2200      	movs	r2, #0
 8001806:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001808:	4b31      	ldr	r3, [pc, #196]	@ (80018d0 <MX_TIM1_Init+0x118>)
 800180a:	2200      	movs	r2, #0
 800180c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800180e:	4b30      	ldr	r3, [pc, #192]	@ (80018d0 <MX_TIM1_Init+0x118>)
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001814:	482e      	ldr	r0, [pc, #184]	@ (80018d0 <MX_TIM1_Init+0x118>)
 8001816:	f002 feeb 	bl	80045f0 <HAL_TIM_PWM_Init>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001820:	f000 f9d6 	bl	8001bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001824:	2300      	movs	r3, #0
 8001826:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001828:	2300      	movs	r3, #0
 800182a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800182c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001830:	4619      	mov	r1, r3
 8001832:	4827      	ldr	r0, [pc, #156]	@ (80018d0 <MX_TIM1_Init+0x118>)
 8001834:	f003 fadc 	bl	8004df0 <HAL_TIMEx_MasterConfigSynchronization>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800183e:	f000 f9c7 	bl	8001bd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001842:	2360      	movs	r3, #96	@ 0x60
 8001844:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001846:	2300      	movs	r3, #0
 8001848:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800184a:	2300      	movs	r3, #0
 800184c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800184e:	2300      	movs	r3, #0
 8001850:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001852:	2300      	movs	r3, #0
 8001854:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001856:	2300      	movs	r3, #0
 8001858:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800185a:	2300      	movs	r3, #0
 800185c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800185e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001862:	2200      	movs	r2, #0
 8001864:	4619      	mov	r1, r3
 8001866:	481a      	ldr	r0, [pc, #104]	@ (80018d0 <MX_TIM1_Init+0x118>)
 8001868:	f002 ffc2 	bl	80047f0 <HAL_TIM_PWM_ConfigChannel>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001872:	f000 f9ad 	bl	8001bd0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001876:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800187a:	2204      	movs	r2, #4
 800187c:	4619      	mov	r1, r3
 800187e:	4814      	ldr	r0, [pc, #80]	@ (80018d0 <MX_TIM1_Init+0x118>)
 8001880:	f002 ffb6 	bl	80047f0 <HAL_TIM_PWM_ConfigChannel>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800188a:	f000 f9a1 	bl	8001bd0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800188e:	2300      	movs	r3, #0
 8001890:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001892:	2300      	movs	r3, #0
 8001894:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001896:	2300      	movs	r3, #0
 8001898:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800189a:	2300      	movs	r3, #0
 800189c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800189e:	2300      	movs	r3, #0
 80018a0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80018a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018a6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80018a8:	2300      	movs	r3, #0
 80018aa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80018ac:	1d3b      	adds	r3, r7, #4
 80018ae:	4619      	mov	r1, r3
 80018b0:	4807      	ldr	r0, [pc, #28]	@ (80018d0 <MX_TIM1_Init+0x118>)
 80018b2:	f003 fb0b 	bl	8004ecc <HAL_TIMEx_ConfigBreakDeadTime>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80018bc:	f000 f988 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80018c0:	4803      	ldr	r0, [pc, #12]	@ (80018d0 <MX_TIM1_Init+0x118>)
 80018c2:	f000 fa77 	bl	8001db4 <HAL_TIM_MspPostInit>

}
 80018c6:	bf00      	nop
 80018c8:	3748      	adds	r7, #72	@ 0x48
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	200002e8 	.word	0x200002e8
 80018d4:	40010000 	.word	0x40010000

080018d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08a      	sub	sp, #40	@ 0x28
 80018dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018de:	f107 0320 	add.w	r3, r7, #32
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018e8:	1d3b      	adds	r3, r7, #4
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	60da      	str	r2, [r3, #12]
 80018f4:	611a      	str	r2, [r3, #16]
 80018f6:	615a      	str	r2, [r3, #20]
 80018f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018fa:	4b22      	ldr	r3, [pc, #136]	@ (8001984 <MX_TIM2_Init+0xac>)
 80018fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001900:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000-1;
 8001902:	4b20      	ldr	r3, [pc, #128]	@ (8001984 <MX_TIM2_Init+0xac>)
 8001904:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001908:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800190a:	4b1e      	ldr	r3, [pc, #120]	@ (8001984 <MX_TIM2_Init+0xac>)
 800190c:	2200      	movs	r2, #0
 800190e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200;
 8001910:	4b1c      	ldr	r3, [pc, #112]	@ (8001984 <MX_TIM2_Init+0xac>)
 8001912:	22c8      	movs	r2, #200	@ 0xc8
 8001914:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001916:	4b1b      	ldr	r3, [pc, #108]	@ (8001984 <MX_TIM2_Init+0xac>)
 8001918:	2200      	movs	r2, #0
 800191a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800191c:	4b19      	ldr	r3, [pc, #100]	@ (8001984 <MX_TIM2_Init+0xac>)
 800191e:	2200      	movs	r2, #0
 8001920:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001922:	4818      	ldr	r0, [pc, #96]	@ (8001984 <MX_TIM2_Init+0xac>)
 8001924:	f002 fe64 	bl	80045f0 <HAL_TIM_PWM_Init>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800192e:	f000 f94f 	bl	8001bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001932:	2300      	movs	r3, #0
 8001934:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001936:	2300      	movs	r3, #0
 8001938:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800193a:	f107 0320 	add.w	r3, r7, #32
 800193e:	4619      	mov	r1, r3
 8001940:	4810      	ldr	r0, [pc, #64]	@ (8001984 <MX_TIM2_Init+0xac>)
 8001942:	f003 fa55 	bl	8004df0 <HAL_TIMEx_MasterConfigSynchronization>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 800194c:	f000 f940 	bl	8001bd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001950:	2360      	movs	r3, #96	@ 0x60
 8001952:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001954:	2300      	movs	r3, #0
 8001956:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001958:	2300      	movs	r3, #0
 800195a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800195c:	2300      	movs	r3, #0
 800195e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001960:	1d3b      	adds	r3, r7, #4
 8001962:	2200      	movs	r2, #0
 8001964:	4619      	mov	r1, r3
 8001966:	4807      	ldr	r0, [pc, #28]	@ (8001984 <MX_TIM2_Init+0xac>)
 8001968:	f002 ff42 	bl	80047f0 <HAL_TIM_PWM_ConfigChannel>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001972:	f000 f92d 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001976:	4803      	ldr	r0, [pc, #12]	@ (8001984 <MX_TIM2_Init+0xac>)
 8001978:	f000 fa1c 	bl	8001db4 <HAL_TIM_MspPostInit>

}
 800197c:	bf00      	nop
 800197e:	3728      	adds	r7, #40	@ 0x28
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	20000330 	.word	0x20000330

08001988 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	@ 0x28
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800198e:	f107 0320 	add.w	r3, r7, #32
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001998:	1d3b      	adds	r3, r7, #4
 800199a:	2200      	movs	r2, #0
 800199c:	601a      	str	r2, [r3, #0]
 800199e:	605a      	str	r2, [r3, #4]
 80019a0:	609a      	str	r2, [r3, #8]
 80019a2:	60da      	str	r2, [r3, #12]
 80019a4:	611a      	str	r2, [r3, #16]
 80019a6:	615a      	str	r2, [r3, #20]
 80019a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019aa:	4b22      	ldr	r3, [pc, #136]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019ac:	4a22      	ldr	r2, [pc, #136]	@ (8001a38 <MX_TIM3_Init+0xb0>)
 80019ae:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 80019b0:	4b20      	ldr	r3, [pc, #128]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019b2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019b6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 80019be:	4b1d      	ldr	r3, [pc, #116]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019c0:	2264      	movs	r2, #100	@ 0x64
 80019c2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ca:	4b1a      	ldr	r3, [pc, #104]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80019d0:	4818      	ldr	r0, [pc, #96]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019d2:	f002 fe0d 	bl	80045f0 <HAL_TIM_PWM_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80019dc:	f000 f8f8 	bl	8001bd0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019e0:	2300      	movs	r3, #0
 80019e2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e4:	2300      	movs	r3, #0
 80019e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019e8:	f107 0320 	add.w	r3, r7, #32
 80019ec:	4619      	mov	r1, r3
 80019ee:	4811      	ldr	r0, [pc, #68]	@ (8001a34 <MX_TIM3_Init+0xac>)
 80019f0:	f003 f9fe 	bl	8004df0 <HAL_TIMEx_MasterConfigSynchronization>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d001      	beq.n	80019fe <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80019fa:	f000 f8e9 	bl	8001bd0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019fe:	2360      	movs	r3, #96	@ 0x60
 8001a00:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a02:	2300      	movs	r3, #0
 8001a04:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a06:	2300      	movs	r3, #0
 8001a08:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a0e:	1d3b      	adds	r3, r7, #4
 8001a10:	2200      	movs	r2, #0
 8001a12:	4619      	mov	r1, r3
 8001a14:	4807      	ldr	r0, [pc, #28]	@ (8001a34 <MX_TIM3_Init+0xac>)
 8001a16:	f002 feeb 	bl	80047f0 <HAL_TIM_PWM_ConfigChannel>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001a20:	f000 f8d6 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001a24:	4803      	ldr	r0, [pc, #12]	@ (8001a34 <MX_TIM3_Init+0xac>)
 8001a26:	f000 f9c5 	bl	8001db4 <HAL_TIM_MspPostInit>

}
 8001a2a:	bf00      	nop
 8001a2c:	3728      	adds	r7, #40	@ 0x28
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000378 	.word	0x20000378
 8001a38:	40000400 	.word	0x40000400

08001a3c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001a40:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a42:	4a12      	ldr	r2, [pc, #72]	@ (8001a8c <MX_USART6_UART_Init+0x50>)
 8001a44:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001a46:	4b10      	ldr	r3, [pc, #64]	@ (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a4c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001a54:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001a60:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a62:	220c      	movs	r2, #12
 8001a64:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a66:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a6c:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001a72:	4805      	ldr	r0, [pc, #20]	@ (8001a88 <MX_USART6_UART_Init+0x4c>)
 8001a74:	f003 fa7c 	bl	8004f70 <HAL_UART_Init>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001a7e:	f000 f8a7 	bl	8001bd0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	200003c0 	.word	0x200003c0
 8001a8c:	40011400 	.word	0x40011400

08001a90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	607b      	str	r3, [r7, #4]
 8001a9a:	4b10      	ldr	r3, [pc, #64]	@ (8001adc <MX_DMA_Init+0x4c>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	4a0f      	ldr	r2, [pc, #60]	@ (8001adc <MX_DMA_Init+0x4c>)
 8001aa0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8001adc <MX_DMA_Init+0x4c>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001aae:	607b      	str	r3, [r7, #4]
 8001ab0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	2038      	movs	r0, #56	@ 0x38
 8001ab8:	f001 fb6b 	bl	8003192 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001abc:	2038      	movs	r0, #56	@ 0x38
 8001abe:	f001 fb84 	bl	80031ca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	2100      	movs	r1, #0
 8001ac6:	2039      	movs	r0, #57	@ 0x39
 8001ac8:	f001 fb63 	bl	8003192 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001acc:	2039      	movs	r0, #57	@ 0x39
 8001ace:	f001 fb7c 	bl	80031ca <HAL_NVIC_EnableIRQ>

}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40023800 	.word	0x40023800

08001ae0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08a      	sub	sp, #40	@ 0x28
 8001ae4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae6:	f107 0314 	add.w	r3, r7, #20
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	605a      	str	r2, [r3, #4]
 8001af0:	609a      	str	r2, [r3, #8]
 8001af2:	60da      	str	r2, [r3, #12]
 8001af4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	613b      	str	r3, [r7, #16]
 8001afa:	4b32      	ldr	r3, [pc, #200]	@ (8001bc4 <MX_GPIO_Init+0xe4>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afe:	4a31      	ldr	r2, [pc, #196]	@ (8001bc4 <MX_GPIO_Init+0xe4>)
 8001b00:	f043 0304 	orr.w	r3, r3, #4
 8001b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b06:	4b2f      	ldr	r3, [pc, #188]	@ (8001bc4 <MX_GPIO_Init+0xe4>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0a:	f003 0304 	and.w	r3, r3, #4
 8001b0e:	613b      	str	r3, [r7, #16]
 8001b10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	4b2b      	ldr	r3, [pc, #172]	@ (8001bc4 <MX_GPIO_Init+0xe4>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1a:	4a2a      	ldr	r2, [pc, #168]	@ (8001bc4 <MX_GPIO_Init+0xe4>)
 8001b1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b22:	4b28      	ldr	r3, [pc, #160]	@ (8001bc4 <MX_GPIO_Init+0xe4>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60bb      	str	r3, [r7, #8]
 8001b32:	4b24      	ldr	r3, [pc, #144]	@ (8001bc4 <MX_GPIO_Init+0xe4>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	4a23      	ldr	r2, [pc, #140]	@ (8001bc4 <MX_GPIO_Init+0xe4>)
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b3e:	4b21      	ldr	r3, [pc, #132]	@ (8001bc4 <MX_GPIO_Init+0xe4>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	60bb      	str	r3, [r7, #8]
 8001b48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	607b      	str	r3, [r7, #4]
 8001b4e:	4b1d      	ldr	r3, [pc, #116]	@ (8001bc4 <MX_GPIO_Init+0xe4>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b52:	4a1c      	ldr	r2, [pc, #112]	@ (8001bc4 <MX_GPIO_Init+0xe4>)
 8001b54:	f043 0302 	orr.w	r3, r3, #2
 8001b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bc4 <MX_GPIO_Init+0xe4>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001b66:	2200      	movs	r2, #0
 8001b68:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b6c:	4816      	ldr	r0, [pc, #88]	@ (8001bc8 <MX_GPIO_Init+0xe8>)
 8001b6e:	f002 f8cd 	bl	8003d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001b72:	2200      	movs	r2, #0
 8001b74:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b78:	4814      	ldr	r0, [pc, #80]	@ (8001bcc <MX_GPIO_Init+0xec>)
 8001b7a:	f002 f8c7 	bl	8003d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b84:	2301      	movs	r3, #1
 8001b86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b90:	f107 0314 	add.w	r3, r7, #20
 8001b94:	4619      	mov	r1, r3
 8001b96:	480c      	ldr	r0, [pc, #48]	@ (8001bc8 <MX_GPIO_Init+0xe8>)
 8001b98:	f001 ff34 	bl	8003a04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ba0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001baa:	2300      	movs	r3, #0
 8001bac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4805      	ldr	r0, [pc, #20]	@ (8001bcc <MX_GPIO_Init+0xec>)
 8001bb6:	f001 ff25 	bl	8003a04 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001bba:	bf00      	nop
 8001bbc:	3728      	adds	r7, #40	@ 0x28
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40023800 	.word	0x40023800
 8001bc8:	40020800 	.word	0x40020800
 8001bcc:	40020000 	.word	0x40020000

08001bd0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bd4:	b672      	cpsid	i
}
 8001bd6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bd8:	bf00      	nop
 8001bda:	e7fd      	b.n	8001bd8 <Error_Handler+0x8>

08001bdc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	607b      	str	r3, [r7, #4]
 8001be6:	4b10      	ldr	r3, [pc, #64]	@ (8001c28 <HAL_MspInit+0x4c>)
 8001be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bea:	4a0f      	ldr	r2, [pc, #60]	@ (8001c28 <HAL_MspInit+0x4c>)
 8001bec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bf0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8001c28 <HAL_MspInit+0x4c>)
 8001bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bfa:	607b      	str	r3, [r7, #4]
 8001bfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	603b      	str	r3, [r7, #0]
 8001c02:	4b09      	ldr	r3, [pc, #36]	@ (8001c28 <HAL_MspInit+0x4c>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c06:	4a08      	ldr	r2, [pc, #32]	@ (8001c28 <HAL_MspInit+0x4c>)
 8001c08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c0e:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <HAL_MspInit+0x4c>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c16:	603b      	str	r3, [r7, #0]
 8001c18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	40023800 	.word	0x40023800

08001c2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b08a      	sub	sp, #40	@ 0x28
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	605a      	str	r2, [r3, #4]
 8001c3e:	609a      	str	r2, [r3, #8]
 8001c40:	60da      	str	r2, [r3, #12]
 8001c42:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a2f      	ldr	r2, [pc, #188]	@ (8001d08 <HAL_ADC_MspInit+0xdc>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d157      	bne.n	8001cfe <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c4e:	2300      	movs	r3, #0
 8001c50:	613b      	str	r3, [r7, #16]
 8001c52:	4b2e      	ldr	r3, [pc, #184]	@ (8001d0c <HAL_ADC_MspInit+0xe0>)
 8001c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c56:	4a2d      	ldr	r2, [pc, #180]	@ (8001d0c <HAL_ADC_MspInit+0xe0>)
 8001c58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c5e:	4b2b      	ldr	r3, [pc, #172]	@ (8001d0c <HAL_ADC_MspInit+0xe0>)
 8001c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c66:	613b      	str	r3, [r7, #16]
 8001c68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	4b27      	ldr	r3, [pc, #156]	@ (8001d0c <HAL_ADC_MspInit+0xe0>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c72:	4a26      	ldr	r2, [pc, #152]	@ (8001d0c <HAL_ADC_MspInit+0xe0>)
 8001c74:	f043 0301 	orr.w	r3, r3, #1
 8001c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7a:	4b24      	ldr	r3, [pc, #144]	@ (8001d0c <HAL_ADC_MspInit+0xe0>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001c86:	23ff      	movs	r3, #255	@ 0xff
 8001c88:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c92:	f107 0314 	add.w	r3, r7, #20
 8001c96:	4619      	mov	r1, r3
 8001c98:	481d      	ldr	r0, [pc, #116]	@ (8001d10 <HAL_ADC_MspInit+0xe4>)
 8001c9a:	f001 feb3 	bl	8003a04 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001c9e:	4b1d      	ldr	r3, [pc, #116]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001ca0:	4a1d      	ldr	r2, [pc, #116]	@ (8001d18 <HAL_ADC_MspInit+0xec>)
 8001ca2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001caa:	4b1a      	ldr	r3, [pc, #104]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cb0:	4b18      	ldr	r3, [pc, #96]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001cb6:	4b17      	ldr	r3, [pc, #92]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001cb8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cbc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001cbe:	4b15      	ldr	r3, [pc, #84]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001cc0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001cc4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001cc6:	4b13      	ldr	r3, [pc, #76]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001cc8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ccc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001cce:	4b11      	ldr	r3, [pc, #68]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001cd6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001cda:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001ce2:	480c      	ldr	r0, [pc, #48]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001ce4:	f001 fa8c 	bl	8003200 <HAL_DMA_Init>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001cee:	f7ff ff6f 	bl	8001bd0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a07      	ldr	r2, [pc, #28]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001cf6:	639a      	str	r2, [r3, #56]	@ 0x38
 8001cf8:	4a06      	ldr	r2, [pc, #24]	@ (8001d14 <HAL_ADC_MspInit+0xe8>)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001cfe:	bf00      	nop
 8001d00:	3728      	adds	r7, #40	@ 0x28
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40012000 	.word	0x40012000
 8001d0c:	40023800 	.word	0x40023800
 8001d10:	40020000 	.word	0x40020000
 8001d14:	20000288 	.word	0x20000288
 8001d18:	40026410 	.word	0x40026410

08001d1c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b087      	sub	sp, #28
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	4a1f      	ldr	r2, [pc, #124]	@ (8001da8 <HAL_TIM_PWM_MspInit+0x8c>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d10e      	bne.n	8001d4c <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	617b      	str	r3, [r7, #20]
 8001d32:	4b1e      	ldr	r3, [pc, #120]	@ (8001dac <HAL_TIM_PWM_MspInit+0x90>)
 8001d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d36:	4a1d      	ldr	r2, [pc, #116]	@ (8001dac <HAL_TIM_PWM_MspInit+0x90>)
 8001d38:	f043 0301 	orr.w	r3, r3, #1
 8001d3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d3e:	4b1b      	ldr	r3, [pc, #108]	@ (8001dac <HAL_TIM_PWM_MspInit+0x90>)
 8001d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d42:	f003 0301 	and.w	r3, r3, #1
 8001d46:	617b      	str	r3, [r7, #20]
 8001d48:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d4a:	e026      	b.n	8001d9a <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM2)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d54:	d10e      	bne.n	8001d74 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d56:	2300      	movs	r3, #0
 8001d58:	613b      	str	r3, [r7, #16]
 8001d5a:	4b14      	ldr	r3, [pc, #80]	@ (8001dac <HAL_TIM_PWM_MspInit+0x90>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d5e:	4a13      	ldr	r2, [pc, #76]	@ (8001dac <HAL_TIM_PWM_MspInit+0x90>)
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d66:	4b11      	ldr	r3, [pc, #68]	@ (8001dac <HAL_TIM_PWM_MspInit+0x90>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	613b      	str	r3, [r7, #16]
 8001d70:	693b      	ldr	r3, [r7, #16]
}
 8001d72:	e012      	b.n	8001d9a <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM3)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a0d      	ldr	r2, [pc, #52]	@ (8001db0 <HAL_TIM_PWM_MspInit+0x94>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d10d      	bne.n	8001d9a <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
 8001d82:	4b0a      	ldr	r3, [pc, #40]	@ (8001dac <HAL_TIM_PWM_MspInit+0x90>)
 8001d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d86:	4a09      	ldr	r2, [pc, #36]	@ (8001dac <HAL_TIM_PWM_MspInit+0x90>)
 8001d88:	f043 0302 	orr.w	r3, r3, #2
 8001d8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d8e:	4b07      	ldr	r3, [pc, #28]	@ (8001dac <HAL_TIM_PWM_MspInit+0x90>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]
}
 8001d9a:	bf00      	nop
 8001d9c:	371c      	adds	r7, #28
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	40010000 	.word	0x40010000
 8001dac:	40023800 	.word	0x40023800
 8001db0:	40000400 	.word	0x40000400

08001db4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08a      	sub	sp, #40	@ 0x28
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dbc:	f107 0314 	add.w	r3, r7, #20
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	60da      	str	r2, [r3, #12]
 8001dca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a37      	ldr	r2, [pc, #220]	@ (8001eb0 <HAL_TIM_MspPostInit+0xfc>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d11f      	bne.n	8001e16 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	4b36      	ldr	r3, [pc, #216]	@ (8001eb4 <HAL_TIM_MspPostInit+0x100>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	4a35      	ldr	r2, [pc, #212]	@ (8001eb4 <HAL_TIM_MspPostInit+0x100>)
 8001de0:	f043 0301 	orr.w	r3, r3, #1
 8001de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001de6:	4b33      	ldr	r3, [pc, #204]	@ (8001eb4 <HAL_TIM_MspPostInit+0x100>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	613b      	str	r3, [r7, #16]
 8001df0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001df2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e00:	2300      	movs	r3, #0
 8001e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001e04:	2301      	movs	r3, #1
 8001e06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e08:	f107 0314 	add.w	r3, r7, #20
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	482a      	ldr	r0, [pc, #168]	@ (8001eb8 <HAL_TIM_MspPostInit+0x104>)
 8001e10:	f001 fdf8 	bl	8003a04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001e14:	e047      	b.n	8001ea6 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e1e:	d11f      	bne.n	8001e60 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e20:	2300      	movs	r3, #0
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	4b23      	ldr	r3, [pc, #140]	@ (8001eb4 <HAL_TIM_MspPostInit+0x100>)
 8001e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e28:	4a22      	ldr	r2, [pc, #136]	@ (8001eb4 <HAL_TIM_MspPostInit+0x100>)
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e30:	4b20      	ldr	r3, [pc, #128]	@ (8001eb4 <HAL_TIM_MspPostInit+0x100>)
 8001e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001e3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001e40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e42:	2302      	movs	r3, #2
 8001e44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e46:	2300      	movs	r3, #0
 8001e48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e52:	f107 0314 	add.w	r3, r7, #20
 8001e56:	4619      	mov	r1, r3
 8001e58:	4817      	ldr	r0, [pc, #92]	@ (8001eb8 <HAL_TIM_MspPostInit+0x104>)
 8001e5a:	f001 fdd3 	bl	8003a04 <HAL_GPIO_Init>
}
 8001e5e:	e022      	b.n	8001ea6 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a15      	ldr	r2, [pc, #84]	@ (8001ebc <HAL_TIM_MspPostInit+0x108>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d11d      	bne.n	8001ea6 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60bb      	str	r3, [r7, #8]
 8001e6e:	4b11      	ldr	r3, [pc, #68]	@ (8001eb4 <HAL_TIM_MspPostInit+0x100>)
 8001e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e72:	4a10      	ldr	r2, [pc, #64]	@ (8001eb4 <HAL_TIM_MspPostInit+0x100>)
 8001e74:	f043 0302 	orr.w	r3, r3, #2
 8001e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001eb4 <HAL_TIM_MspPostInit+0x100>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	f003 0302 	and.w	r3, r3, #2
 8001e82:	60bb      	str	r3, [r7, #8]
 8001e84:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e86:	2310      	movs	r3, #16
 8001e88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e92:	2300      	movs	r3, #0
 8001e94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e96:	2302      	movs	r3, #2
 8001e98:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e9a:	f107 0314 	add.w	r3, r7, #20
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4807      	ldr	r0, [pc, #28]	@ (8001ec0 <HAL_TIM_MspPostInit+0x10c>)
 8001ea2:	f001 fdaf 	bl	8003a04 <HAL_GPIO_Init>
}
 8001ea6:	bf00      	nop
 8001ea8:	3728      	adds	r7, #40	@ 0x28
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40010000 	.word	0x40010000
 8001eb4:	40023800 	.word	0x40023800
 8001eb8:	40020000 	.word	0x40020000
 8001ebc:	40000400 	.word	0x40000400
 8001ec0:	40020400 	.word	0x40020400

08001ec4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b08a      	sub	sp, #40	@ 0x28
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	601a      	str	r2, [r3, #0]
 8001ed4:	605a      	str	r2, [r3, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
 8001ed8:	60da      	str	r2, [r3, #12]
 8001eda:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a34      	ldr	r2, [pc, #208]	@ (8001fb4 <HAL_UART_MspInit+0xf0>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d162      	bne.n	8001fac <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	613b      	str	r3, [r7, #16]
 8001eea:	4b33      	ldr	r3, [pc, #204]	@ (8001fb8 <HAL_UART_MspInit+0xf4>)
 8001eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eee:	4a32      	ldr	r2, [pc, #200]	@ (8001fb8 <HAL_UART_MspInit+0xf4>)
 8001ef0:	f043 0320 	orr.w	r3, r3, #32
 8001ef4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ef6:	4b30      	ldr	r3, [pc, #192]	@ (8001fb8 <HAL_UART_MspInit+0xf4>)
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efa:	f003 0320 	and.w	r3, r3, #32
 8001efe:	613b      	str	r3, [r7, #16]
 8001f00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f02:	2300      	movs	r3, #0
 8001f04:	60fb      	str	r3, [r7, #12]
 8001f06:	4b2c      	ldr	r3, [pc, #176]	@ (8001fb8 <HAL_UART_MspInit+0xf4>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	4a2b      	ldr	r2, [pc, #172]	@ (8001fb8 <HAL_UART_MspInit+0xf4>)
 8001f0c:	f043 0301 	orr.w	r3, r3, #1
 8001f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f12:	4b29      	ldr	r3, [pc, #164]	@ (8001fb8 <HAL_UART_MspInit+0xf4>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f16:	f003 0301 	and.w	r3, r3, #1
 8001f1a:	60fb      	str	r3, [r7, #12]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PA11     ------> USART6_TX
    PA12     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f1e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f24:	2302      	movs	r3, #2
 8001f26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001f30:	2308      	movs	r3, #8
 8001f32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f34:	f107 0314 	add.w	r3, r7, #20
 8001f38:	4619      	mov	r1, r3
 8001f3a:	4820      	ldr	r0, [pc, #128]	@ (8001fbc <HAL_UART_MspInit+0xf8>)
 8001f3c:	f001 fd62 	bl	8003a04 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8001f40:	4b1f      	ldr	r3, [pc, #124]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f42:	4a20      	ldr	r2, [pc, #128]	@ (8001fc4 <HAL_UART_MspInit+0x100>)
 8001f44:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001f46:	4b1e      	ldr	r3, [pc, #120]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f48:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001f4c:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f54:	4b1a      	ldr	r3, [pc, #104]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f5a:	4b19      	ldr	r3, [pc, #100]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f60:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f62:	4b17      	ldr	r3, [pc, #92]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f68:	4b15      	ldr	r3, [pc, #84]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8001f6e:	4b14      	ldr	r3, [pc, #80]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f74:	4b12      	ldr	r3, [pc, #72]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f7a:	4b11      	ldr	r3, [pc, #68]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8001f80:	480f      	ldr	r0, [pc, #60]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f82:	f001 f93d 	bl	8003200 <HAL_DMA_Init>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001f8c:	f7ff fe20 	bl	8001bd0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a0b      	ldr	r2, [pc, #44]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f94:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001f96:	4a0a      	ldr	r2, [pc, #40]	@ (8001fc0 <HAL_UART_MspInit+0xfc>)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	2047      	movs	r0, #71	@ 0x47
 8001fa2:	f001 f8f6 	bl	8003192 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001fa6:	2047      	movs	r0, #71	@ 0x47
 8001fa8:	f001 f90f 	bl	80031ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001fac:	bf00      	nop
 8001fae:	3728      	adds	r7, #40	@ 0x28
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	40011400 	.word	0x40011400
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	40020000 	.word	0x40020000
 8001fc0:	20000408 	.word	0x20000408
 8001fc4:	40026428 	.word	0x40026428

08001fc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fcc:	bf00      	nop
 8001fce:	e7fd      	b.n	8001fcc <NMI_Handler+0x4>

08001fd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fd4:	bf00      	nop
 8001fd6:	e7fd      	b.n	8001fd4 <HardFault_Handler+0x4>

08001fd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fdc:	bf00      	nop
 8001fde:	e7fd      	b.n	8001fdc <MemManage_Handler+0x4>

08001fe0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fe4:	bf00      	nop
 8001fe6:	e7fd      	b.n	8001fe4 <BusFault_Handler+0x4>

08001fe8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fec:	bf00      	nop
 8001fee:	e7fd      	b.n	8001fec <UsageFault_Handler+0x4>

08001ff0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ff4:	bf00      	nop
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ffe:	b480      	push	{r7}
 8002000:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002002:	bf00      	nop
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002010:	bf00      	nop
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800201e:	f000 f9b5 	bl	800238c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
	...

08002028 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800202c:	4802      	ldr	r0, [pc, #8]	@ (8002038 <ADC_IRQHandler+0x10>)
 800202e:	f000 faf3 	bl	8002618 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	20000240 	.word	0x20000240

0800203c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002040:	4802      	ldr	r0, [pc, #8]	@ (800204c <DMA2_Stream0_IRQHandler+0x10>)
 8002042:	f001 fa75 	bl	8003530 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000288 	.word	0x20000288

08002050 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002054:	4802      	ldr	r0, [pc, #8]	@ (8002060 <DMA2_Stream1_IRQHandler+0x10>)
 8002056:	f001 fa6b 	bl	8003530 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 800205a:	bf00      	nop
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	20000408 	.word	0x20000408

08002064 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002068:	4802      	ldr	r0, [pc, #8]	@ (8002074 <USART6_IRQHandler+0x10>)
 800206a:	f003 f8b9 	bl	80051e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	200003c0 	.word	0x200003c0

08002078 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return 1;
 800207c:	2301      	movs	r3, #1
}
 800207e:	4618      	mov	r0, r3
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <_kill>:

int _kill(int pid, int sig)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002092:	f005 f879 	bl	8007188 <__errno>
 8002096:	4603      	mov	r3, r0
 8002098:	2216      	movs	r2, #22
 800209a:	601a      	str	r2, [r3, #0]
  return -1;
 800209c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <_exit>:

void _exit (int status)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020b0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f7ff ffe7 	bl	8002088 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020ba:	bf00      	nop
 80020bc:	e7fd      	b.n	80020ba <_exit+0x12>

080020be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020be:	b580      	push	{r7, lr}
 80020c0:	b086      	sub	sp, #24
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	60b9      	str	r1, [r7, #8]
 80020c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]
 80020ce:	e00a      	b.n	80020e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020d0:	f3af 8000 	nop.w
 80020d4:	4601      	mov	r1, r0
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	1c5a      	adds	r2, r3, #1
 80020da:	60ba      	str	r2, [r7, #8]
 80020dc:	b2ca      	uxtb	r2, r1
 80020de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	3301      	adds	r3, #1
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	697a      	ldr	r2, [r7, #20]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	429a      	cmp	r2, r3
 80020ec:	dbf0      	blt.n	80020d0 <_read+0x12>
  }

  return len;
 80020ee:	687b      	ldr	r3, [r7, #4]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	60f8      	str	r0, [r7, #12]
 8002100:	60b9      	str	r1, [r7, #8]
 8002102:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002104:	2300      	movs	r3, #0
 8002106:	617b      	str	r3, [r7, #20]
 8002108:	e009      	b.n	800211e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	1c5a      	adds	r2, r3, #1
 800210e:	60ba      	str	r2, [r7, #8]
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	4618      	mov	r0, r3
 8002114:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	3301      	adds	r3, #1
 800211c:	617b      	str	r3, [r7, #20]
 800211e:	697a      	ldr	r2, [r7, #20]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	429a      	cmp	r2, r3
 8002124:	dbf1      	blt.n	800210a <_write+0x12>
  }
  return len;
 8002126:	687b      	ldr	r3, [r7, #4]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3718      	adds	r7, #24
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <_close>:

int _close(int file)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002138:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800213c:	4618      	mov	r0, r3
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002146:	4770      	bx	lr

08002148 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002158:	605a      	str	r2, [r3, #4]
  return 0;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <_isatty>:

int _isatty(int file)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002170:	2301      	movs	r3, #1
}
 8002172:	4618      	mov	r0, r3
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800217e:	b480      	push	{r7}
 8002180:	b085      	sub	sp, #20
 8002182:	af00      	add	r7, sp, #0
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3714      	adds	r7, #20
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021a0:	4a14      	ldr	r2, [pc, #80]	@ (80021f4 <_sbrk+0x5c>)
 80021a2:	4b15      	ldr	r3, [pc, #84]	@ (80021f8 <_sbrk+0x60>)
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021ac:	4b13      	ldr	r3, [pc, #76]	@ (80021fc <_sbrk+0x64>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d102      	bne.n	80021ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021b4:	4b11      	ldr	r3, [pc, #68]	@ (80021fc <_sbrk+0x64>)
 80021b6:	4a12      	ldr	r2, [pc, #72]	@ (8002200 <_sbrk+0x68>)
 80021b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ba:	4b10      	ldr	r3, [pc, #64]	@ (80021fc <_sbrk+0x64>)
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4413      	add	r3, r2
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d207      	bcs.n	80021d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021c8:	f004 ffde 	bl	8007188 <__errno>
 80021cc:	4603      	mov	r3, r0
 80021ce:	220c      	movs	r2, #12
 80021d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021d6:	e009      	b.n	80021ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021d8:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <_sbrk+0x64>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021de:	4b07      	ldr	r3, [pc, #28]	@ (80021fc <_sbrk+0x64>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4413      	add	r3, r2
 80021e6:	4a05      	ldr	r2, [pc, #20]	@ (80021fc <_sbrk+0x64>)
 80021e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ea:	68fb      	ldr	r3, [r7, #12]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3718      	adds	r7, #24
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20020000 	.word	0x20020000
 80021f8:	00000400 	.word	0x00000400
 80021fc:	200004d8 	.word	0x200004d8
 8002200:	20000630 	.word	0x20000630

08002204 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002208:	4b06      	ldr	r3, [pc, #24]	@ (8002224 <SystemInit+0x20>)
 800220a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800220e:	4a05      	ldr	r2, [pc, #20]	@ (8002224 <SystemInit+0x20>)
 8002210:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002214:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002218:	bf00      	nop
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	e000ed00 	.word	0xe000ed00

08002228 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002228:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002260 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800222c:	f7ff ffea 	bl	8002204 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002230:	480c      	ldr	r0, [pc, #48]	@ (8002264 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002232:	490d      	ldr	r1, [pc, #52]	@ (8002268 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002234:	4a0d      	ldr	r2, [pc, #52]	@ (800226c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002236:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002238:	e002      	b.n	8002240 <LoopCopyDataInit>

0800223a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800223a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800223c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800223e:	3304      	adds	r3, #4

08002240 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002240:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002242:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002244:	d3f9      	bcc.n	800223a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002246:	4a0a      	ldr	r2, [pc, #40]	@ (8002270 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002248:	4c0a      	ldr	r4, [pc, #40]	@ (8002274 <LoopFillZerobss+0x22>)
  movs r3, #0
 800224a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800224c:	e001      	b.n	8002252 <LoopFillZerobss>

0800224e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800224e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002250:	3204      	adds	r2, #4

08002252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002252:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002254:	d3fb      	bcc.n	800224e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002256:	f004 ff9d 	bl	8007194 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800225a:	f7ff f88b 	bl	8001374 <main>
  bx  lr    
 800225e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002260:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002264:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002268:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 800226c:	08009398 	.word	0x08009398
  ldr r2, =_sbss
 8002270:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 8002274:	2000062c 	.word	0x2000062c

08002278 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002278:	e7fe      	b.n	8002278 <DMA1_Stream0_IRQHandler>

0800227a <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	b082      	sub	sp, #8
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	6039      	str	r1, [r7, #0]
  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	ed93 7a06 	vldr	s14, [r3, #24]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	edd3 7a07 	vldr	s15, [r3, #28]
 8002290:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	edd3 7a08 	vldr	s15, [r3, #32]
 800229a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0f * S->Kd);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	edd3 7a06 	vldr	s15, [r3, #24]
 80022aa:	eeb1 7a67 	vneg.f32	s14, s15
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	edd3 7a08 	vldr	s15, [r3, #32]
 80022b4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80022b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a1a      	ldr	r2, [r3, #32]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d006      	beq.n	80022de <arm_pid_init_f32+0x64>
  {
    /* Reset state to zero, The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	330c      	adds	r3, #12
 80022d4:	220c      	movs	r2, #12
 80022d6:	2100      	movs	r1, #0
 80022d8:	4618      	mov	r0, r3
 80022da:	f004 ff3b 	bl	8007154 <memset>
  }

}
 80022de:	bf00      	nop
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
	...

080022e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002328 <HAL_Init+0x40>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002328 <HAL_Init+0x40>)
 80022f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002328 <HAL_Init+0x40>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002328 <HAL_Init+0x40>)
 80022fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002302:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002304:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <HAL_Init+0x40>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a07      	ldr	r2, [pc, #28]	@ (8002328 <HAL_Init+0x40>)
 800230a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800230e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002310:	2003      	movs	r0, #3
 8002312:	f000 ff33 	bl	800317c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002316:	200f      	movs	r0, #15
 8002318:	f000 f808 	bl	800232c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800231c:	f7ff fc5e 	bl	8001bdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40023c00 	.word	0x40023c00

0800232c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002334:	4b12      	ldr	r3, [pc, #72]	@ (8002380 <HAL_InitTick+0x54>)
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	4b12      	ldr	r3, [pc, #72]	@ (8002384 <HAL_InitTick+0x58>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	4619      	mov	r1, r3
 800233e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002342:	fbb3 f3f1 	udiv	r3, r3, r1
 8002346:	fbb2 f3f3 	udiv	r3, r2, r3
 800234a:	4618      	mov	r0, r3
 800234c:	f000 ff4b 	bl	80031e6 <HAL_SYSTICK_Config>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e00e      	b.n	8002378 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2b0f      	cmp	r3, #15
 800235e:	d80a      	bhi.n	8002376 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002360:	2200      	movs	r2, #0
 8002362:	6879      	ldr	r1, [r7, #4]
 8002364:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002368:	f000 ff13 	bl	8003192 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800236c:	4a06      	ldr	r2, [pc, #24]	@ (8002388 <HAL_InitTick+0x5c>)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002372:	2300      	movs	r3, #0
 8002374:	e000      	b.n	8002378 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	20000050 	.word	0x20000050
 8002384:	20000058 	.word	0x20000058
 8002388:	20000054 	.word	0x20000054

0800238c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800238c:	b480      	push	{r7}
 800238e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002390:	4b06      	ldr	r3, [pc, #24]	@ (80023ac <HAL_IncTick+0x20>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	461a      	mov	r2, r3
 8002396:	4b06      	ldr	r3, [pc, #24]	@ (80023b0 <HAL_IncTick+0x24>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4413      	add	r3, r2
 800239c:	4a04      	ldr	r2, [pc, #16]	@ (80023b0 <HAL_IncTick+0x24>)
 800239e:	6013      	str	r3, [r2, #0]
}
 80023a0:	bf00      	nop
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	20000058 	.word	0x20000058
 80023b0:	200004dc 	.word	0x200004dc

080023b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
  return uwTick;
 80023b8:	4b03      	ldr	r3, [pc, #12]	@ (80023c8 <HAL_GetTick+0x14>)
 80023ba:	681b      	ldr	r3, [r3, #0]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	200004dc 	.word	0x200004dc

080023cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023d4:	f7ff ffee 	bl	80023b4 <HAL_GetTick>
 80023d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023e4:	d005      	beq.n	80023f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002410 <HAL_Delay+0x44>)
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	461a      	mov	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4413      	add	r3, r2
 80023f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023f2:	bf00      	nop
 80023f4:	f7ff ffde 	bl	80023b4 <HAL_GetTick>
 80023f8:	4602      	mov	r2, r0
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	1ad3      	subs	r3, r2, r3
 80023fe:	68fa      	ldr	r2, [r7, #12]
 8002400:	429a      	cmp	r2, r3
 8002402:	d8f7      	bhi.n	80023f4 <HAL_Delay+0x28>
  {
  }
}
 8002404:	bf00      	nop
 8002406:	bf00      	nop
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	20000058 	.word	0x20000058

08002414 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800241c:	2300      	movs	r3, #0
 800241e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e033      	b.n	8002492 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242e:	2b00      	cmp	r3, #0
 8002430:	d109      	bne.n	8002446 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7ff fbfa 	bl	8001c2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244a:	f003 0310 	and.w	r3, r3, #16
 800244e:	2b00      	cmp	r3, #0
 8002450:	d118      	bne.n	8002484 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002456:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800245a:	f023 0302 	bic.w	r3, r3, #2
 800245e:	f043 0202 	orr.w	r2, r3, #2
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 fc30 	bl	8002ccc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002476:	f023 0303 	bic.w	r3, r3, #3
 800247a:	f043 0201 	orr.w	r2, r3, #1
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	641a      	str	r2, [r3, #64]	@ 0x40
 8002482:	e001      	b.n	8002488 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002484:	2301      	movs	r3, #1
 8002486:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002490:	7bfb      	ldrb	r3, [r7, #15]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80024a4:	2300      	movs	r3, #0
 80024a6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d101      	bne.n	80024b6 <HAL_ADC_Start_IT+0x1a>
 80024b2:	2302      	movs	r3, #2
 80024b4:	e0a1      	b.n	80025fa <HAL_ADC_Start_IT+0x15e>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2201      	movs	r2, #1
 80024ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f003 0301 	and.w	r3, r3, #1
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d018      	beq.n	80024fe <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f042 0201 	orr.w	r2, r2, #1
 80024da:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80024dc:	4b4a      	ldr	r3, [pc, #296]	@ (8002608 <HAL_ADC_Start_IT+0x16c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a4a      	ldr	r2, [pc, #296]	@ (800260c <HAL_ADC_Start_IT+0x170>)
 80024e2:	fba2 2303 	umull	r2, r3, r2, r3
 80024e6:	0c9a      	lsrs	r2, r3, #18
 80024e8:	4613      	mov	r3, r2
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	4413      	add	r3, r2
 80024ee:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80024f0:	e002      	b.n	80024f8 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	3b01      	subs	r3, #1
 80024f6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d1f9      	bne.n	80024f2 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f003 0301 	and.w	r3, r3, #1
 8002508:	2b01      	cmp	r3, #1
 800250a:	d169      	bne.n	80025e0 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002510:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002514:	f023 0301 	bic.w	r3, r3, #1
 8002518:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800252a:	2b00      	cmp	r3, #0
 800252c:	d007      	beq.n	800253e <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002532:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002536:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002542:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002546:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800254a:	d106      	bne.n	800255a <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002550:	f023 0206 	bic.w	r2, r3, #6
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	645a      	str	r2, [r3, #68]	@ 0x44
 8002558:	e002      	b.n	8002560 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002568:	4b29      	ldr	r3, [pc, #164]	@ (8002610 <HAL_ADC_Start_IT+0x174>)
 800256a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002574:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	6812      	ldr	r2, [r2, #0]
 8002580:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002584:	f043 0320 	orr.w	r3, r3, #32
 8002588:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	f003 031f 	and.w	r3, r3, #31
 8002592:	2b00      	cmp	r3, #0
 8002594:	d10f      	bne.n	80025b6 <HAL_ADC_Start_IT+0x11a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	689b      	ldr	r3, [r3, #8]
 800259c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d129      	bne.n	80025f8 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80025b2:	609a      	str	r2, [r3, #8]
 80025b4:	e020      	b.n	80025f8 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a16      	ldr	r2, [pc, #88]	@ (8002614 <HAL_ADC_Start_IT+0x178>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d11b      	bne.n	80025f8 <HAL_ADC_Start_IT+0x15c>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d114      	bne.n	80025f8 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	689a      	ldr	r2, [r3, #8]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80025dc:	609a      	str	r2, [r3, #8]
 80025de:	e00b      	b.n	80025f8 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e4:	f043 0210 	orr.w	r2, r3, #16
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f0:	f043 0201 	orr.w	r2, r3, #1
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80025f8:	2300      	movs	r3, #0
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3714      	adds	r7, #20
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop
 8002608:	20000050 	.word	0x20000050
 800260c:	431bde83 	.word	0x431bde83
 8002610:	40012300 	.word	0x40012300
 8002614:	40012000 	.word	0x40012000

08002618 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b086      	sub	sp, #24
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002620:	2300      	movs	r3, #0
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	2300      	movs	r3, #0
 8002626:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f003 0302 	and.w	r3, r3, #2
 800263e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	f003 0320 	and.w	r3, r3, #32
 8002646:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d049      	beq.n	80026e2 <HAL_ADC_IRQHandler+0xca>
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d046      	beq.n	80026e2 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002658:	f003 0310 	and.w	r3, r3, #16
 800265c:	2b00      	cmp	r3, #0
 800265e:	d105      	bne.n	800266c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002664:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d12b      	bne.n	80026d2 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800267e:	2b00      	cmp	r3, #0
 8002680:	d127      	bne.n	80026d2 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002688:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800268c:	2b00      	cmp	r3, #0
 800268e:	d006      	beq.n	800269e <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800269a:	2b00      	cmp	r3, #0
 800269c:	d119      	bne.n	80026d2 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	685a      	ldr	r2, [r3, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 0220 	bic.w	r2, r2, #32
 80026ac:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d105      	bne.n	80026d2 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ca:	f043 0201 	orr.w	r2, r3, #1
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f000 f9a0 	bl	8002a18 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f06f 0212 	mvn.w	r2, #18
 80026e0:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f003 0304 	and.w	r3, r3, #4
 80026e8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026f0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d057      	beq.n	80027a8 <HAL_ADC_IRQHandler+0x190>
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d054      	beq.n	80027a8 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002702:	f003 0310 	and.w	r3, r3, #16
 8002706:	2b00      	cmp	r3, #0
 8002708:	d105      	bne.n	8002716 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d139      	bne.n	8002798 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800272a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800272e:	2b00      	cmp	r3, #0
 8002730:	d006      	beq.n	8002740 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800273c:	2b00      	cmp	r3, #0
 800273e:	d12b      	bne.n	8002798 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800274a:	2b00      	cmp	r3, #0
 800274c:	d124      	bne.n	8002798 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002758:	2b00      	cmp	r3, #0
 800275a:	d11d      	bne.n	8002798 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002760:	2b00      	cmp	r3, #0
 8002762:	d119      	bne.n	8002798 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	685a      	ldr	r2, [r3, #4]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002772:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002778:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002784:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002788:	2b00      	cmp	r3, #0
 800278a:	d105      	bne.n	8002798 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002790:	f043 0201 	orr.w	r2, r3, #1
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 fc15 	bl	8002fc8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f06f 020c 	mvn.w	r2, #12
 80027a6:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027b6:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d017      	beq.n	80027ee <HAL_ADC_IRQHandler+0x1d6>
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d014      	beq.n	80027ee <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d10d      	bne.n	80027ee <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f92e 	bl	8002a40 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f06f 0201 	mvn.w	r2, #1
 80027ec:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f003 0320 	and.w	r3, r3, #32
 80027f4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027fc:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d015      	beq.n	8002830 <HAL_ADC_IRQHandler+0x218>
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d012      	beq.n	8002830 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800280e:	f043 0202 	orr.w	r2, r3, #2
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f06f 0220 	mvn.w	r2, #32
 800281e:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f000 f917 	bl	8002a54 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f06f 0220 	mvn.w	r2, #32
 800282e:	601a      	str	r2, [r3, #0]
  }
}
 8002830:	bf00      	nop
 8002832:	3718      	adds	r7, #24
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b086      	sub	sp, #24
 800283c:	af00      	add	r7, sp, #0
 800283e:	60f8      	str	r0, [r7, #12]
 8002840:	60b9      	str	r1, [r7, #8]
 8002842:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002844:	2300      	movs	r3, #0
 8002846:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800284e:	2b01      	cmp	r3, #1
 8002850:	d101      	bne.n	8002856 <HAL_ADC_Start_DMA+0x1e>
 8002852:	2302      	movs	r3, #2
 8002854:	e0ce      	b.n	80029f4 <HAL_ADC_Start_DMA+0x1bc>
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2201      	movs	r2, #1
 800285a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	2b01      	cmp	r3, #1
 800286a:	d018      	beq.n	800289e <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f042 0201 	orr.w	r2, r2, #1
 800287a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800287c:	4b5f      	ldr	r3, [pc, #380]	@ (80029fc <HAL_ADC_Start_DMA+0x1c4>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a5f      	ldr	r2, [pc, #380]	@ (8002a00 <HAL_ADC_Start_DMA+0x1c8>)
 8002882:	fba2 2303 	umull	r2, r3, r2, r3
 8002886:	0c9a      	lsrs	r2, r3, #18
 8002888:	4613      	mov	r3, r2
 800288a:	005b      	lsls	r3, r3, #1
 800288c:	4413      	add	r3, r2
 800288e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002890:	e002      	b.n	8002898 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	3b01      	subs	r3, #1
 8002896:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d1f9      	bne.n	8002892 <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80028ac:	d107      	bne.n	80028be <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689a      	ldr	r2, [r3, #8]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028bc:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f003 0301 	and.w	r3, r3, #1
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	f040 8086 	bne.w	80029da <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80028d6:	f023 0301 	bic.w	r3, r3, #1
 80028da:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d007      	beq.n	8002900 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80028f8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002904:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002908:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800290c:	d106      	bne.n	800291c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002912:	f023 0206 	bic.w	r2, r3, #6
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	645a      	str	r2, [r3, #68]	@ 0x44
 800291a:	e002      	b.n	8002922 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2200      	movs	r2, #0
 8002920:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800292a:	4b36      	ldr	r3, [pc, #216]	@ (8002a04 <HAL_ADC_Start_DMA+0x1cc>)
 800292c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002932:	4a35      	ldr	r2, [pc, #212]	@ (8002a08 <HAL_ADC_Start_DMA+0x1d0>)
 8002934:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800293a:	4a34      	ldr	r2, [pc, #208]	@ (8002a0c <HAL_ADC_Start_DMA+0x1d4>)
 800293c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002942:	4a33      	ldr	r2, [pc, #204]	@ (8002a10 <HAL_ADC_Start_DMA+0x1d8>)
 8002944:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800294e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	685a      	ldr	r2, [r3, #4]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800295e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	689a      	ldr	r2, [r3, #8]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800296e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	334c      	adds	r3, #76	@ 0x4c
 800297a:	4619      	mov	r1, r3
 800297c:	68ba      	ldr	r2, [r7, #8]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f000 fcec 	bl	800335c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 031f 	and.w	r3, r3, #31
 800298c:	2b00      	cmp	r3, #0
 800298e:	d10f      	bne.n	80029b0 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d129      	bne.n	80029f2 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	689a      	ldr	r2, [r3, #8]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80029ac:	609a      	str	r2, [r3, #8]
 80029ae:	e020      	b.n	80029f2 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a17      	ldr	r2, [pc, #92]	@ (8002a14 <HAL_ADC_Start_DMA+0x1dc>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d11b      	bne.n	80029f2 <HAL_ADC_Start_DMA+0x1ba>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d114      	bne.n	80029f2 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689a      	ldr	r2, [r3, #8]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80029d6:	609a      	str	r2, [r3, #8]
 80029d8:	e00b      	b.n	80029f2 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029de:	f043 0210 	orr.w	r2, r3, #16
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ea:	f043 0201 	orr.w	r2, r3, #1
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80029f2:	2300      	movs	r3, #0
}
 80029f4:	4618      	mov	r0, r3
 80029f6:	3718      	adds	r7, #24
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	20000050 	.word	0x20000050
 8002a00:	431bde83 	.word	0x431bde83
 8002a04:	40012300 	.word	0x40012300
 8002a08:	08002ec5 	.word	0x08002ec5
 8002a0c:	08002f7f 	.word	0x08002f7f
 8002a10:	08002f9b 	.word	0x08002f9b
 8002a14:	40012000 	.word	0x40012000

08002a18 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002a20:	bf00      	nop
 8002a22:	370c      	adds	r7, #12
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002a34:	bf00      	nop
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002a48:	bf00      	nop
 8002a4a:	370c      	adds	r7, #12
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b085      	sub	sp, #20
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d101      	bne.n	8002a84 <HAL_ADC_ConfigChannel+0x1c>
 8002a80:	2302      	movs	r3, #2
 8002a82:	e113      	b.n	8002cac <HAL_ADC_ConfigChannel+0x244>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2b09      	cmp	r3, #9
 8002a92:	d925      	bls.n	8002ae0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68d9      	ldr	r1, [r3, #12]
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	005b      	lsls	r3, r3, #1
 8002aa6:	4413      	add	r3, r2
 8002aa8:	3b1e      	subs	r3, #30
 8002aaa:	2207      	movs	r2, #7
 8002aac:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab0:	43da      	mvns	r2, r3
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	400a      	ands	r2, r1
 8002ab8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	68d9      	ldr	r1, [r3, #12]
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	689a      	ldr	r2, [r3, #8]
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	4618      	mov	r0, r3
 8002acc:	4603      	mov	r3, r0
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	4403      	add	r3, r0
 8002ad2:	3b1e      	subs	r3, #30
 8002ad4:	409a      	lsls	r2, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	430a      	orrs	r2, r1
 8002adc:	60da      	str	r2, [r3, #12]
 8002ade:	e022      	b.n	8002b26 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6919      	ldr	r1, [r3, #16]
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	461a      	mov	r2, r3
 8002aee:	4613      	mov	r3, r2
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	4413      	add	r3, r2
 8002af4:	2207      	movs	r2, #7
 8002af6:	fa02 f303 	lsl.w	r3, r2, r3
 8002afa:	43da      	mvns	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	400a      	ands	r2, r1
 8002b02:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	6919      	ldr	r1, [r3, #16]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	4618      	mov	r0, r3
 8002b16:	4603      	mov	r3, r0
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	4403      	add	r3, r0
 8002b1c:	409a      	lsls	r2, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	2b06      	cmp	r3, #6
 8002b2c:	d824      	bhi.n	8002b78 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685a      	ldr	r2, [r3, #4]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	4413      	add	r3, r2
 8002b3e:	3b05      	subs	r3, #5
 8002b40:	221f      	movs	r2, #31
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	43da      	mvns	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	400a      	ands	r2, r1
 8002b4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	4613      	mov	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4413      	add	r3, r2
 8002b68:	3b05      	subs	r3, #5
 8002b6a:	fa00 f203 	lsl.w	r2, r0, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	430a      	orrs	r2, r1
 8002b74:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b76:	e04c      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	2b0c      	cmp	r3, #12
 8002b7e:	d824      	bhi.n	8002bca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	4413      	add	r3, r2
 8002b90:	3b23      	subs	r3, #35	@ 0x23
 8002b92:	221f      	movs	r2, #31
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	43da      	mvns	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	400a      	ands	r2, r1
 8002ba0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	4618      	mov	r0, r3
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	3b23      	subs	r3, #35	@ 0x23
 8002bbc:	fa00 f203 	lsl.w	r2, r0, r3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002bc8:	e023      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	4413      	add	r3, r2
 8002bda:	3b41      	subs	r3, #65	@ 0x41
 8002bdc:	221f      	movs	r2, #31
 8002bde:	fa02 f303 	lsl.w	r3, r2, r3
 8002be2:	43da      	mvns	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	400a      	ands	r2, r1
 8002bea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	685a      	ldr	r2, [r3, #4]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	4413      	add	r3, r2
 8002c04:	3b41      	subs	r3, #65	@ 0x41
 8002c06:	fa00 f203 	lsl.w	r2, r0, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002c12:	4b29      	ldr	r3, [pc, #164]	@ (8002cb8 <HAL_ADC_ConfigChannel+0x250>)
 8002c14:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a28      	ldr	r2, [pc, #160]	@ (8002cbc <HAL_ADC_ConfigChannel+0x254>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d10f      	bne.n	8002c40 <HAL_ADC_ConfigChannel+0x1d8>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2b12      	cmp	r3, #18
 8002c26:	d10b      	bne.n	8002c40 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a1d      	ldr	r2, [pc, #116]	@ (8002cbc <HAL_ADC_ConfigChannel+0x254>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d12b      	bne.n	8002ca2 <HAL_ADC_ConfigChannel+0x23a>
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a1c      	ldr	r2, [pc, #112]	@ (8002cc0 <HAL_ADC_ConfigChannel+0x258>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d003      	beq.n	8002c5c <HAL_ADC_ConfigChannel+0x1f4>
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2b11      	cmp	r3, #17
 8002c5a:	d122      	bne.n	8002ca2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a11      	ldr	r2, [pc, #68]	@ (8002cc0 <HAL_ADC_ConfigChannel+0x258>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d111      	bne.n	8002ca2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002c7e:	4b11      	ldr	r3, [pc, #68]	@ (8002cc4 <HAL_ADC_ConfigChannel+0x25c>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a11      	ldr	r2, [pc, #68]	@ (8002cc8 <HAL_ADC_ConfigChannel+0x260>)
 8002c84:	fba2 2303 	umull	r2, r3, r2, r3
 8002c88:	0c9a      	lsrs	r2, r3, #18
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	4413      	add	r3, r2
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c94:	e002      	b.n	8002c9c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	3b01      	subs	r3, #1
 8002c9a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d1f9      	bne.n	8002c96 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002caa:	2300      	movs	r3, #0
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	3714      	adds	r7, #20
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr
 8002cb8:	40012300 	.word	0x40012300
 8002cbc:	40012000 	.word	0x40012000
 8002cc0:	10000012 	.word	0x10000012
 8002cc4:	20000050 	.word	0x20000050
 8002cc8:	431bde83 	.word	0x431bde83

08002ccc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cd4:	4b79      	ldr	r3, [pc, #484]	@ (8002ebc <ADC_Init+0x1f0>)
 8002cd6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	685a      	ldr	r2, [r3, #4]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	431a      	orrs	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d00:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	6859      	ldr	r1, [r3, #4]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	691b      	ldr	r3, [r3, #16]
 8002d0c:	021a      	lsls	r2, r3, #8
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	430a      	orrs	r2, r1
 8002d14:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	685a      	ldr	r2, [r3, #4]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002d24:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	6859      	ldr	r1, [r3, #4]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	689a      	ldr	r2, [r3, #8]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	430a      	orrs	r2, r1
 8002d36:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	689a      	ldr	r2, [r3, #8]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d46:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	6899      	ldr	r1, [r3, #8]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68da      	ldr	r2, [r3, #12]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	430a      	orrs	r2, r1
 8002d58:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d5e:	4a58      	ldr	r2, [pc, #352]	@ (8002ec0 <ADC_Init+0x1f4>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d022      	beq.n	8002daa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	689a      	ldr	r2, [r3, #8]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d72:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	6899      	ldr	r1, [r3, #8]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	430a      	orrs	r2, r1
 8002d84:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d94:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	6899      	ldr	r1, [r3, #8]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	430a      	orrs	r2, r1
 8002da6:	609a      	str	r2, [r3, #8]
 8002da8:	e00f      	b.n	8002dca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002db8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	689a      	ldr	r2, [r3, #8]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002dc8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689a      	ldr	r2, [r3, #8]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 0202 	bic.w	r2, r2, #2
 8002dd8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	6899      	ldr	r1, [r3, #8]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	7e1b      	ldrb	r3, [r3, #24]
 8002de4:	005a      	lsls	r2, r3, #1
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	430a      	orrs	r2, r1
 8002dec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d01b      	beq.n	8002e30 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	685a      	ldr	r2, [r3, #4]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002e06:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	685a      	ldr	r2, [r3, #4]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002e16:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6859      	ldr	r1, [r3, #4]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e22:	3b01      	subs	r3, #1
 8002e24:	035a      	lsls	r2, r3, #13
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	605a      	str	r2, [r3, #4]
 8002e2e:	e007      	b.n	8002e40 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	685a      	ldr	r2, [r3, #4]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e3e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002e4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	051a      	lsls	r2, r3, #20
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	430a      	orrs	r2, r1
 8002e64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6899      	ldr	r1, [r3, #8]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002e82:	025a      	lsls	r2, r3, #9
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	430a      	orrs	r2, r1
 8002e8a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689a      	ldr	r2, [r3, #8]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	6899      	ldr	r1, [r3, #8]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	029a      	lsls	r2, r3, #10
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	430a      	orrs	r2, r1
 8002eae:	609a      	str	r2, [r3, #8]
}
 8002eb0:	bf00      	nop
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	40012300 	.word	0x40012300
 8002ec0:	0f000001 	.word	0x0f000001

08002ec4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ed0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d13c      	bne.n	8002f58 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d12b      	bne.n	8002f50 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d127      	bne.n	8002f50 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f06:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d006      	beq.n	8002f1c <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d119      	bne.n	8002f50 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	685a      	ldr	r2, [r3, #4]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f022 0220 	bic.w	r2, r2, #32
 8002f2a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d105      	bne.n	8002f50 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f48:	f043 0201 	orr.w	r2, r3, #1
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f7ff fd61 	bl	8002a18 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002f56:	e00e      	b.n	8002f76 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5c:	f003 0310 	and.w	r3, r3, #16
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d003      	beq.n	8002f6c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f7ff fd75 	bl	8002a54 <HAL_ADC_ErrorCallback>
}
 8002f6a:	e004      	b.n	8002f76 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	4798      	blx	r3
}
 8002f76:	bf00      	nop
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}

08002f7e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f7e:	b580      	push	{r7, lr}
 8002f80:	b084      	sub	sp, #16
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f8a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f7ff fd4d 	bl	8002a2c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002f92:	bf00      	nop
 8002f94:	3710      	adds	r7, #16
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	b084      	sub	sp, #16
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa6:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2240      	movs	r2, #64	@ 0x40
 8002fac:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb2:	f043 0204 	orr.w	r2, r3, #4
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f7ff fd4a 	bl	8002a54 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002fc0:	bf00      	nop
 8002fc2:	3710      	adds	r7, #16
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b083      	sub	sp, #12
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f003 0307 	and.w	r3, r3, #7
 8002fea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fec:	4b0c      	ldr	r3, [pc, #48]	@ (8003020 <__NVIC_SetPriorityGrouping+0x44>)
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ff2:	68ba      	ldr	r2, [r7, #8]
 8002ff4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003004:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003008:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800300c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800300e:	4a04      	ldr	r2, [pc, #16]	@ (8003020 <__NVIC_SetPriorityGrouping+0x44>)
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	60d3      	str	r3, [r2, #12]
}
 8003014:	bf00      	nop
 8003016:	3714      	adds	r7, #20
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr
 8003020:	e000ed00 	.word	0xe000ed00

08003024 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003028:	4b04      	ldr	r3, [pc, #16]	@ (800303c <__NVIC_GetPriorityGrouping+0x18>)
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	0a1b      	lsrs	r3, r3, #8
 800302e:	f003 0307 	and.w	r3, r3, #7
}
 8003032:	4618      	mov	r0, r3
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr
 800303c:	e000ed00 	.word	0xe000ed00

08003040 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800304a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304e:	2b00      	cmp	r3, #0
 8003050:	db0b      	blt.n	800306a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003052:	79fb      	ldrb	r3, [r7, #7]
 8003054:	f003 021f 	and.w	r2, r3, #31
 8003058:	4907      	ldr	r1, [pc, #28]	@ (8003078 <__NVIC_EnableIRQ+0x38>)
 800305a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305e:	095b      	lsrs	r3, r3, #5
 8003060:	2001      	movs	r0, #1
 8003062:	fa00 f202 	lsl.w	r2, r0, r2
 8003066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	e000e100 	.word	0xe000e100

0800307c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	4603      	mov	r3, r0
 8003084:	6039      	str	r1, [r7, #0]
 8003086:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003088:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308c:	2b00      	cmp	r3, #0
 800308e:	db0a      	blt.n	80030a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	b2da      	uxtb	r2, r3
 8003094:	490c      	ldr	r1, [pc, #48]	@ (80030c8 <__NVIC_SetPriority+0x4c>)
 8003096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800309a:	0112      	lsls	r2, r2, #4
 800309c:	b2d2      	uxtb	r2, r2
 800309e:	440b      	add	r3, r1
 80030a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030a4:	e00a      	b.n	80030bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	b2da      	uxtb	r2, r3
 80030aa:	4908      	ldr	r1, [pc, #32]	@ (80030cc <__NVIC_SetPriority+0x50>)
 80030ac:	79fb      	ldrb	r3, [r7, #7]
 80030ae:	f003 030f 	and.w	r3, r3, #15
 80030b2:	3b04      	subs	r3, #4
 80030b4:	0112      	lsls	r2, r2, #4
 80030b6:	b2d2      	uxtb	r2, r2
 80030b8:	440b      	add	r3, r1
 80030ba:	761a      	strb	r2, [r3, #24]
}
 80030bc:	bf00      	nop
 80030be:	370c      	adds	r7, #12
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr
 80030c8:	e000e100 	.word	0xe000e100
 80030cc:	e000ed00 	.word	0xe000ed00

080030d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b089      	sub	sp, #36	@ 0x24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f003 0307 	and.w	r3, r3, #7
 80030e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	f1c3 0307 	rsb	r3, r3, #7
 80030ea:	2b04      	cmp	r3, #4
 80030ec:	bf28      	it	cs
 80030ee:	2304      	movcs	r3, #4
 80030f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	3304      	adds	r3, #4
 80030f6:	2b06      	cmp	r3, #6
 80030f8:	d902      	bls.n	8003100 <NVIC_EncodePriority+0x30>
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	3b03      	subs	r3, #3
 80030fe:	e000      	b.n	8003102 <NVIC_EncodePriority+0x32>
 8003100:	2300      	movs	r3, #0
 8003102:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003104:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	fa02 f303 	lsl.w	r3, r2, r3
 800310e:	43da      	mvns	r2, r3
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	401a      	ands	r2, r3
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003118:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	fa01 f303 	lsl.w	r3, r1, r3
 8003122:	43d9      	mvns	r1, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003128:	4313      	orrs	r3, r2
         );
}
 800312a:	4618      	mov	r0, r3
 800312c:	3724      	adds	r7, #36	@ 0x24
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
	...

08003138 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	3b01      	subs	r3, #1
 8003144:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003148:	d301      	bcc.n	800314e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800314a:	2301      	movs	r3, #1
 800314c:	e00f      	b.n	800316e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800314e:	4a0a      	ldr	r2, [pc, #40]	@ (8003178 <SysTick_Config+0x40>)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	3b01      	subs	r3, #1
 8003154:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003156:	210f      	movs	r1, #15
 8003158:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800315c:	f7ff ff8e 	bl	800307c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003160:	4b05      	ldr	r3, [pc, #20]	@ (8003178 <SysTick_Config+0x40>)
 8003162:	2200      	movs	r2, #0
 8003164:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003166:	4b04      	ldr	r3, [pc, #16]	@ (8003178 <SysTick_Config+0x40>)
 8003168:	2207      	movs	r2, #7
 800316a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800316c:	2300      	movs	r3, #0
}
 800316e:	4618      	mov	r0, r3
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	e000e010 	.word	0xe000e010

0800317c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f7ff ff29 	bl	8002fdc <__NVIC_SetPriorityGrouping>
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003192:	b580      	push	{r7, lr}
 8003194:	b086      	sub	sp, #24
 8003196:	af00      	add	r7, sp, #0
 8003198:	4603      	mov	r3, r0
 800319a:	60b9      	str	r1, [r7, #8]
 800319c:	607a      	str	r2, [r7, #4]
 800319e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031a0:	2300      	movs	r3, #0
 80031a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031a4:	f7ff ff3e 	bl	8003024 <__NVIC_GetPriorityGrouping>
 80031a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	68b9      	ldr	r1, [r7, #8]
 80031ae:	6978      	ldr	r0, [r7, #20]
 80031b0:	f7ff ff8e 	bl	80030d0 <NVIC_EncodePriority>
 80031b4:	4602      	mov	r2, r0
 80031b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031ba:	4611      	mov	r1, r2
 80031bc:	4618      	mov	r0, r3
 80031be:	f7ff ff5d 	bl	800307c <__NVIC_SetPriority>
}
 80031c2:	bf00      	nop
 80031c4:	3718      	adds	r7, #24
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b082      	sub	sp, #8
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	4603      	mov	r3, r0
 80031d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80031d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d8:	4618      	mov	r0, r3
 80031da:	f7ff ff31 	bl	8003040 <__NVIC_EnableIRQ>
}
 80031de:	bf00      	nop
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b082      	sub	sp, #8
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7ff ffa2 	bl	8003138 <SysTick_Config>
 80031f4:	4603      	mov	r3, r0
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3708      	adds	r7, #8
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
	...

08003200 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b086      	sub	sp, #24
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003208:	2300      	movs	r3, #0
 800320a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800320c:	f7ff f8d2 	bl	80023b4 <HAL_GetTick>
 8003210:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d101      	bne.n	800321c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e099      	b.n	8003350 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2202      	movs	r2, #2
 8003220:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f022 0201 	bic.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800323c:	e00f      	b.n	800325e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800323e:	f7ff f8b9 	bl	80023b4 <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	2b05      	cmp	r3, #5
 800324a:	d908      	bls.n	800325e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2220      	movs	r2, #32
 8003250:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2203      	movs	r2, #3
 8003256:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e078      	b.n	8003350 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1e8      	bne.n	800323e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003274:	697a      	ldr	r2, [r7, #20]
 8003276:	4b38      	ldr	r3, [pc, #224]	@ (8003358 <HAL_DMA_Init+0x158>)
 8003278:	4013      	ands	r3, r2
 800327a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685a      	ldr	r2, [r3, #4]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800328a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	691b      	ldr	r3, [r3, #16]
 8003290:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003296:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	699b      	ldr	r3, [r3, #24]
 800329c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6a1b      	ldr	r3, [r3, #32]
 80032a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032aa:	697a      	ldr	r2, [r7, #20]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b4:	2b04      	cmp	r3, #4
 80032b6:	d107      	bne.n	80032c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c0:	4313      	orrs	r3, r2
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	697a      	ldr	r2, [r7, #20]
 80032ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	695b      	ldr	r3, [r3, #20]
 80032d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	f023 0307 	bic.w	r3, r3, #7
 80032de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e4:	697a      	ldr	r2, [r7, #20]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	d117      	bne.n	8003322 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f6:	697a      	ldr	r2, [r7, #20]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003300:	2b00      	cmp	r3, #0
 8003302:	d00e      	beq.n	8003322 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f000 fb01 	bl	800390c <DMA_CheckFifoParam>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d008      	beq.n	8003322 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2240      	movs	r2, #64	@ 0x40
 8003314:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800331e:	2301      	movs	r3, #1
 8003320:	e016      	b.n	8003350 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	697a      	ldr	r2, [r7, #20]
 8003328:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 fab8 	bl	80038a0 <DMA_CalcBaseAndBitshift>
 8003330:	4603      	mov	r3, r0
 8003332:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003338:	223f      	movs	r2, #63	@ 0x3f
 800333a:	409a      	lsls	r2, r3
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2201      	movs	r2, #1
 800334a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800334e:	2300      	movs	r3, #0
}
 8003350:	4618      	mov	r0, r3
 8003352:	3718      	adds	r7, #24
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	f010803f 	.word	0xf010803f

0800335c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b086      	sub	sp, #24
 8003360:	af00      	add	r7, sp, #0
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	607a      	str	r2, [r7, #4]
 8003368:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800336a:	2300      	movs	r3, #0
 800336c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003372:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800337a:	2b01      	cmp	r3, #1
 800337c:	d101      	bne.n	8003382 <HAL_DMA_Start_IT+0x26>
 800337e:	2302      	movs	r3, #2
 8003380:	e040      	b.n	8003404 <HAL_DMA_Start_IT+0xa8>
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2201      	movs	r2, #1
 8003386:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003390:	b2db      	uxtb	r3, r3
 8003392:	2b01      	cmp	r3, #1
 8003394:	d12f      	bne.n	80033f6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	2202      	movs	r2, #2
 800339a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	68b9      	ldr	r1, [r7, #8]
 80033aa:	68f8      	ldr	r0, [r7, #12]
 80033ac:	f000 fa4a 	bl	8003844 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b4:	223f      	movs	r2, #63	@ 0x3f
 80033b6:	409a      	lsls	r2, r3
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f042 0216 	orr.w	r2, r2, #22
 80033ca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d007      	beq.n	80033e4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f042 0208 	orr.w	r2, r2, #8
 80033e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f042 0201 	orr.w	r2, r2, #1
 80033f2:	601a      	str	r2, [r3, #0]
 80033f4:	e005      	b.n	8003402 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80033fe:	2302      	movs	r3, #2
 8003400:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003402:	7dfb      	ldrb	r3, [r7, #23]
}
 8003404:	4618      	mov	r0, r3
 8003406:	3718      	adds	r7, #24
 8003408:	46bd      	mov	sp, r7
 800340a:	bd80      	pop	{r7, pc}

0800340c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003418:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800341a:	f7fe ffcb 	bl	80023b4 <HAL_GetTick>
 800341e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003426:	b2db      	uxtb	r3, r3
 8003428:	2b02      	cmp	r3, #2
 800342a:	d008      	beq.n	800343e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2280      	movs	r2, #128	@ 0x80
 8003430:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e052      	b.n	80034e4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f022 0216 	bic.w	r2, r2, #22
 800344c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	695a      	ldr	r2, [r3, #20]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800345c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003462:	2b00      	cmp	r3, #0
 8003464:	d103      	bne.n	800346e <HAL_DMA_Abort+0x62>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800346a:	2b00      	cmp	r3, #0
 800346c:	d007      	beq.n	800347e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f022 0208 	bic.w	r2, r2, #8
 800347c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f022 0201 	bic.w	r2, r2, #1
 800348c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800348e:	e013      	b.n	80034b8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003490:	f7fe ff90 	bl	80023b4 <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	2b05      	cmp	r3, #5
 800349c:	d90c      	bls.n	80034b8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2220      	movs	r2, #32
 80034a2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2203      	movs	r2, #3
 80034a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80034b4:	2303      	movs	r3, #3
 80034b6:	e015      	b.n	80034e4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0301 	and.w	r3, r3, #1
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1e4      	bne.n	8003490 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ca:	223f      	movs	r2, #63	@ 0x3f
 80034cc:	409a      	lsls	r2, r3
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d004      	beq.n	800350a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2280      	movs	r2, #128	@ 0x80
 8003504:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e00c      	b.n	8003524 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2205      	movs	r2, #5
 800350e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f022 0201 	bic.w	r2, r2, #1
 8003520:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003522:	2300      	movs	r3, #0
}
 8003524:	4618      	mov	r0, r3
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003538:	2300      	movs	r3, #0
 800353a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800353c:	4b8e      	ldr	r3, [pc, #568]	@ (8003778 <HAL_DMA_IRQHandler+0x248>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a8e      	ldr	r2, [pc, #568]	@ (800377c <HAL_DMA_IRQHandler+0x24c>)
 8003542:	fba2 2303 	umull	r2, r3, r2, r3
 8003546:	0a9b      	lsrs	r3, r3, #10
 8003548:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800354e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800355a:	2208      	movs	r2, #8
 800355c:	409a      	lsls	r2, r3
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	4013      	ands	r3, r2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d01a      	beq.n	800359c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0304 	and.w	r3, r3, #4
 8003570:	2b00      	cmp	r3, #0
 8003572:	d013      	beq.n	800359c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f022 0204 	bic.w	r2, r2, #4
 8003582:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003588:	2208      	movs	r2, #8
 800358a:	409a      	lsls	r2, r3
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003594:	f043 0201 	orr.w	r2, r3, #1
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a0:	2201      	movs	r2, #1
 80035a2:	409a      	lsls	r2, r3
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	4013      	ands	r3, r2
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d012      	beq.n	80035d2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d00b      	beq.n	80035d2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035be:	2201      	movs	r2, #1
 80035c0:	409a      	lsls	r2, r3
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035ca:	f043 0202 	orr.w	r2, r3, #2
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d6:	2204      	movs	r2, #4
 80035d8:	409a      	lsls	r2, r3
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	4013      	ands	r3, r2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d012      	beq.n	8003608 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0302 	and.w	r3, r3, #2
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d00b      	beq.n	8003608 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f4:	2204      	movs	r2, #4
 80035f6:	409a      	lsls	r2, r3
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003600:	f043 0204 	orr.w	r2, r3, #4
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800360c:	2210      	movs	r2, #16
 800360e:	409a      	lsls	r2, r3
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4013      	ands	r3, r2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d043      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b00      	cmp	r3, #0
 8003624:	d03c      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800362a:	2210      	movs	r2, #16
 800362c:	409a      	lsls	r2, r3
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d018      	beq.n	8003672 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800364a:	2b00      	cmp	r3, #0
 800364c:	d108      	bne.n	8003660 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003652:	2b00      	cmp	r3, #0
 8003654:	d024      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	4798      	blx	r3
 800365e:	e01f      	b.n	80036a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003664:	2b00      	cmp	r3, #0
 8003666:	d01b      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	4798      	blx	r3
 8003670:	e016      	b.n	80036a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800367c:	2b00      	cmp	r3, #0
 800367e:	d107      	bne.n	8003690 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 0208 	bic.w	r2, r2, #8
 800368e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a4:	2220      	movs	r2, #32
 80036a6:	409a      	lsls	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	4013      	ands	r3, r2
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 808f 	beq.w	80037d0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f003 0310 	and.w	r3, r3, #16
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 8087 	beq.w	80037d0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c6:	2220      	movs	r2, #32
 80036c8:	409a      	lsls	r2, r3
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b05      	cmp	r3, #5
 80036d8:	d136      	bne.n	8003748 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f022 0216 	bic.w	r2, r2, #22
 80036e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	695a      	ldr	r2, [r3, #20]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d103      	bne.n	800370a <HAL_DMA_IRQHandler+0x1da>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003706:	2b00      	cmp	r3, #0
 8003708:	d007      	beq.n	800371a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f022 0208 	bic.w	r2, r2, #8
 8003718:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800371e:	223f      	movs	r2, #63	@ 0x3f
 8003720:	409a      	lsls	r2, r3
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2201      	movs	r2, #1
 800372a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800373a:	2b00      	cmp	r3, #0
 800373c:	d07e      	beq.n	800383c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	4798      	blx	r3
        }
        return;
 8003746:	e079      	b.n	800383c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d01d      	beq.n	8003792 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d10d      	bne.n	8003780 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003768:	2b00      	cmp	r3, #0
 800376a:	d031      	beq.n	80037d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	4798      	blx	r3
 8003774:	e02c      	b.n	80037d0 <HAL_DMA_IRQHandler+0x2a0>
 8003776:	bf00      	nop
 8003778:	20000050 	.word	0x20000050
 800377c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003784:	2b00      	cmp	r3, #0
 8003786:	d023      	beq.n	80037d0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	4798      	blx	r3
 8003790:	e01e      	b.n	80037d0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800379c:	2b00      	cmp	r3, #0
 800379e:	d10f      	bne.n	80037c0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f022 0210 	bic.w	r2, r2, #16
 80037ae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d003      	beq.n	80037d0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037cc:	6878      	ldr	r0, [r7, #4]
 80037ce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d032      	beq.n	800383e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d022      	beq.n	800382a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2205      	movs	r2, #5
 80037e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f022 0201 	bic.w	r2, r2, #1
 80037fa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	3301      	adds	r3, #1
 8003800:	60bb      	str	r3, [r7, #8]
 8003802:	697a      	ldr	r2, [r7, #20]
 8003804:	429a      	cmp	r2, r3
 8003806:	d307      	bcc.n	8003818 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0301 	and.w	r3, r3, #1
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1f2      	bne.n	80037fc <HAL_DMA_IRQHandler+0x2cc>
 8003816:	e000      	b.n	800381a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003818:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800382e:	2b00      	cmp	r3, #0
 8003830:	d005      	beq.n	800383e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	4798      	blx	r3
 800383a:	e000      	b.n	800383e <HAL_DMA_IRQHandler+0x30e>
        return;
 800383c:	bf00      	nop
    }
  }
}
 800383e:	3718      	adds	r7, #24
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}

08003844 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
 8003850:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	681a      	ldr	r2, [r3, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003860:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	683a      	ldr	r2, [r7, #0]
 8003868:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	2b40      	cmp	r3, #64	@ 0x40
 8003870:	d108      	bne.n	8003884 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68ba      	ldr	r2, [r7, #8]
 8003880:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003882:	e007      	b.n	8003894 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	60da      	str	r2, [r3, #12]
}
 8003894:	bf00      	nop
 8003896:	3714      	adds	r7, #20
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b085      	sub	sp, #20
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	3b10      	subs	r3, #16
 80038b0:	4a14      	ldr	r2, [pc, #80]	@ (8003904 <DMA_CalcBaseAndBitshift+0x64>)
 80038b2:	fba2 2303 	umull	r2, r3, r2, r3
 80038b6:	091b      	lsrs	r3, r3, #4
 80038b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80038ba:	4a13      	ldr	r2, [pc, #76]	@ (8003908 <DMA_CalcBaseAndBitshift+0x68>)
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	4413      	add	r3, r2
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	461a      	mov	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2b03      	cmp	r3, #3
 80038cc:	d909      	bls.n	80038e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80038d6:	f023 0303 	bic.w	r3, r3, #3
 80038da:	1d1a      	adds	r2, r3, #4
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	659a      	str	r2, [r3, #88]	@ 0x58
 80038e0:	e007      	b.n	80038f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80038ea:	f023 0303 	bic.w	r3, r3, #3
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	aaaaaaab 	.word	0xaaaaaaab
 8003908:	08008fc8 	.word	0x08008fc8

0800390c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800390c:	b480      	push	{r7}
 800390e:	b085      	sub	sp, #20
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003914:	2300      	movs	r3, #0
 8003916:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800391c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d11f      	bne.n	8003966 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	2b03      	cmp	r3, #3
 800392a:	d856      	bhi.n	80039da <DMA_CheckFifoParam+0xce>
 800392c:	a201      	add	r2, pc, #4	@ (adr r2, 8003934 <DMA_CheckFifoParam+0x28>)
 800392e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003932:	bf00      	nop
 8003934:	08003945 	.word	0x08003945
 8003938:	08003957 	.word	0x08003957
 800393c:	08003945 	.word	0x08003945
 8003940:	080039db 	.word	0x080039db
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003948:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d046      	beq.n	80039de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003954:	e043      	b.n	80039de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800395e:	d140      	bne.n	80039e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003960:	2301      	movs	r3, #1
 8003962:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003964:	e03d      	b.n	80039e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	699b      	ldr	r3, [r3, #24]
 800396a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800396e:	d121      	bne.n	80039b4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	2b03      	cmp	r3, #3
 8003974:	d837      	bhi.n	80039e6 <DMA_CheckFifoParam+0xda>
 8003976:	a201      	add	r2, pc, #4	@ (adr r2, 800397c <DMA_CheckFifoParam+0x70>)
 8003978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800397c:	0800398d 	.word	0x0800398d
 8003980:	08003993 	.word	0x08003993
 8003984:	0800398d 	.word	0x0800398d
 8003988:	080039a5 	.word	0x080039a5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	73fb      	strb	r3, [r7, #15]
      break;
 8003990:	e030      	b.n	80039f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003996:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d025      	beq.n	80039ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039a2:	e022      	b.n	80039ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80039ac:	d11f      	bne.n	80039ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80039b2:	e01c      	b.n	80039ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d903      	bls.n	80039c2 <DMA_CheckFifoParam+0xb6>
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2b03      	cmp	r3, #3
 80039be:	d003      	beq.n	80039c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80039c0:	e018      	b.n	80039f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	73fb      	strb	r3, [r7, #15]
      break;
 80039c6:	e015      	b.n	80039f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00e      	beq.n	80039f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	73fb      	strb	r3, [r7, #15]
      break;
 80039d8:	e00b      	b.n	80039f2 <DMA_CheckFifoParam+0xe6>
      break;
 80039da:	bf00      	nop
 80039dc:	e00a      	b.n	80039f4 <DMA_CheckFifoParam+0xe8>
      break;
 80039de:	bf00      	nop
 80039e0:	e008      	b.n	80039f4 <DMA_CheckFifoParam+0xe8>
      break;
 80039e2:	bf00      	nop
 80039e4:	e006      	b.n	80039f4 <DMA_CheckFifoParam+0xe8>
      break;
 80039e6:	bf00      	nop
 80039e8:	e004      	b.n	80039f4 <DMA_CheckFifoParam+0xe8>
      break;
 80039ea:	bf00      	nop
 80039ec:	e002      	b.n	80039f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80039ee:	bf00      	nop
 80039f0:	e000      	b.n	80039f4 <DMA_CheckFifoParam+0xe8>
      break;
 80039f2:	bf00      	nop
    }
  } 
  
  return status; 
 80039f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3714      	adds	r7, #20
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop

08003a04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b089      	sub	sp, #36	@ 0x24
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
 8003a0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003a12:	2300      	movs	r3, #0
 8003a14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003a16:	2300      	movs	r3, #0
 8003a18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	61fb      	str	r3, [r7, #28]
 8003a1e:	e159      	b.n	8003cd4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003a20:	2201      	movs	r2, #1
 8003a22:	69fb      	ldr	r3, [r7, #28]
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	4013      	ands	r3, r2
 8003a32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003a34:	693a      	ldr	r2, [r7, #16]
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	f040 8148 	bne.w	8003cce <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f003 0303 	and.w	r3, r3, #3
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d005      	beq.n	8003a56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d130      	bne.n	8003ab8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	005b      	lsls	r3, r3, #1
 8003a60:	2203      	movs	r2, #3
 8003a62:	fa02 f303 	lsl.w	r3, r2, r3
 8003a66:	43db      	mvns	r3, r3
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	68da      	ldr	r2, [r3, #12]
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	fa02 f303 	lsl.w	r3, r2, r3
 8003a94:	43db      	mvns	r3, r3
 8003a96:	69ba      	ldr	r2, [r7, #24]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	091b      	lsrs	r3, r3, #4
 8003aa2:	f003 0201 	and.w	r2, r3, #1
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aac:	69ba      	ldr	r2, [r7, #24]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f003 0303 	and.w	r3, r3, #3
 8003ac0:	2b03      	cmp	r3, #3
 8003ac2:	d017      	beq.n	8003af4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	2203      	movs	r2, #3
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	43db      	mvns	r3, r3
 8003ad6:	69ba      	ldr	r2, [r7, #24]
 8003ad8:	4013      	ands	r3, r2
 8003ada:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae8:	69ba      	ldr	r2, [r7, #24]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685b      	ldr	r3, [r3, #4]
 8003af8:	f003 0303 	and.w	r3, r3, #3
 8003afc:	2b02      	cmp	r3, #2
 8003afe:	d123      	bne.n	8003b48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	08da      	lsrs	r2, r3, #3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	3208      	adds	r2, #8
 8003b08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	f003 0307 	and.w	r3, r3, #7
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	220f      	movs	r2, #15
 8003b18:	fa02 f303 	lsl.w	r3, r2, r3
 8003b1c:	43db      	mvns	r3, r3
 8003b1e:	69ba      	ldr	r2, [r7, #24]
 8003b20:	4013      	ands	r3, r2
 8003b22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	691a      	ldr	r2, [r3, #16]
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	f003 0307 	and.w	r3, r3, #7
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	fa02 f303 	lsl.w	r3, r2, r3
 8003b34:	69ba      	ldr	r2, [r7, #24]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	08da      	lsrs	r2, r3, #3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	3208      	adds	r2, #8
 8003b42:	69b9      	ldr	r1, [r7, #24]
 8003b44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	2203      	movs	r2, #3
 8003b54:	fa02 f303 	lsl.w	r3, r2, r3
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	69ba      	ldr	r2, [r7, #24]
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f003 0203 	and.w	r2, r3, #3
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	69ba      	ldr	r2, [r7, #24]
 8003b7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f000 80a2 	beq.w	8003cce <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	4b57      	ldr	r3, [pc, #348]	@ (8003cec <HAL_GPIO_Init+0x2e8>)
 8003b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b92:	4a56      	ldr	r2, [pc, #344]	@ (8003cec <HAL_GPIO_Init+0x2e8>)
 8003b94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b98:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b9a:	4b54      	ldr	r3, [pc, #336]	@ (8003cec <HAL_GPIO_Init+0x2e8>)
 8003b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ba2:	60fb      	str	r3, [r7, #12]
 8003ba4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ba6:	4a52      	ldr	r2, [pc, #328]	@ (8003cf0 <HAL_GPIO_Init+0x2ec>)
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	089b      	lsrs	r3, r3, #2
 8003bac:	3302      	adds	r3, #2
 8003bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	f003 0303 	and.w	r3, r3, #3
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	220f      	movs	r2, #15
 8003bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc2:	43db      	mvns	r3, r3
 8003bc4:	69ba      	ldr	r2, [r7, #24]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a49      	ldr	r2, [pc, #292]	@ (8003cf4 <HAL_GPIO_Init+0x2f0>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d019      	beq.n	8003c06 <HAL_GPIO_Init+0x202>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a48      	ldr	r2, [pc, #288]	@ (8003cf8 <HAL_GPIO_Init+0x2f4>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d013      	beq.n	8003c02 <HAL_GPIO_Init+0x1fe>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4a47      	ldr	r2, [pc, #284]	@ (8003cfc <HAL_GPIO_Init+0x2f8>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d00d      	beq.n	8003bfe <HAL_GPIO_Init+0x1fa>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a46      	ldr	r2, [pc, #280]	@ (8003d00 <HAL_GPIO_Init+0x2fc>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d007      	beq.n	8003bfa <HAL_GPIO_Init+0x1f6>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a45      	ldr	r2, [pc, #276]	@ (8003d04 <HAL_GPIO_Init+0x300>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d101      	bne.n	8003bf6 <HAL_GPIO_Init+0x1f2>
 8003bf2:	2304      	movs	r3, #4
 8003bf4:	e008      	b.n	8003c08 <HAL_GPIO_Init+0x204>
 8003bf6:	2307      	movs	r3, #7
 8003bf8:	e006      	b.n	8003c08 <HAL_GPIO_Init+0x204>
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e004      	b.n	8003c08 <HAL_GPIO_Init+0x204>
 8003bfe:	2302      	movs	r3, #2
 8003c00:	e002      	b.n	8003c08 <HAL_GPIO_Init+0x204>
 8003c02:	2301      	movs	r3, #1
 8003c04:	e000      	b.n	8003c08 <HAL_GPIO_Init+0x204>
 8003c06:	2300      	movs	r3, #0
 8003c08:	69fa      	ldr	r2, [r7, #28]
 8003c0a:	f002 0203 	and.w	r2, r2, #3
 8003c0e:	0092      	lsls	r2, r2, #2
 8003c10:	4093      	lsls	r3, r2
 8003c12:	69ba      	ldr	r2, [r7, #24]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003c18:	4935      	ldr	r1, [pc, #212]	@ (8003cf0 <HAL_GPIO_Init+0x2ec>)
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	089b      	lsrs	r3, r3, #2
 8003c1e:	3302      	adds	r3, #2
 8003c20:	69ba      	ldr	r2, [r7, #24]
 8003c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c26:	4b38      	ldr	r3, [pc, #224]	@ (8003d08 <HAL_GPIO_Init+0x304>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	43db      	mvns	r3, r3
 8003c30:	69ba      	ldr	r2, [r7, #24]
 8003c32:	4013      	ands	r3, r2
 8003c34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003c42:	69ba      	ldr	r2, [r7, #24]
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c4a:	4a2f      	ldr	r2, [pc, #188]	@ (8003d08 <HAL_GPIO_Init+0x304>)
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c50:	4b2d      	ldr	r3, [pc, #180]	@ (8003d08 <HAL_GPIO_Init+0x304>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d003      	beq.n	8003c74 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003c6c:	69ba      	ldr	r2, [r7, #24]
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c74:	4a24      	ldr	r2, [pc, #144]	@ (8003d08 <HAL_GPIO_Init+0x304>)
 8003c76:	69bb      	ldr	r3, [r7, #24]
 8003c78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c7a:	4b23      	ldr	r3, [pc, #140]	@ (8003d08 <HAL_GPIO_Init+0x304>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	43db      	mvns	r3, r3
 8003c84:	69ba      	ldr	r2, [r7, #24]
 8003c86:	4013      	ands	r3, r2
 8003c88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	693b      	ldr	r3, [r7, #16]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c9e:	4a1a      	ldr	r2, [pc, #104]	@ (8003d08 <HAL_GPIO_Init+0x304>)
 8003ca0:	69bb      	ldr	r3, [r7, #24]
 8003ca2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ca4:	4b18      	ldr	r3, [pc, #96]	@ (8003d08 <HAL_GPIO_Init+0x304>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	43db      	mvns	r3, r3
 8003cae:	69ba      	ldr	r2, [r7, #24]
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d003      	beq.n	8003cc8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003cc8:	4a0f      	ldr	r2, [pc, #60]	@ (8003d08 <HAL_GPIO_Init+0x304>)
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cce:	69fb      	ldr	r3, [r7, #28]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	61fb      	str	r3, [r7, #28]
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	2b0f      	cmp	r3, #15
 8003cd8:	f67f aea2 	bls.w	8003a20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003cdc:	bf00      	nop
 8003cde:	bf00      	nop
 8003ce0:	3724      	adds	r7, #36	@ 0x24
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	40023800 	.word	0x40023800
 8003cf0:	40013800 	.word	0x40013800
 8003cf4:	40020000 	.word	0x40020000
 8003cf8:	40020400 	.word	0x40020400
 8003cfc:	40020800 	.word	0x40020800
 8003d00:	40020c00 	.word	0x40020c00
 8003d04:	40021000 	.word	0x40021000
 8003d08:	40013c00 	.word	0x40013c00

08003d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	460b      	mov	r3, r1
 8003d16:	807b      	strh	r3, [r7, #2]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d1c:	787b      	ldrb	r3, [r7, #1]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d003      	beq.n	8003d2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d22:	887a      	ldrh	r2, [r7, #2]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d28:	e003      	b.n	8003d32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d2a:	887b      	ldrh	r3, [r7, #2]
 8003d2c:	041a      	lsls	r2, r3, #16
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	619a      	str	r2, [r3, #24]
}
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
	...

08003d40 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b086      	sub	sp, #24
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e267      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d075      	beq.n	8003e4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d5e:	4b88      	ldr	r3, [pc, #544]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	f003 030c 	and.w	r3, r3, #12
 8003d66:	2b04      	cmp	r3, #4
 8003d68:	d00c      	beq.n	8003d84 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d6a:	4b85      	ldr	r3, [pc, #532]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d72:	2b08      	cmp	r3, #8
 8003d74:	d112      	bne.n	8003d9c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d76:	4b82      	ldr	r3, [pc, #520]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d82:	d10b      	bne.n	8003d9c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d84:	4b7e      	ldr	r3, [pc, #504]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d05b      	beq.n	8003e48 <HAL_RCC_OscConfig+0x108>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d157      	bne.n	8003e48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e242      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003da4:	d106      	bne.n	8003db4 <HAL_RCC_OscConfig+0x74>
 8003da6:	4b76      	ldr	r3, [pc, #472]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a75      	ldr	r2, [pc, #468]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003db0:	6013      	str	r3, [r2, #0]
 8003db2:	e01d      	b.n	8003df0 <HAL_RCC_OscConfig+0xb0>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dbc:	d10c      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x98>
 8003dbe:	4b70      	ldr	r3, [pc, #448]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a6f      	ldr	r2, [pc, #444]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dc4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dc8:	6013      	str	r3, [r2, #0]
 8003dca:	4b6d      	ldr	r3, [pc, #436]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a6c      	ldr	r2, [pc, #432]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dd4:	6013      	str	r3, [r2, #0]
 8003dd6:	e00b      	b.n	8003df0 <HAL_RCC_OscConfig+0xb0>
 8003dd8:	4b69      	ldr	r3, [pc, #420]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a68      	ldr	r2, [pc, #416]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003de2:	6013      	str	r3, [r2, #0]
 8003de4:	4b66      	ldr	r3, [pc, #408]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a65      	ldr	r2, [pc, #404]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003dea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d013      	beq.n	8003e20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df8:	f7fe fadc 	bl	80023b4 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e00:	f7fe fad8 	bl	80023b4 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b64      	cmp	r3, #100	@ 0x64
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e207      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e12:	4b5b      	ldr	r3, [pc, #364]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d0f0      	beq.n	8003e00 <HAL_RCC_OscConfig+0xc0>
 8003e1e:	e014      	b.n	8003e4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e20:	f7fe fac8 	bl	80023b4 <HAL_GetTick>
 8003e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e26:	e008      	b.n	8003e3a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e28:	f7fe fac4 	bl	80023b4 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b64      	cmp	r3, #100	@ 0x64
 8003e34:	d901      	bls.n	8003e3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e1f3      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e3a:	4b51      	ldr	r3, [pc, #324]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1f0      	bne.n	8003e28 <HAL_RCC_OscConfig+0xe8>
 8003e46:	e000      	b.n	8003e4a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d063      	beq.n	8003f1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e56:	4b4a      	ldr	r3, [pc, #296]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 030c 	and.w	r3, r3, #12
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00b      	beq.n	8003e7a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e62:	4b47      	ldr	r3, [pc, #284]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e6a:	2b08      	cmp	r3, #8
 8003e6c:	d11c      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e6e:	4b44      	ldr	r3, [pc, #272]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d116      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e7a:	4b41      	ldr	r3, [pc, #260]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0302 	and.w	r3, r3, #2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d005      	beq.n	8003e92 <HAL_RCC_OscConfig+0x152>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d001      	beq.n	8003e92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e1c7      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e92:	4b3b      	ldr	r3, [pc, #236]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	691b      	ldr	r3, [r3, #16]
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	4937      	ldr	r1, [pc, #220]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ea6:	e03a      	b.n	8003f1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d020      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003eb0:	4b34      	ldr	r3, [pc, #208]	@ (8003f84 <HAL_RCC_OscConfig+0x244>)
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb6:	f7fe fa7d 	bl	80023b4 <HAL_GetTick>
 8003eba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ebc:	e008      	b.n	8003ed0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ebe:	f7fe fa79 	bl	80023b4 <HAL_GetTick>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d901      	bls.n	8003ed0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e1a8      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed0:	4b2b      	ldr	r3, [pc, #172]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0302 	and.w	r3, r3, #2
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d0f0      	beq.n	8003ebe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003edc:	4b28      	ldr	r3, [pc, #160]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	691b      	ldr	r3, [r3, #16]
 8003ee8:	00db      	lsls	r3, r3, #3
 8003eea:	4925      	ldr	r1, [pc, #148]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003eec:	4313      	orrs	r3, r2
 8003eee:	600b      	str	r3, [r1, #0]
 8003ef0:	e015      	b.n	8003f1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ef2:	4b24      	ldr	r3, [pc, #144]	@ (8003f84 <HAL_RCC_OscConfig+0x244>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef8:	f7fe fa5c 	bl	80023b4 <HAL_GetTick>
 8003efc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003efe:	e008      	b.n	8003f12 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f00:	f7fe fa58 	bl	80023b4 <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	2b02      	cmp	r3, #2
 8003f0c:	d901      	bls.n	8003f12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f0e:	2303      	movs	r3, #3
 8003f10:	e187      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f12:	4b1b      	ldr	r3, [pc, #108]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0302 	and.w	r3, r3, #2
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d1f0      	bne.n	8003f00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0308 	and.w	r3, r3, #8
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d036      	beq.n	8003f98 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d016      	beq.n	8003f60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f32:	4b15      	ldr	r3, [pc, #84]	@ (8003f88 <HAL_RCC_OscConfig+0x248>)
 8003f34:	2201      	movs	r2, #1
 8003f36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f38:	f7fe fa3c 	bl	80023b4 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f40:	f7fe fa38 	bl	80023b4 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e167      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f52:	4b0b      	ldr	r3, [pc, #44]	@ (8003f80 <HAL_RCC_OscConfig+0x240>)
 8003f54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d0f0      	beq.n	8003f40 <HAL_RCC_OscConfig+0x200>
 8003f5e:	e01b      	b.n	8003f98 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f60:	4b09      	ldr	r3, [pc, #36]	@ (8003f88 <HAL_RCC_OscConfig+0x248>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f66:	f7fe fa25 	bl	80023b4 <HAL_GetTick>
 8003f6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f6c:	e00e      	b.n	8003f8c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f6e:	f7fe fa21 	bl	80023b4 <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d907      	bls.n	8003f8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e150      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
 8003f80:	40023800 	.word	0x40023800
 8003f84:	42470000 	.word	0x42470000
 8003f88:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f8c:	4b88      	ldr	r3, [pc, #544]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8003f8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f90:	f003 0302 	and.w	r3, r3, #2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d1ea      	bne.n	8003f6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0304 	and.w	r3, r3, #4
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	f000 8097 	beq.w	80040d4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003faa:	4b81      	ldr	r3, [pc, #516]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8003fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d10f      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	60bb      	str	r3, [r7, #8]
 8003fba:	4b7d      	ldr	r3, [pc, #500]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8003fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fbe:	4a7c      	ldr	r2, [pc, #496]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8003fc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fc6:	4b7a      	ldr	r3, [pc, #488]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fce:	60bb      	str	r3, [r7, #8]
 8003fd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fd6:	4b77      	ldr	r3, [pc, #476]	@ (80041b4 <HAL_RCC_OscConfig+0x474>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d118      	bne.n	8004014 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003fe2:	4b74      	ldr	r3, [pc, #464]	@ (80041b4 <HAL_RCC_OscConfig+0x474>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a73      	ldr	r2, [pc, #460]	@ (80041b4 <HAL_RCC_OscConfig+0x474>)
 8003fe8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003fee:	f7fe f9e1 	bl	80023b4 <HAL_GetTick>
 8003ff2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ff4:	e008      	b.n	8004008 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ff6:	f7fe f9dd 	bl	80023b4 <HAL_GetTick>
 8003ffa:	4602      	mov	r2, r0
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	1ad3      	subs	r3, r2, r3
 8004000:	2b02      	cmp	r3, #2
 8004002:	d901      	bls.n	8004008 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004004:	2303      	movs	r3, #3
 8004006:	e10c      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004008:	4b6a      	ldr	r3, [pc, #424]	@ (80041b4 <HAL_RCC_OscConfig+0x474>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004010:	2b00      	cmp	r3, #0
 8004012:	d0f0      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d106      	bne.n	800402a <HAL_RCC_OscConfig+0x2ea>
 800401c:	4b64      	ldr	r3, [pc, #400]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 800401e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004020:	4a63      	ldr	r2, [pc, #396]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004022:	f043 0301 	orr.w	r3, r3, #1
 8004026:	6713      	str	r3, [r2, #112]	@ 0x70
 8004028:	e01c      	b.n	8004064 <HAL_RCC_OscConfig+0x324>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	2b05      	cmp	r3, #5
 8004030:	d10c      	bne.n	800404c <HAL_RCC_OscConfig+0x30c>
 8004032:	4b5f      	ldr	r3, [pc, #380]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004036:	4a5e      	ldr	r2, [pc, #376]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004038:	f043 0304 	orr.w	r3, r3, #4
 800403c:	6713      	str	r3, [r2, #112]	@ 0x70
 800403e:	4b5c      	ldr	r3, [pc, #368]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004040:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004042:	4a5b      	ldr	r2, [pc, #364]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004044:	f043 0301 	orr.w	r3, r3, #1
 8004048:	6713      	str	r3, [r2, #112]	@ 0x70
 800404a:	e00b      	b.n	8004064 <HAL_RCC_OscConfig+0x324>
 800404c:	4b58      	ldr	r3, [pc, #352]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 800404e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004050:	4a57      	ldr	r2, [pc, #348]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004052:	f023 0301 	bic.w	r3, r3, #1
 8004056:	6713      	str	r3, [r2, #112]	@ 0x70
 8004058:	4b55      	ldr	r3, [pc, #340]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 800405a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800405c:	4a54      	ldr	r2, [pc, #336]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 800405e:	f023 0304 	bic.w	r3, r3, #4
 8004062:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d015      	beq.n	8004098 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800406c:	f7fe f9a2 	bl	80023b4 <HAL_GetTick>
 8004070:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004072:	e00a      	b.n	800408a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004074:	f7fe f99e 	bl	80023b4 <HAL_GetTick>
 8004078:	4602      	mov	r2, r0
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1ad3      	subs	r3, r2, r3
 800407e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004082:	4293      	cmp	r3, r2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e0cb      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800408a:	4b49      	ldr	r3, [pc, #292]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 800408c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800408e:	f003 0302 	and.w	r3, r3, #2
 8004092:	2b00      	cmp	r3, #0
 8004094:	d0ee      	beq.n	8004074 <HAL_RCC_OscConfig+0x334>
 8004096:	e014      	b.n	80040c2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004098:	f7fe f98c 	bl	80023b4 <HAL_GetTick>
 800409c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800409e:	e00a      	b.n	80040b6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040a0:	f7fe f988 	bl	80023b4 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e0b5      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040b6:	4b3e      	ldr	r3, [pc, #248]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 80040b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1ee      	bne.n	80040a0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040c2:	7dfb      	ldrb	r3, [r7, #23]
 80040c4:	2b01      	cmp	r3, #1
 80040c6:	d105      	bne.n	80040d4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040c8:	4b39      	ldr	r3, [pc, #228]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 80040ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040cc:	4a38      	ldr	r2, [pc, #224]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 80040ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040d2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f000 80a1 	beq.w	8004220 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80040de:	4b34      	ldr	r3, [pc, #208]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f003 030c 	and.w	r3, r3, #12
 80040e6:	2b08      	cmp	r3, #8
 80040e8:	d05c      	beq.n	80041a4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	699b      	ldr	r3, [r3, #24]
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d141      	bne.n	8004176 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040f2:	4b31      	ldr	r3, [pc, #196]	@ (80041b8 <HAL_RCC_OscConfig+0x478>)
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f8:	f7fe f95c 	bl	80023b4 <HAL_GetTick>
 80040fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040fe:	e008      	b.n	8004112 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004100:	f7fe f958 	bl	80023b4 <HAL_GetTick>
 8004104:	4602      	mov	r2, r0
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	1ad3      	subs	r3, r2, r3
 800410a:	2b02      	cmp	r3, #2
 800410c:	d901      	bls.n	8004112 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800410e:	2303      	movs	r3, #3
 8004110:	e087      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004112:	4b27      	ldr	r3, [pc, #156]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800411a:	2b00      	cmp	r3, #0
 800411c:	d1f0      	bne.n	8004100 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	69da      	ldr	r2, [r3, #28]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	431a      	orrs	r2, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412c:	019b      	lsls	r3, r3, #6
 800412e:	431a      	orrs	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004134:	085b      	lsrs	r3, r3, #1
 8004136:	3b01      	subs	r3, #1
 8004138:	041b      	lsls	r3, r3, #16
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004140:	061b      	lsls	r3, r3, #24
 8004142:	491b      	ldr	r1, [pc, #108]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004144:	4313      	orrs	r3, r2
 8004146:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004148:	4b1b      	ldr	r3, [pc, #108]	@ (80041b8 <HAL_RCC_OscConfig+0x478>)
 800414a:	2201      	movs	r2, #1
 800414c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800414e:	f7fe f931 	bl	80023b4 <HAL_GetTick>
 8004152:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004154:	e008      	b.n	8004168 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004156:	f7fe f92d 	bl	80023b4 <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	2b02      	cmp	r3, #2
 8004162:	d901      	bls.n	8004168 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004164:	2303      	movs	r3, #3
 8004166:	e05c      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004168:	4b11      	ldr	r3, [pc, #68]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0f0      	beq.n	8004156 <HAL_RCC_OscConfig+0x416>
 8004174:	e054      	b.n	8004220 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004176:	4b10      	ldr	r3, [pc, #64]	@ (80041b8 <HAL_RCC_OscConfig+0x478>)
 8004178:	2200      	movs	r2, #0
 800417a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800417c:	f7fe f91a 	bl	80023b4 <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004184:	f7fe f916 	bl	80023b4 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e045      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004196:	4b06      	ldr	r3, [pc, #24]	@ (80041b0 <HAL_RCC_OscConfig+0x470>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f0      	bne.n	8004184 <HAL_RCC_OscConfig+0x444>
 80041a2:	e03d      	b.n	8004220 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	699b      	ldr	r3, [r3, #24]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d107      	bne.n	80041bc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e038      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
 80041b0:	40023800 	.word	0x40023800
 80041b4:	40007000 	.word	0x40007000
 80041b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041bc:	4b1b      	ldr	r3, [pc, #108]	@ (800422c <HAL_RCC_OscConfig+0x4ec>)
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d028      	beq.n	800421c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041d4:	429a      	cmp	r2, r3
 80041d6:	d121      	bne.n	800421c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d11a      	bne.n	800421c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80041ec:	4013      	ands	r3, r2
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80041f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d111      	bne.n	800421c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004202:	085b      	lsrs	r3, r3, #1
 8004204:	3b01      	subs	r3, #1
 8004206:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004208:	429a      	cmp	r2, r3
 800420a:	d107      	bne.n	800421c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004216:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004218:	429a      	cmp	r2, r3
 800421a:	d001      	beq.n	8004220 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	e000      	b.n	8004222 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3718      	adds	r7, #24
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	40023800 	.word	0x40023800

08004230 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d101      	bne.n	8004244 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e0cc      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004244:	4b68      	ldr	r3, [pc, #416]	@ (80043e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0307 	and.w	r3, r3, #7
 800424c:	683a      	ldr	r2, [r7, #0]
 800424e:	429a      	cmp	r2, r3
 8004250:	d90c      	bls.n	800426c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004252:	4b65      	ldr	r3, [pc, #404]	@ (80043e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004254:	683a      	ldr	r2, [r7, #0]
 8004256:	b2d2      	uxtb	r2, r2
 8004258:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800425a:	4b63      	ldr	r3, [pc, #396]	@ (80043e8 <HAL_RCC_ClockConfig+0x1b8>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0307 	and.w	r3, r3, #7
 8004262:	683a      	ldr	r2, [r7, #0]
 8004264:	429a      	cmp	r2, r3
 8004266:	d001      	beq.n	800426c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e0b8      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	2b00      	cmp	r3, #0
 8004276:	d020      	beq.n	80042ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b00      	cmp	r3, #0
 8004282:	d005      	beq.n	8004290 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004284:	4b59      	ldr	r3, [pc, #356]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	4a58      	ldr	r2, [pc, #352]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 800428a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800428e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0308 	and.w	r3, r3, #8
 8004298:	2b00      	cmp	r3, #0
 800429a:	d005      	beq.n	80042a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800429c:	4b53      	ldr	r3, [pc, #332]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	4a52      	ldr	r2, [pc, #328]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80042a2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80042a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042a8:	4b50      	ldr	r3, [pc, #320]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	494d      	ldr	r1, [pc, #308]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 0301 	and.w	r3, r3, #1
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d044      	beq.n	8004350 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d107      	bne.n	80042de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ce:	4b47      	ldr	r3, [pc, #284]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d119      	bne.n	800430e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e07f      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d003      	beq.n	80042ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80042ea:	2b03      	cmp	r3, #3
 80042ec:	d107      	bne.n	80042fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042ee:	4b3f      	ldr	r3, [pc, #252]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d109      	bne.n	800430e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e06f      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042fe:	4b3b      	ldr	r3, [pc, #236]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e067      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800430e:	4b37      	ldr	r3, [pc, #220]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f023 0203 	bic.w	r2, r3, #3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	4934      	ldr	r1, [pc, #208]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 800431c:	4313      	orrs	r3, r2
 800431e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004320:	f7fe f848 	bl	80023b4 <HAL_GetTick>
 8004324:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004326:	e00a      	b.n	800433e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004328:	f7fe f844 	bl	80023b4 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004336:	4293      	cmp	r3, r2
 8004338:	d901      	bls.n	800433e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e04f      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800433e:	4b2b      	ldr	r3, [pc, #172]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f003 020c 	and.w	r2, r3, #12
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	429a      	cmp	r2, r3
 800434e:	d1eb      	bne.n	8004328 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004350:	4b25      	ldr	r3, [pc, #148]	@ (80043e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f003 0307 	and.w	r3, r3, #7
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	429a      	cmp	r2, r3
 800435c:	d20c      	bcs.n	8004378 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800435e:	4b22      	ldr	r3, [pc, #136]	@ (80043e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004360:	683a      	ldr	r2, [r7, #0]
 8004362:	b2d2      	uxtb	r2, r2
 8004364:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004366:	4b20      	ldr	r3, [pc, #128]	@ (80043e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0307 	and.w	r3, r3, #7
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	429a      	cmp	r2, r3
 8004372:	d001      	beq.n	8004378 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e032      	b.n	80043de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0304 	and.w	r3, r3, #4
 8004380:	2b00      	cmp	r3, #0
 8004382:	d008      	beq.n	8004396 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004384:	4b19      	ldr	r3, [pc, #100]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	4916      	ldr	r1, [pc, #88]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 8004392:	4313      	orrs	r3, r2
 8004394:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0308 	and.w	r3, r3, #8
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d009      	beq.n	80043b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043a2:	4b12      	ldr	r3, [pc, #72]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	00db      	lsls	r3, r3, #3
 80043b0:	490e      	ldr	r1, [pc, #56]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043b6:	f000 f821 	bl	80043fc <HAL_RCC_GetSysClockFreq>
 80043ba:	4602      	mov	r2, r0
 80043bc:	4b0b      	ldr	r3, [pc, #44]	@ (80043ec <HAL_RCC_ClockConfig+0x1bc>)
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	091b      	lsrs	r3, r3, #4
 80043c2:	f003 030f 	and.w	r3, r3, #15
 80043c6:	490a      	ldr	r1, [pc, #40]	@ (80043f0 <HAL_RCC_ClockConfig+0x1c0>)
 80043c8:	5ccb      	ldrb	r3, [r1, r3]
 80043ca:	fa22 f303 	lsr.w	r3, r2, r3
 80043ce:	4a09      	ldr	r2, [pc, #36]	@ (80043f4 <HAL_RCC_ClockConfig+0x1c4>)
 80043d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80043d2:	4b09      	ldr	r3, [pc, #36]	@ (80043f8 <HAL_RCC_ClockConfig+0x1c8>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fd ffa8 	bl	800232c <HAL_InitTick>

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3710      	adds	r7, #16
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	40023c00 	.word	0x40023c00
 80043ec:	40023800 	.word	0x40023800
 80043f0:	08008fb0 	.word	0x08008fb0
 80043f4:	20000050 	.word	0x20000050
 80043f8:	20000054 	.word	0x20000054

080043fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004400:	b090      	sub	sp, #64	@ 0x40
 8004402:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004404:	2300      	movs	r3, #0
 8004406:	637b      	str	r3, [r7, #52]	@ 0x34
 8004408:	2300      	movs	r3, #0
 800440a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800440c:	2300      	movs	r3, #0
 800440e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004410:	2300      	movs	r3, #0
 8004412:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004414:	4b59      	ldr	r3, [pc, #356]	@ (800457c <HAL_RCC_GetSysClockFreq+0x180>)
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f003 030c 	and.w	r3, r3, #12
 800441c:	2b08      	cmp	r3, #8
 800441e:	d00d      	beq.n	800443c <HAL_RCC_GetSysClockFreq+0x40>
 8004420:	2b08      	cmp	r3, #8
 8004422:	f200 80a1 	bhi.w	8004568 <HAL_RCC_GetSysClockFreq+0x16c>
 8004426:	2b00      	cmp	r3, #0
 8004428:	d002      	beq.n	8004430 <HAL_RCC_GetSysClockFreq+0x34>
 800442a:	2b04      	cmp	r3, #4
 800442c:	d003      	beq.n	8004436 <HAL_RCC_GetSysClockFreq+0x3a>
 800442e:	e09b      	b.n	8004568 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004430:	4b53      	ldr	r3, [pc, #332]	@ (8004580 <HAL_RCC_GetSysClockFreq+0x184>)
 8004432:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8004434:	e09b      	b.n	800456e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004436:	4b53      	ldr	r3, [pc, #332]	@ (8004584 <HAL_RCC_GetSysClockFreq+0x188>)
 8004438:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800443a:	e098      	b.n	800456e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800443c:	4b4f      	ldr	r3, [pc, #316]	@ (800457c <HAL_RCC_GetSysClockFreq+0x180>)
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004444:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004446:	4b4d      	ldr	r3, [pc, #308]	@ (800457c <HAL_RCC_GetSysClockFreq+0x180>)
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d028      	beq.n	80044a4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004452:	4b4a      	ldr	r3, [pc, #296]	@ (800457c <HAL_RCC_GetSysClockFreq+0x180>)
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	099b      	lsrs	r3, r3, #6
 8004458:	2200      	movs	r2, #0
 800445a:	623b      	str	r3, [r7, #32]
 800445c:	627a      	str	r2, [r7, #36]	@ 0x24
 800445e:	6a3b      	ldr	r3, [r7, #32]
 8004460:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004464:	2100      	movs	r1, #0
 8004466:	4b47      	ldr	r3, [pc, #284]	@ (8004584 <HAL_RCC_GetSysClockFreq+0x188>)
 8004468:	fb03 f201 	mul.w	r2, r3, r1
 800446c:	2300      	movs	r3, #0
 800446e:	fb00 f303 	mul.w	r3, r0, r3
 8004472:	4413      	add	r3, r2
 8004474:	4a43      	ldr	r2, [pc, #268]	@ (8004584 <HAL_RCC_GetSysClockFreq+0x188>)
 8004476:	fba0 1202 	umull	r1, r2, r0, r2
 800447a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800447c:	460a      	mov	r2, r1
 800447e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004480:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004482:	4413      	add	r3, r2
 8004484:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004486:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004488:	2200      	movs	r2, #0
 800448a:	61bb      	str	r3, [r7, #24]
 800448c:	61fa      	str	r2, [r7, #28]
 800448e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004492:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004496:	f7fc fbc1 	bl	8000c1c <__aeabi_uldivmod>
 800449a:	4602      	mov	r2, r0
 800449c:	460b      	mov	r3, r1
 800449e:	4613      	mov	r3, r2
 80044a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80044a2:	e053      	b.n	800454c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044a4:	4b35      	ldr	r3, [pc, #212]	@ (800457c <HAL_RCC_GetSysClockFreq+0x180>)
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	099b      	lsrs	r3, r3, #6
 80044aa:	2200      	movs	r2, #0
 80044ac:	613b      	str	r3, [r7, #16]
 80044ae:	617a      	str	r2, [r7, #20]
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80044b6:	f04f 0b00 	mov.w	fp, #0
 80044ba:	4652      	mov	r2, sl
 80044bc:	465b      	mov	r3, fp
 80044be:	f04f 0000 	mov.w	r0, #0
 80044c2:	f04f 0100 	mov.w	r1, #0
 80044c6:	0159      	lsls	r1, r3, #5
 80044c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044cc:	0150      	lsls	r0, r2, #5
 80044ce:	4602      	mov	r2, r0
 80044d0:	460b      	mov	r3, r1
 80044d2:	ebb2 080a 	subs.w	r8, r2, sl
 80044d6:	eb63 090b 	sbc.w	r9, r3, fp
 80044da:	f04f 0200 	mov.w	r2, #0
 80044de:	f04f 0300 	mov.w	r3, #0
 80044e2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80044e6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80044ea:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80044ee:	ebb2 0408 	subs.w	r4, r2, r8
 80044f2:	eb63 0509 	sbc.w	r5, r3, r9
 80044f6:	f04f 0200 	mov.w	r2, #0
 80044fa:	f04f 0300 	mov.w	r3, #0
 80044fe:	00eb      	lsls	r3, r5, #3
 8004500:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004504:	00e2      	lsls	r2, r4, #3
 8004506:	4614      	mov	r4, r2
 8004508:	461d      	mov	r5, r3
 800450a:	eb14 030a 	adds.w	r3, r4, sl
 800450e:	603b      	str	r3, [r7, #0]
 8004510:	eb45 030b 	adc.w	r3, r5, fp
 8004514:	607b      	str	r3, [r7, #4]
 8004516:	f04f 0200 	mov.w	r2, #0
 800451a:	f04f 0300 	mov.w	r3, #0
 800451e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004522:	4629      	mov	r1, r5
 8004524:	028b      	lsls	r3, r1, #10
 8004526:	4621      	mov	r1, r4
 8004528:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800452c:	4621      	mov	r1, r4
 800452e:	028a      	lsls	r2, r1, #10
 8004530:	4610      	mov	r0, r2
 8004532:	4619      	mov	r1, r3
 8004534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004536:	2200      	movs	r2, #0
 8004538:	60bb      	str	r3, [r7, #8]
 800453a:	60fa      	str	r2, [r7, #12]
 800453c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004540:	f7fc fb6c 	bl	8000c1c <__aeabi_uldivmod>
 8004544:	4602      	mov	r2, r0
 8004546:	460b      	mov	r3, r1
 8004548:	4613      	mov	r3, r2
 800454a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800454c:	4b0b      	ldr	r3, [pc, #44]	@ (800457c <HAL_RCC_GetSysClockFreq+0x180>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	0c1b      	lsrs	r3, r3, #16
 8004552:	f003 0303 	and.w	r3, r3, #3
 8004556:	3301      	adds	r3, #1
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 800455c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800455e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004560:	fbb2 f3f3 	udiv	r3, r2, r3
 8004564:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004566:	e002      	b.n	800456e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004568:	4b05      	ldr	r3, [pc, #20]	@ (8004580 <HAL_RCC_GetSysClockFreq+0x184>)
 800456a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800456c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800456e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004570:	4618      	mov	r0, r3
 8004572:	3740      	adds	r7, #64	@ 0x40
 8004574:	46bd      	mov	sp, r7
 8004576:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800457a:	bf00      	nop
 800457c:	40023800 	.word	0x40023800
 8004580:	00f42400 	.word	0x00f42400
 8004584:	017d7840 	.word	0x017d7840

08004588 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004588:	b480      	push	{r7}
 800458a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800458c:	4b03      	ldr	r3, [pc, #12]	@ (800459c <HAL_RCC_GetHCLKFreq+0x14>)
 800458e:	681b      	ldr	r3, [r3, #0]
}
 8004590:	4618      	mov	r0, r3
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	20000050 	.word	0x20000050

080045a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80045a4:	f7ff fff0 	bl	8004588 <HAL_RCC_GetHCLKFreq>
 80045a8:	4602      	mov	r2, r0
 80045aa:	4b05      	ldr	r3, [pc, #20]	@ (80045c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	0a9b      	lsrs	r3, r3, #10
 80045b0:	f003 0307 	and.w	r3, r3, #7
 80045b4:	4903      	ldr	r1, [pc, #12]	@ (80045c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045b6:	5ccb      	ldrb	r3, [r1, r3]
 80045b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045bc:	4618      	mov	r0, r3
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	40023800 	.word	0x40023800
 80045c4:	08008fc0 	.word	0x08008fc0

080045c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80045cc:	f7ff ffdc 	bl	8004588 <HAL_RCC_GetHCLKFreq>
 80045d0:	4602      	mov	r2, r0
 80045d2:	4b05      	ldr	r3, [pc, #20]	@ (80045e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	0b5b      	lsrs	r3, r3, #13
 80045d8:	f003 0307 	and.w	r3, r3, #7
 80045dc:	4903      	ldr	r1, [pc, #12]	@ (80045ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80045de:	5ccb      	ldrb	r3, [r1, r3]
 80045e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	40023800 	.word	0x40023800
 80045ec:	08008fc0 	.word	0x08008fc0

080045f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d101      	bne.n	8004602 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e041      	b.n	8004686 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d106      	bne.n	800461c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f7fd fb80 	bl	8001d1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	3304      	adds	r3, #4
 800462c:	4619      	mov	r1, r3
 800462e:	4610      	mov	r0, r2
 8004630:	f000 f9a0 	bl	8004974 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2201      	movs	r2, #1
 8004648:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2201      	movs	r2, #1
 8004650:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2201      	movs	r2, #1
 8004658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2201      	movs	r2, #1
 8004668:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004684:	2300      	movs	r3, #0
}
 8004686:	4618      	mov	r0, r3
 8004688:	3708      	adds	r7, #8
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
	...

08004690 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d109      	bne.n	80046b4 <HAL_TIM_PWM_Start+0x24>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	bf14      	ite	ne
 80046ac:	2301      	movne	r3, #1
 80046ae:	2300      	moveq	r3, #0
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	e022      	b.n	80046fa <HAL_TIM_PWM_Start+0x6a>
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	2b04      	cmp	r3, #4
 80046b8:	d109      	bne.n	80046ce <HAL_TIM_PWM_Start+0x3e>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	bf14      	ite	ne
 80046c6:	2301      	movne	r3, #1
 80046c8:	2300      	moveq	r3, #0
 80046ca:	b2db      	uxtb	r3, r3
 80046cc:	e015      	b.n	80046fa <HAL_TIM_PWM_Start+0x6a>
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	2b08      	cmp	r3, #8
 80046d2:	d109      	bne.n	80046e8 <HAL_TIM_PWM_Start+0x58>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b01      	cmp	r3, #1
 80046de:	bf14      	ite	ne
 80046e0:	2301      	movne	r3, #1
 80046e2:	2300      	moveq	r3, #0
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	e008      	b.n	80046fa <HAL_TIM_PWM_Start+0x6a>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	bf14      	ite	ne
 80046f4:	2301      	movne	r3, #1
 80046f6:	2300      	moveq	r3, #0
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e068      	b.n	80047d4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d104      	bne.n	8004712 <HAL_TIM_PWM_Start+0x82>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2202      	movs	r2, #2
 800470c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004710:	e013      	b.n	800473a <HAL_TIM_PWM_Start+0xaa>
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b04      	cmp	r3, #4
 8004716:	d104      	bne.n	8004722 <HAL_TIM_PWM_Start+0x92>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004720:	e00b      	b.n	800473a <HAL_TIM_PWM_Start+0xaa>
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	2b08      	cmp	r3, #8
 8004726:	d104      	bne.n	8004732 <HAL_TIM_PWM_Start+0xa2>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2202      	movs	r2, #2
 800472c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004730:	e003      	b.n	800473a <HAL_TIM_PWM_Start+0xaa>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2202      	movs	r2, #2
 8004736:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2201      	movs	r2, #1
 8004740:	6839      	ldr	r1, [r7, #0]
 8004742:	4618      	mov	r0, r3
 8004744:	f000 fb2e 	bl	8004da4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a23      	ldr	r2, [pc, #140]	@ (80047dc <HAL_TIM_PWM_Start+0x14c>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d107      	bne.n	8004762 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004760:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a1d      	ldr	r2, [pc, #116]	@ (80047dc <HAL_TIM_PWM_Start+0x14c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d018      	beq.n	800479e <HAL_TIM_PWM_Start+0x10e>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004774:	d013      	beq.n	800479e <HAL_TIM_PWM_Start+0x10e>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a19      	ldr	r2, [pc, #100]	@ (80047e0 <HAL_TIM_PWM_Start+0x150>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d00e      	beq.n	800479e <HAL_TIM_PWM_Start+0x10e>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a17      	ldr	r2, [pc, #92]	@ (80047e4 <HAL_TIM_PWM_Start+0x154>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d009      	beq.n	800479e <HAL_TIM_PWM_Start+0x10e>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a16      	ldr	r2, [pc, #88]	@ (80047e8 <HAL_TIM_PWM_Start+0x158>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d004      	beq.n	800479e <HAL_TIM_PWM_Start+0x10e>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a14      	ldr	r2, [pc, #80]	@ (80047ec <HAL_TIM_PWM_Start+0x15c>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d111      	bne.n	80047c2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2b06      	cmp	r3, #6
 80047ae:	d010      	beq.n	80047d2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f042 0201 	orr.w	r2, r2, #1
 80047be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047c0:	e007      	b.n	80047d2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f042 0201 	orr.w	r2, r2, #1
 80047d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047d2:	2300      	movs	r3, #0
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3710      	adds	r7, #16
 80047d8:	46bd      	mov	sp, r7
 80047da:	bd80      	pop	{r7, pc}
 80047dc:	40010000 	.word	0x40010000
 80047e0:	40000400 	.word	0x40000400
 80047e4:	40000800 	.word	0x40000800
 80047e8:	40000c00 	.word	0x40000c00
 80047ec:	40014000 	.word	0x40014000

080047f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047fc:	2300      	movs	r3, #0
 80047fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004806:	2b01      	cmp	r3, #1
 8004808:	d101      	bne.n	800480e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800480a:	2302      	movs	r3, #2
 800480c:	e0ae      	b.n	800496c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2b0c      	cmp	r3, #12
 800481a:	f200 809f 	bhi.w	800495c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800481e:	a201      	add	r2, pc, #4	@ (adr r2, 8004824 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004820:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004824:	08004859 	.word	0x08004859
 8004828:	0800495d 	.word	0x0800495d
 800482c:	0800495d 	.word	0x0800495d
 8004830:	0800495d 	.word	0x0800495d
 8004834:	08004899 	.word	0x08004899
 8004838:	0800495d 	.word	0x0800495d
 800483c:	0800495d 	.word	0x0800495d
 8004840:	0800495d 	.word	0x0800495d
 8004844:	080048db 	.word	0x080048db
 8004848:	0800495d 	.word	0x0800495d
 800484c:	0800495d 	.word	0x0800495d
 8004850:	0800495d 	.word	0x0800495d
 8004854:	0800491b 	.word	0x0800491b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68b9      	ldr	r1, [r7, #8]
 800485e:	4618      	mov	r0, r3
 8004860:	f000 f914 	bl	8004a8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	699a      	ldr	r2, [r3, #24]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f042 0208 	orr.w	r2, r2, #8
 8004872:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	699a      	ldr	r2, [r3, #24]
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f022 0204 	bic.w	r2, r2, #4
 8004882:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	6999      	ldr	r1, [r3, #24]
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	691a      	ldr	r2, [r3, #16]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	430a      	orrs	r2, r1
 8004894:	619a      	str	r2, [r3, #24]
      break;
 8004896:	e064      	b.n	8004962 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68b9      	ldr	r1, [r7, #8]
 800489e:	4618      	mov	r0, r3
 80048a0:	f000 f95a 	bl	8004b58 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	699a      	ldr	r2, [r3, #24]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	699a      	ldr	r2, [r3, #24]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	6999      	ldr	r1, [r3, #24]
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	691b      	ldr	r3, [r3, #16]
 80048ce:	021a      	lsls	r2, r3, #8
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	430a      	orrs	r2, r1
 80048d6:	619a      	str	r2, [r3, #24]
      break;
 80048d8:	e043      	b.n	8004962 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	68b9      	ldr	r1, [r7, #8]
 80048e0:	4618      	mov	r0, r3
 80048e2:	f000 f9a5 	bl	8004c30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	69da      	ldr	r2, [r3, #28]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f042 0208 	orr.w	r2, r2, #8
 80048f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	69da      	ldr	r2, [r3, #28]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f022 0204 	bic.w	r2, r2, #4
 8004904:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	69d9      	ldr	r1, [r3, #28]
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	691a      	ldr	r2, [r3, #16]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	430a      	orrs	r2, r1
 8004916:	61da      	str	r2, [r3, #28]
      break;
 8004918:	e023      	b.n	8004962 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68b9      	ldr	r1, [r7, #8]
 8004920:	4618      	mov	r0, r3
 8004922:	f000 f9ef 	bl	8004d04 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	69da      	ldr	r2, [r3, #28]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004934:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	69da      	ldr	r2, [r3, #28]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004944:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	69d9      	ldr	r1, [r3, #28]
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	691b      	ldr	r3, [r3, #16]
 8004950:	021a      	lsls	r2, r3, #8
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	430a      	orrs	r2, r1
 8004958:	61da      	str	r2, [r3, #28]
      break;
 800495a:	e002      	b.n	8004962 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	75fb      	strb	r3, [r7, #23]
      break;
 8004960:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2200      	movs	r2, #0
 8004966:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800496a:	7dfb      	ldrb	r3, [r7, #23]
}
 800496c:	4618      	mov	r0, r3
 800496e:	3718      	adds	r7, #24
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004974:	b480      	push	{r7}
 8004976:	b085      	sub	sp, #20
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a3a      	ldr	r2, [pc, #232]	@ (8004a70 <TIM_Base_SetConfig+0xfc>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d00f      	beq.n	80049ac <TIM_Base_SetConfig+0x38>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004992:	d00b      	beq.n	80049ac <TIM_Base_SetConfig+0x38>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a37      	ldr	r2, [pc, #220]	@ (8004a74 <TIM_Base_SetConfig+0x100>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d007      	beq.n	80049ac <TIM_Base_SetConfig+0x38>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	4a36      	ldr	r2, [pc, #216]	@ (8004a78 <TIM_Base_SetConfig+0x104>)
 80049a0:	4293      	cmp	r3, r2
 80049a2:	d003      	beq.n	80049ac <TIM_Base_SetConfig+0x38>
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a35      	ldr	r2, [pc, #212]	@ (8004a7c <TIM_Base_SetConfig+0x108>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d108      	bne.n	80049be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a2b      	ldr	r2, [pc, #172]	@ (8004a70 <TIM_Base_SetConfig+0xfc>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d01b      	beq.n	80049fe <TIM_Base_SetConfig+0x8a>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049cc:	d017      	beq.n	80049fe <TIM_Base_SetConfig+0x8a>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a28      	ldr	r2, [pc, #160]	@ (8004a74 <TIM_Base_SetConfig+0x100>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d013      	beq.n	80049fe <TIM_Base_SetConfig+0x8a>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a27      	ldr	r2, [pc, #156]	@ (8004a78 <TIM_Base_SetConfig+0x104>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d00f      	beq.n	80049fe <TIM_Base_SetConfig+0x8a>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a26      	ldr	r2, [pc, #152]	@ (8004a7c <TIM_Base_SetConfig+0x108>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d00b      	beq.n	80049fe <TIM_Base_SetConfig+0x8a>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a25      	ldr	r2, [pc, #148]	@ (8004a80 <TIM_Base_SetConfig+0x10c>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d007      	beq.n	80049fe <TIM_Base_SetConfig+0x8a>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a24      	ldr	r2, [pc, #144]	@ (8004a84 <TIM_Base_SetConfig+0x110>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d003      	beq.n	80049fe <TIM_Base_SetConfig+0x8a>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a23      	ldr	r2, [pc, #140]	@ (8004a88 <TIM_Base_SetConfig+0x114>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d108      	bne.n	8004a10 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	68fa      	ldr	r2, [r7, #12]
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	695b      	ldr	r3, [r3, #20]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	689a      	ldr	r2, [r3, #8]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4a0e      	ldr	r2, [pc, #56]	@ (8004a70 <TIM_Base_SetConfig+0xfc>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d103      	bne.n	8004a44 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	691a      	ldr	r2, [r3, #16]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	f003 0301 	and.w	r3, r3, #1
 8004a52:	2b01      	cmp	r3, #1
 8004a54:	d105      	bne.n	8004a62 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	691b      	ldr	r3, [r3, #16]
 8004a5a:	f023 0201 	bic.w	r2, r3, #1
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	611a      	str	r2, [r3, #16]
  }
}
 8004a62:	bf00      	nop
 8004a64:	3714      	adds	r7, #20
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	40010000 	.word	0x40010000
 8004a74:	40000400 	.word	0x40000400
 8004a78:	40000800 	.word	0x40000800
 8004a7c:	40000c00 	.word	0x40000c00
 8004a80:	40014000 	.word	0x40014000
 8004a84:	40014400 	.word	0x40014400
 8004a88:	40014800 	.word	0x40014800

08004a8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b087      	sub	sp, #28
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6a1b      	ldr	r3, [r3, #32]
 8004aa0:	f023 0201 	bic.w	r2, r3, #1
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	699b      	ldr	r3, [r3, #24]
 8004ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f023 0303 	bic.w	r3, r3, #3
 8004ac2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68fa      	ldr	r2, [r7, #12]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f023 0302 	bic.w	r3, r3, #2
 8004ad4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	697a      	ldr	r2, [r7, #20]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	4a1c      	ldr	r2, [pc, #112]	@ (8004b54 <TIM_OC1_SetConfig+0xc8>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d10c      	bne.n	8004b02 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f023 0308 	bic.w	r3, r3, #8
 8004aee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	697a      	ldr	r2, [r7, #20]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	f023 0304 	bic.w	r3, r3, #4
 8004b00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a13      	ldr	r2, [pc, #76]	@ (8004b54 <TIM_OC1_SetConfig+0xc8>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d111      	bne.n	8004b2e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004b18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	693a      	ldr	r2, [r7, #16]
 8004b20:	4313      	orrs	r3, r2
 8004b22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	693a      	ldr	r2, [r7, #16]
 8004b32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	68fa      	ldr	r2, [r7, #12]
 8004b38:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	621a      	str	r2, [r3, #32]
}
 8004b48:	bf00      	nop
 8004b4a:	371c      	adds	r7, #28
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr
 8004b54:	40010000 	.word	0x40010000

08004b58 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6a1b      	ldr	r3, [r3, #32]
 8004b66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6a1b      	ldr	r3, [r3, #32]
 8004b6c:	f023 0210 	bic.w	r2, r3, #16
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	021b      	lsls	r3, r3, #8
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	f023 0320 	bic.w	r3, r3, #32
 8004ba2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	011b      	lsls	r3, r3, #4
 8004baa:	697a      	ldr	r2, [r7, #20]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a1e      	ldr	r2, [pc, #120]	@ (8004c2c <TIM_OC2_SetConfig+0xd4>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d10d      	bne.n	8004bd4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004bbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	011b      	lsls	r3, r3, #4
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	4313      	orrs	r3, r2
 8004bca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bd2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a15      	ldr	r2, [pc, #84]	@ (8004c2c <TIM_OC2_SetConfig+0xd4>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d113      	bne.n	8004c04 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004be2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	695b      	ldr	r3, [r3, #20]
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	693a      	ldr	r2, [r7, #16]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685a      	ldr	r2, [r3, #4]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	621a      	str	r2, [r3, #32]
}
 8004c1e:	bf00      	nop
 8004c20:	371c      	adds	r7, #28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	40010000 	.word	0x40010000

08004c30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b087      	sub	sp, #28
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a1b      	ldr	r3, [r3, #32]
 8004c3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	69db      	ldr	r3, [r3, #28]
 8004c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	f023 0303 	bic.w	r3, r3, #3
 8004c66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68fa      	ldr	r2, [r7, #12]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	021b      	lsls	r3, r3, #8
 8004c80:	697a      	ldr	r2, [r7, #20]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a1d      	ldr	r2, [pc, #116]	@ (8004d00 <TIM_OC3_SetConfig+0xd0>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d10d      	bne.n	8004caa <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	021b      	lsls	r3, r3, #8
 8004c9c:	697a      	ldr	r2, [r7, #20]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ca8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4a14      	ldr	r2, [pc, #80]	@ (8004d00 <TIM_OC3_SetConfig+0xd0>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d113      	bne.n	8004cda <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004cb8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	011b      	lsls	r3, r3, #4
 8004cc8:	693a      	ldr	r2, [r7, #16]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	011b      	lsls	r3, r3, #4
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	68fa      	ldr	r2, [r7, #12]
 8004ce4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	697a      	ldr	r2, [r7, #20]
 8004cf2:	621a      	str	r2, [r3, #32]
}
 8004cf4:	bf00      	nop
 8004cf6:	371c      	adds	r7, #28
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfe:	4770      	bx	lr
 8004d00:	40010000 	.word	0x40010000

08004d04 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b087      	sub	sp, #28
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6a1b      	ldr	r3, [r3, #32]
 8004d18:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	69db      	ldr	r3, [r3, #28]
 8004d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	021b      	lsls	r3, r3, #8
 8004d42:	68fa      	ldr	r2, [r7, #12]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d4e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	031b      	lsls	r3, r3, #12
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a10      	ldr	r2, [pc, #64]	@ (8004da0 <TIM_OC4_SetConfig+0x9c>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d109      	bne.n	8004d78 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d6a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	695b      	ldr	r3, [r3, #20]
 8004d70:	019b      	lsls	r3, r3, #6
 8004d72:	697a      	ldr	r2, [r7, #20]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	685a      	ldr	r2, [r3, #4]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	693a      	ldr	r2, [r7, #16]
 8004d90:	621a      	str	r2, [r3, #32]
}
 8004d92:	bf00      	nop
 8004d94:	371c      	adds	r7, #28
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	40010000 	.word	0x40010000

08004da4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004da4:	b480      	push	{r7}
 8004da6:	b087      	sub	sp, #28
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	f003 031f 	and.w	r3, r3, #31
 8004db6:	2201      	movs	r2, #1
 8004db8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	6a1a      	ldr	r2, [r3, #32]
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	43db      	mvns	r3, r3
 8004dc6:	401a      	ands	r2, r3
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6a1a      	ldr	r2, [r3, #32]
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	f003 031f 	and.w	r3, r3, #31
 8004dd6:	6879      	ldr	r1, [r7, #4]
 8004dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8004ddc:	431a      	orrs	r2, r3
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	621a      	str	r2, [r3, #32]
}
 8004de2:	bf00      	nop
 8004de4:	371c      	adds	r7, #28
 8004de6:	46bd      	mov	sp, r7
 8004de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dec:	4770      	bx	lr
	...

08004df0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e00:	2b01      	cmp	r3, #1
 8004e02:	d101      	bne.n	8004e08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e04:	2302      	movs	r3, #2
 8004e06:	e050      	b.n	8004eaa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2202      	movs	r2, #2
 8004e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a1c      	ldr	r2, [pc, #112]	@ (8004eb8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d018      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e54:	d013      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a18      	ldr	r2, [pc, #96]	@ (8004ebc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d00e      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a16      	ldr	r2, [pc, #88]	@ (8004ec0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d009      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a15      	ldr	r2, [pc, #84]	@ (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d004      	beq.n	8004e7e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a13      	ldr	r2, [pc, #76]	@ (8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d10c      	bne.n	8004e98 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	68ba      	ldr	r2, [r7, #8]
 8004e8c:	4313      	orrs	r3, r2
 8004e8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68ba      	ldr	r2, [r7, #8]
 8004e96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
}
 8004eaa:	4618      	mov	r0, r3
 8004eac:	3714      	adds	r7, #20
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr
 8004eb6:	bf00      	nop
 8004eb8:	40010000 	.word	0x40010000
 8004ebc:	40000400 	.word	0x40000400
 8004ec0:	40000800 	.word	0x40000800
 8004ec4:	40000c00 	.word	0x40000c00
 8004ec8:	40014000 	.word	0x40014000

08004ecc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b085      	sub	sp, #20
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d101      	bne.n	8004ee8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004ee4:	2302      	movs	r3, #2
 8004ee6:	e03d      	b.n	8004f64 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	695b      	ldr	r3, [r3, #20]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	69db      	ldr	r3, [r3, #28]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3714      	adds	r7, #20
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr

08004f70 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d101      	bne.n	8004f82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e042      	b.n	8005008 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d106      	bne.n	8004f9c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f7fc ff94 	bl	8001ec4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2224      	movs	r2, #36	@ 0x24
 8004fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	68da      	ldr	r2, [r3, #12]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fb2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f000 ff85 	bl	8005ec4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	691a      	ldr	r2, [r3, #16]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004fc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	695a      	ldr	r2, [r3, #20]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004fd8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68da      	ldr	r2, [r3, #12]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004fe8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2220      	movs	r2, #32
 8004ffc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005006:	2300      	movs	r3, #0
}
 8005008:	4618      	mov	r0, r3
 800500a:	3708      	adds	r7, #8
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b08a      	sub	sp, #40	@ 0x28
 8005014:	af02      	add	r7, sp, #8
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	603b      	str	r3, [r7, #0]
 800501c:	4613      	mov	r3, r2
 800501e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005020:	2300      	movs	r3, #0
 8005022:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800502a:	b2db      	uxtb	r3, r3
 800502c:	2b20      	cmp	r3, #32
 800502e:	d175      	bne.n	800511c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d002      	beq.n	800503c <HAL_UART_Transmit+0x2c>
 8005036:	88fb      	ldrh	r3, [r7, #6]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d101      	bne.n	8005040 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e06e      	b.n	800511e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2221      	movs	r2, #33	@ 0x21
 800504a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800504e:	f7fd f9b1 	bl	80023b4 <HAL_GetTick>
 8005052:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	88fa      	ldrh	r2, [r7, #6]
 8005058:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	88fa      	ldrh	r2, [r7, #6]
 800505e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005068:	d108      	bne.n	800507c <HAL_UART_Transmit+0x6c>
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	691b      	ldr	r3, [r3, #16]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d104      	bne.n	800507c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005072:	2300      	movs	r3, #0
 8005074:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	61bb      	str	r3, [r7, #24]
 800507a:	e003      	b.n	8005084 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005080:	2300      	movs	r3, #0
 8005082:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005084:	e02e      	b.n	80050e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	9300      	str	r3, [sp, #0]
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	2200      	movs	r2, #0
 800508e:	2180      	movs	r1, #128	@ 0x80
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f000 fc5d 	bl	8005950 <UART_WaitOnFlagUntilTimeout>
 8005096:	4603      	mov	r3, r0
 8005098:	2b00      	cmp	r3, #0
 800509a:	d005      	beq.n	80050a8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2220      	movs	r2, #32
 80050a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e03a      	b.n	800511e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d10b      	bne.n	80050c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	881b      	ldrh	r3, [r3, #0]
 80050b2:	461a      	mov	r2, r3
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	3302      	adds	r3, #2
 80050c2:	61bb      	str	r3, [r7, #24]
 80050c4:	e007      	b.n	80050d6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80050c6:	69fb      	ldr	r3, [r7, #28]
 80050c8:	781a      	ldrb	r2, [r3, #0]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	3301      	adds	r3, #1
 80050d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80050da:	b29b      	uxth	r3, r3
 80050dc:	3b01      	subs	r3, #1
 80050de:	b29a      	uxth	r2, r3
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1cb      	bne.n	8005086 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	9300      	str	r3, [sp, #0]
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	2200      	movs	r2, #0
 80050f6:	2140      	movs	r1, #64	@ 0x40
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f000 fc29 	bl	8005950 <UART_WaitOnFlagUntilTimeout>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d005      	beq.n	8005110 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2220      	movs	r2, #32
 8005108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e006      	b.n	800511e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2220      	movs	r2, #32
 8005114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005118:	2300      	movs	r3, #0
 800511a:	e000      	b.n	800511e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800511c:	2302      	movs	r3, #2
  }
}
 800511e:	4618      	mov	r0, r3
 8005120:	3720      	adds	r7, #32
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005126:	b580      	push	{r7, lr}
 8005128:	b08c      	sub	sp, #48	@ 0x30
 800512a:	af00      	add	r7, sp, #0
 800512c:	60f8      	str	r0, [r7, #12]
 800512e:	60b9      	str	r1, [r7, #8]
 8005130:	4613      	mov	r3, r2
 8005132:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800513a:	b2db      	uxtb	r3, r3
 800513c:	2b20      	cmp	r3, #32
 800513e:	d14a      	bne.n	80051d6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d002      	beq.n	800514c <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8005146:	88fb      	ldrh	r3, [r7, #6]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d101      	bne.n	8005150 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e043      	b.n	80051d8 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2201      	movs	r2, #1
 8005154:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2200      	movs	r2, #0
 800515a:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800515c:	88fb      	ldrh	r3, [r7, #6]
 800515e:	461a      	mov	r2, r3
 8005160:	68b9      	ldr	r1, [r7, #8]
 8005162:	68f8      	ldr	r0, [r7, #12]
 8005164:	f000 fc4e 	bl	8005a04 <UART_Start_Receive_DMA>
 8005168:	4603      	mov	r3, r0
 800516a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800516e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005172:	2b00      	cmp	r3, #0
 8005174:	d12c      	bne.n	80051d0 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800517a:	2b01      	cmp	r3, #1
 800517c:	d125      	bne.n	80051ca <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800517e:	2300      	movs	r3, #0
 8005180:	613b      	str	r3, [r7, #16]
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	613b      	str	r3, [r7, #16]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	613b      	str	r3, [r7, #16]
 8005192:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	330c      	adds	r3, #12
 800519a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	e853 3f00 	ldrex	r3, [r3]
 80051a2:	617b      	str	r3, [r7, #20]
   return(result);
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	f043 0310 	orr.w	r3, r3, #16
 80051aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	330c      	adds	r3, #12
 80051b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80051b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80051b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b8:	6a39      	ldr	r1, [r7, #32]
 80051ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051bc:	e841 2300 	strex	r3, r2, [r1]
 80051c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1e5      	bne.n	8005194 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 80051c8:	e002      	b.n	80051d0 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80051d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80051d4:	e000      	b.n	80051d8 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 80051d6:	2302      	movs	r3, #2
  }
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3730      	adds	r7, #48	@ 0x30
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b0ba      	sub	sp, #232	@ 0xe8
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	68db      	ldr	r3, [r3, #12]
 80051f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005206:	2300      	movs	r3, #0
 8005208:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800520c:	2300      	movs	r3, #0
 800520e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005216:	f003 030f 	and.w	r3, r3, #15
 800521a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800521e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005222:	2b00      	cmp	r3, #0
 8005224:	d10f      	bne.n	8005246 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800522a:	f003 0320 	and.w	r3, r3, #32
 800522e:	2b00      	cmp	r3, #0
 8005230:	d009      	beq.n	8005246 <HAL_UART_IRQHandler+0x66>
 8005232:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005236:	f003 0320 	and.w	r3, r3, #32
 800523a:	2b00      	cmp	r3, #0
 800523c:	d003      	beq.n	8005246 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 fd81 	bl	8005d46 <UART_Receive_IT>
      return;
 8005244:	e25b      	b.n	80056fe <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005246:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800524a:	2b00      	cmp	r3, #0
 800524c:	f000 80de 	beq.w	800540c <HAL_UART_IRQHandler+0x22c>
 8005250:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005254:	f003 0301 	and.w	r3, r3, #1
 8005258:	2b00      	cmp	r3, #0
 800525a:	d106      	bne.n	800526a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800525c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005260:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005264:	2b00      	cmp	r3, #0
 8005266:	f000 80d1 	beq.w	800540c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800526a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800526e:	f003 0301 	and.w	r3, r3, #1
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00b      	beq.n	800528e <HAL_UART_IRQHandler+0xae>
 8005276:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800527a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800527e:	2b00      	cmp	r3, #0
 8005280:	d005      	beq.n	800528e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005286:	f043 0201 	orr.w	r2, r3, #1
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800528e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005292:	f003 0304 	and.w	r3, r3, #4
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00b      	beq.n	80052b2 <HAL_UART_IRQHandler+0xd2>
 800529a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d005      	beq.n	80052b2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052aa:	f043 0202 	orr.w	r2, r3, #2
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052b6:	f003 0302 	and.w	r3, r3, #2
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00b      	beq.n	80052d6 <HAL_UART_IRQHandler+0xf6>
 80052be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052c2:	f003 0301 	and.w	r3, r3, #1
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d005      	beq.n	80052d6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ce:	f043 0204 	orr.w	r2, r3, #4
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80052d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052da:	f003 0308 	and.w	r3, r3, #8
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d011      	beq.n	8005306 <HAL_UART_IRQHandler+0x126>
 80052e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052e6:	f003 0320 	and.w	r3, r3, #32
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d105      	bne.n	80052fa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80052ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052f2:	f003 0301 	and.w	r3, r3, #1
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d005      	beq.n	8005306 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fe:	f043 0208 	orr.w	r2, r3, #8
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800530a:	2b00      	cmp	r3, #0
 800530c:	f000 81f2 	beq.w	80056f4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005310:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005314:	f003 0320 	and.w	r3, r3, #32
 8005318:	2b00      	cmp	r3, #0
 800531a:	d008      	beq.n	800532e <HAL_UART_IRQHandler+0x14e>
 800531c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005320:	f003 0320 	and.w	r3, r3, #32
 8005324:	2b00      	cmp	r3, #0
 8005326:	d002      	beq.n	800532e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f000 fd0c 	bl	8005d46 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005338:	2b40      	cmp	r3, #64	@ 0x40
 800533a:	bf0c      	ite	eq
 800533c:	2301      	moveq	r3, #1
 800533e:	2300      	movne	r3, #0
 8005340:	b2db      	uxtb	r3, r3
 8005342:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800534a:	f003 0308 	and.w	r3, r3, #8
 800534e:	2b00      	cmp	r3, #0
 8005350:	d103      	bne.n	800535a <HAL_UART_IRQHandler+0x17a>
 8005352:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005356:	2b00      	cmp	r3, #0
 8005358:	d04f      	beq.n	80053fa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800535a:	6878      	ldr	r0, [r7, #4]
 800535c:	f000 fc14 	bl	8005b88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	695b      	ldr	r3, [r3, #20]
 8005366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800536a:	2b40      	cmp	r3, #64	@ 0x40
 800536c:	d141      	bne.n	80053f2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	3314      	adds	r3, #20
 8005374:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005378:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800537c:	e853 3f00 	ldrex	r3, [r3]
 8005380:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005384:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005388:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800538c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	3314      	adds	r3, #20
 8005396:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800539a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800539e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053a2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80053a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80053aa:	e841 2300 	strex	r3, r2, [r1]
 80053ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80053b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d1d9      	bne.n	800536e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d013      	beq.n	80053ea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053c6:	4a7e      	ldr	r2, [pc, #504]	@ (80055c0 <HAL_UART_IRQHandler+0x3e0>)
 80053c8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053ce:	4618      	mov	r0, r3
 80053d0:	f7fe f88c 	bl	80034ec <HAL_DMA_Abort_IT>
 80053d4:	4603      	mov	r3, r0
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d016      	beq.n	8005408 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80053e4:	4610      	mov	r0, r2
 80053e6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e8:	e00e      	b.n	8005408 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 f9a8 	bl	8005740 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053f0:	e00a      	b.n	8005408 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 f9a4 	bl	8005740 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053f8:	e006      	b.n	8005408 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f000 f9a0 	bl	8005740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005406:	e175      	b.n	80056f4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005408:	bf00      	nop
    return;
 800540a:	e173      	b.n	80056f4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005410:	2b01      	cmp	r3, #1
 8005412:	f040 814f 	bne.w	80056b4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800541a:	f003 0310 	and.w	r3, r3, #16
 800541e:	2b00      	cmp	r3, #0
 8005420:	f000 8148 	beq.w	80056b4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005424:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005428:	f003 0310 	and.w	r3, r3, #16
 800542c:	2b00      	cmp	r3, #0
 800542e:	f000 8141 	beq.w	80056b4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005432:	2300      	movs	r3, #0
 8005434:	60bb      	str	r3, [r7, #8]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	60bb      	str	r3, [r7, #8]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	60bb      	str	r3, [r7, #8]
 8005446:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	695b      	ldr	r3, [r3, #20]
 800544e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005452:	2b40      	cmp	r3, #64	@ 0x40
 8005454:	f040 80b6 	bne.w	80055c4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005464:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005468:	2b00      	cmp	r3, #0
 800546a:	f000 8145 	beq.w	80056f8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005472:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005476:	429a      	cmp	r2, r3
 8005478:	f080 813e 	bcs.w	80056f8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005482:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005488:	69db      	ldr	r3, [r3, #28]
 800548a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800548e:	f000 8088 	beq.w	80055a2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	330c      	adds	r3, #12
 8005498:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800549c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80054a0:	e853 3f00 	ldrex	r3, [r3]
 80054a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80054a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80054ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	330c      	adds	r3, #12
 80054ba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80054be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80054c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80054ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80054ce:	e841 2300 	strex	r3, r2, [r1]
 80054d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80054d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d1d9      	bne.n	8005492 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	3314      	adds	r3, #20
 80054e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054e8:	e853 3f00 	ldrex	r3, [r3]
 80054ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80054ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80054f0:	f023 0301 	bic.w	r3, r3, #1
 80054f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	3314      	adds	r3, #20
 80054fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005502:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005506:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005508:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800550a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800550e:	e841 2300 	strex	r3, r2, [r1]
 8005512:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005514:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005516:	2b00      	cmp	r3, #0
 8005518:	d1e1      	bne.n	80054de <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	3314      	adds	r3, #20
 8005520:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005522:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005524:	e853 3f00 	ldrex	r3, [r3]
 8005528:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800552a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800552c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005530:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	3314      	adds	r3, #20
 800553a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800553e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005540:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005542:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005544:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005546:	e841 2300 	strex	r3, r2, [r1]
 800554a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800554c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1e3      	bne.n	800551a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2220      	movs	r2, #32
 8005556:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2200      	movs	r2, #0
 800555e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	330c      	adds	r3, #12
 8005566:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005568:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800556a:	e853 3f00 	ldrex	r3, [r3]
 800556e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005570:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005572:	f023 0310 	bic.w	r3, r3, #16
 8005576:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	330c      	adds	r3, #12
 8005580:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005584:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005586:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005588:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800558a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800558c:	e841 2300 	strex	r3, r2, [r1]
 8005590:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005592:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005594:	2b00      	cmp	r3, #0
 8005596:	d1e3      	bne.n	8005560 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800559c:	4618      	mov	r0, r3
 800559e:	f7fd ff35 	bl	800340c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2202      	movs	r2, #2
 80055a6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055b0:	b29b      	uxth	r3, r3
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	4619      	mov	r1, r3
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f7fb fea1 	bl	8001300 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80055be:	e09b      	b.n	80056f8 <HAL_UART_IRQHandler+0x518>
 80055c0:	08005c4f 	.word	0x08005c4f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80055d8:	b29b      	uxth	r3, r3
 80055da:	2b00      	cmp	r3, #0
 80055dc:	f000 808e 	beq.w	80056fc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80055e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f000 8089 	beq.w	80056fc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	330c      	adds	r3, #12
 80055f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055f4:	e853 3f00 	ldrex	r3, [r3]
 80055f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005600:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	330c      	adds	r3, #12
 800560a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800560e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005610:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005612:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005614:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005616:	e841 2300 	strex	r3, r2, [r1]
 800561a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800561c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800561e:	2b00      	cmp	r3, #0
 8005620:	d1e3      	bne.n	80055ea <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	3314      	adds	r3, #20
 8005628:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800562a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800562c:	e853 3f00 	ldrex	r3, [r3]
 8005630:	623b      	str	r3, [r7, #32]
   return(result);
 8005632:	6a3b      	ldr	r3, [r7, #32]
 8005634:	f023 0301 	bic.w	r3, r3, #1
 8005638:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	3314      	adds	r3, #20
 8005642:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005646:	633a      	str	r2, [r7, #48]	@ 0x30
 8005648:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800564a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800564c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800564e:	e841 2300 	strex	r3, r2, [r1]
 8005652:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005656:	2b00      	cmp	r3, #0
 8005658:	d1e3      	bne.n	8005622 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2220      	movs	r2, #32
 800565e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	330c      	adds	r3, #12
 800566e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	e853 3f00 	ldrex	r3, [r3]
 8005676:	60fb      	str	r3, [r7, #12]
   return(result);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f023 0310 	bic.w	r3, r3, #16
 800567e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	330c      	adds	r3, #12
 8005688:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800568c:	61fa      	str	r2, [r7, #28]
 800568e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005690:	69b9      	ldr	r1, [r7, #24]
 8005692:	69fa      	ldr	r2, [r7, #28]
 8005694:	e841 2300 	strex	r3, r2, [r1]
 8005698:	617b      	str	r3, [r7, #20]
   return(result);
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1e3      	bne.n	8005668 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2202      	movs	r2, #2
 80056a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80056a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80056aa:	4619      	mov	r1, r3
 80056ac:	6878      	ldr	r0, [r7, #4]
 80056ae:	f7fb fe27 	bl	8001300 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80056b2:	e023      	b.n	80056fc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80056b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d009      	beq.n	80056d4 <HAL_UART_IRQHandler+0x4f4>
 80056c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d003      	beq.n	80056d4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 fad2 	bl	8005c76 <UART_Transmit_IT>
    return;
 80056d2:	e014      	b.n	80056fe <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80056d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d00e      	beq.n	80056fe <HAL_UART_IRQHandler+0x51e>
 80056e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d008      	beq.n	80056fe <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 fb12 	bl	8005d16 <UART_EndTransmit_IT>
    return;
 80056f2:	e004      	b.n	80056fe <HAL_UART_IRQHandler+0x51e>
    return;
 80056f4:	bf00      	nop
 80056f6:	e002      	b.n	80056fe <HAL_UART_IRQHandler+0x51e>
      return;
 80056f8:	bf00      	nop
 80056fa:	e000      	b.n	80056fe <HAL_UART_IRQHandler+0x51e>
      return;
 80056fc:	bf00      	nop
  }
}
 80056fe:	37e8      	adds	r7, #232	@ 0xe8
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}

08005704 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800570c:	bf00      	nop
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005734:	bf00      	nop
 8005736:	370c      	adds	r7, #12
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005748:	bf00      	nop
 800574a:	370c      	adds	r7, #12
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b09c      	sub	sp, #112	@ 0x70
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005760:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800576c:	2b00      	cmp	r3, #0
 800576e:	d172      	bne.n	8005856 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005770:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005772:	2200      	movs	r2, #0
 8005774:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005776:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	330c      	adds	r3, #12
 800577c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005780:	e853 3f00 	ldrex	r3, [r3]
 8005784:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005786:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005788:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800578c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800578e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	330c      	adds	r3, #12
 8005794:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005796:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005798:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800579c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800579e:	e841 2300 	strex	r3, r2, [r1]
 80057a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80057a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d1e5      	bne.n	8005776 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	3314      	adds	r3, #20
 80057b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057b4:	e853 3f00 	ldrex	r3, [r3]
 80057b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057bc:	f023 0301 	bic.w	r3, r3, #1
 80057c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80057c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	3314      	adds	r3, #20
 80057c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80057ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80057cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057d2:	e841 2300 	strex	r3, r2, [r1]
 80057d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1e5      	bne.n	80057aa <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	3314      	adds	r3, #20
 80057e4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057e8:	e853 3f00 	ldrex	r3, [r3]
 80057ec:	623b      	str	r3, [r7, #32]
   return(result);
 80057ee:	6a3b      	ldr	r3, [r7, #32]
 80057f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80057f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	3314      	adds	r3, #20
 80057fc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80057fe:	633a      	str	r2, [r7, #48]	@ 0x30
 8005800:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005802:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005804:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005806:	e841 2300 	strex	r3, r2, [r1]
 800580a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800580c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1e5      	bne.n	80057de <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005812:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005814:	2220      	movs	r2, #32
 8005816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800581a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800581c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800581e:	2b01      	cmp	r3, #1
 8005820:	d119      	bne.n	8005856 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005822:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	330c      	adds	r3, #12
 8005828:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	e853 3f00 	ldrex	r3, [r3]
 8005830:	60fb      	str	r3, [r7, #12]
   return(result);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	f023 0310 	bic.w	r3, r3, #16
 8005838:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800583a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	330c      	adds	r3, #12
 8005840:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005842:	61fa      	str	r2, [r7, #28]
 8005844:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005846:	69b9      	ldr	r1, [r7, #24]
 8005848:	69fa      	ldr	r2, [r7, #28]
 800584a:	e841 2300 	strex	r3, r2, [r1]
 800584e:	617b      	str	r3, [r7, #20]
   return(result);
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1e5      	bne.n	8005822 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005856:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005858:	2200      	movs	r2, #0
 800585a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800585c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800585e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005860:	2b01      	cmp	r3, #1
 8005862:	d106      	bne.n	8005872 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005864:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005866:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005868:	4619      	mov	r1, r3
 800586a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800586c:	f7fb fd48 	bl	8001300 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005870:	e002      	b.n	8005878 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005872:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005874:	f7ff ff50 	bl	8005718 <HAL_UART_RxCpltCallback>
}
 8005878:	bf00      	nop
 800587a:	3770      	adds	r7, #112	@ 0x70
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800588c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2201      	movs	r2, #1
 8005892:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005898:	2b01      	cmp	r3, #1
 800589a:	d108      	bne.n	80058ae <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80058a0:	085b      	lsrs	r3, r3, #1
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	4619      	mov	r1, r3
 80058a6:	68f8      	ldr	r0, [r7, #12]
 80058a8:	f7fb fd2a 	bl	8001300 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80058ac:	e002      	b.n	80058b4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80058ae:	68f8      	ldr	r0, [r7, #12]
 80058b0:	f7ff ff3c 	bl	800572c <HAL_UART_RxHalfCpltCallback>
}
 80058b4:	bf00      	nop
 80058b6:	3710      	adds	r7, #16
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80058c4:	2300      	movs	r3, #0
 80058c6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058cc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	695b      	ldr	r3, [r3, #20]
 80058d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058d8:	2b80      	cmp	r3, #128	@ 0x80
 80058da:	bf0c      	ite	eq
 80058dc:	2301      	moveq	r3, #1
 80058de:	2300      	movne	r3, #0
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80058ea:	b2db      	uxtb	r3, r3
 80058ec:	2b21      	cmp	r3, #33	@ 0x21
 80058ee:	d108      	bne.n	8005902 <UART_DMAError+0x46>
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d005      	beq.n	8005902 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	2200      	movs	r2, #0
 80058fa:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80058fc:	68b8      	ldr	r0, [r7, #8]
 80058fe:	f000 f91b 	bl	8005b38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	695b      	ldr	r3, [r3, #20]
 8005908:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800590c:	2b40      	cmp	r3, #64	@ 0x40
 800590e:	bf0c      	ite	eq
 8005910:	2301      	moveq	r3, #1
 8005912:	2300      	movne	r3, #0
 8005914:	b2db      	uxtb	r3, r3
 8005916:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b22      	cmp	r3, #34	@ 0x22
 8005922:	d108      	bne.n	8005936 <UART_DMAError+0x7a>
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d005      	beq.n	8005936 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	2200      	movs	r2, #0
 800592e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8005930:	68b8      	ldr	r0, [r7, #8]
 8005932:	f000 f929 	bl	8005b88 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800593a:	f043 0210 	orr.w	r2, r3, #16
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005942:	68b8      	ldr	r0, [r7, #8]
 8005944:	f7ff fefc 	bl	8005740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005948:	bf00      	nop
 800594a:	3710      	adds	r7, #16
 800594c:	46bd      	mov	sp, r7
 800594e:	bd80      	pop	{r7, pc}

08005950 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b086      	sub	sp, #24
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	60b9      	str	r1, [r7, #8]
 800595a:	603b      	str	r3, [r7, #0]
 800595c:	4613      	mov	r3, r2
 800595e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005960:	e03b      	b.n	80059da <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005962:	6a3b      	ldr	r3, [r7, #32]
 8005964:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005968:	d037      	beq.n	80059da <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800596a:	f7fc fd23 	bl	80023b4 <HAL_GetTick>
 800596e:	4602      	mov	r2, r0
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	6a3a      	ldr	r2, [r7, #32]
 8005976:	429a      	cmp	r2, r3
 8005978:	d302      	bcc.n	8005980 <UART_WaitOnFlagUntilTimeout+0x30>
 800597a:	6a3b      	ldr	r3, [r7, #32]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d101      	bne.n	8005984 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e03a      	b.n	80059fa <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	68db      	ldr	r3, [r3, #12]
 800598a:	f003 0304 	and.w	r3, r3, #4
 800598e:	2b00      	cmp	r3, #0
 8005990:	d023      	beq.n	80059da <UART_WaitOnFlagUntilTimeout+0x8a>
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	2b80      	cmp	r3, #128	@ 0x80
 8005996:	d020      	beq.n	80059da <UART_WaitOnFlagUntilTimeout+0x8a>
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	2b40      	cmp	r3, #64	@ 0x40
 800599c:	d01d      	beq.n	80059da <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 0308 	and.w	r3, r3, #8
 80059a8:	2b08      	cmp	r3, #8
 80059aa:	d116      	bne.n	80059da <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80059ac:	2300      	movs	r3, #0
 80059ae:	617b      	str	r3, [r7, #20]
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	617b      	str	r3, [r7, #20]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	617b      	str	r3, [r7, #20]
 80059c0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059c2:	68f8      	ldr	r0, [r7, #12]
 80059c4:	f000 f8e0 	bl	8005b88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2208      	movs	r2, #8
 80059cc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e00f      	b.n	80059fa <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681a      	ldr	r2, [r3, #0]
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	4013      	ands	r3, r2
 80059e4:	68ba      	ldr	r2, [r7, #8]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	bf0c      	ite	eq
 80059ea:	2301      	moveq	r3, #1
 80059ec:	2300      	movne	r3, #0
 80059ee:	b2db      	uxtb	r3, r3
 80059f0:	461a      	mov	r2, r3
 80059f2:	79fb      	ldrb	r3, [r7, #7]
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d0b4      	beq.n	8005962 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3718      	adds	r7, #24
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
	...

08005a04 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b098      	sub	sp, #96	@ 0x60
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	4613      	mov	r3, r2
 8005a10:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005a12:	68ba      	ldr	r2, [r7, #8]
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	88fa      	ldrh	r2, [r7, #6]
 8005a1c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2200      	movs	r2, #0
 8005a22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2222      	movs	r2, #34	@ 0x22
 8005a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a30:	4a3e      	ldr	r2, [pc, #248]	@ (8005b2c <UART_Start_Receive_DMA+0x128>)
 8005a32:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a38:	4a3d      	ldr	r2, [pc, #244]	@ (8005b30 <UART_Start_Receive_DMA+0x12c>)
 8005a3a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a40:	4a3c      	ldr	r2, [pc, #240]	@ (8005b34 <UART_Start_Receive_DMA+0x130>)
 8005a42:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a48:	2200      	movs	r2, #0
 8005a4a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005a4c:	f107 0308 	add.w	r3, r7, #8
 8005a50:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	3304      	adds	r3, #4
 8005a5c:	4619      	mov	r1, r3
 8005a5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	88fb      	ldrh	r3, [r7, #6]
 8005a64:	f7fd fc7a 	bl	800335c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005a68:	2300      	movs	r3, #0
 8005a6a:	613b      	str	r3, [r7, #16]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	613b      	str	r3, [r7, #16]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	613b      	str	r3, [r7, #16]
 8005a7c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d019      	beq.n	8005aba <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	330c      	adds	r3, #12
 8005a8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005a90:	e853 3f00 	ldrex	r3, [r3]
 8005a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	330c      	adds	r3, #12
 8005aa4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005aa6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005aa8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aaa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005aac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005aae:	e841 2300 	strex	r3, r2, [r1]
 8005ab2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005ab4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d1e5      	bne.n	8005a86 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	3314      	adds	r3, #20
 8005ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ac4:	e853 3f00 	ldrex	r3, [r3]
 8005ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005acc:	f043 0301 	orr.w	r3, r3, #1
 8005ad0:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	3314      	adds	r3, #20
 8005ad8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005ada:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005adc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ade:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005ae0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005ae2:	e841 2300 	strex	r3, r2, [r1]
 8005ae6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d1e5      	bne.n	8005aba <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	3314      	adds	r3, #20
 8005af4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	e853 3f00 	ldrex	r3, [r3]
 8005afc:	617b      	str	r3, [r7, #20]
   return(result);
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b04:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	3314      	adds	r3, #20
 8005b0c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005b0e:	627a      	str	r2, [r7, #36]	@ 0x24
 8005b10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b12:	6a39      	ldr	r1, [r7, #32]
 8005b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b16:	e841 2300 	strex	r3, r2, [r1]
 8005b1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b1c:	69fb      	ldr	r3, [r7, #28]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d1e5      	bne.n	8005aee <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005b22:	2300      	movs	r3, #0
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3760      	adds	r7, #96	@ 0x60
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	08005755 	.word	0x08005755
 8005b30:	08005881 	.word	0x08005881
 8005b34:	080058bd 	.word	0x080058bd

08005b38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	b089      	sub	sp, #36	@ 0x24
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	330c      	adds	r3, #12
 8005b46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	e853 3f00 	ldrex	r3, [r3]
 8005b4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005b56:	61fb      	str	r3, [r7, #28]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	330c      	adds	r3, #12
 8005b5e:	69fa      	ldr	r2, [r7, #28]
 8005b60:	61ba      	str	r2, [r7, #24]
 8005b62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b64:	6979      	ldr	r1, [r7, #20]
 8005b66:	69ba      	ldr	r2, [r7, #24]
 8005b68:	e841 2300 	strex	r3, r2, [r1]
 8005b6c:	613b      	str	r3, [r7, #16]
   return(result);
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d1e5      	bne.n	8005b40 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2220      	movs	r2, #32
 8005b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8005b7c:	bf00      	nop
 8005b7e:	3724      	adds	r7, #36	@ 0x24
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b095      	sub	sp, #84	@ 0x54
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	330c      	adds	r3, #12
 8005b96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b9a:	e853 3f00 	ldrex	r3, [r3]
 8005b9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ba6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	330c      	adds	r3, #12
 8005bae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005bb0:	643a      	str	r2, [r7, #64]	@ 0x40
 8005bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005bb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005bb8:	e841 2300 	strex	r3, r2, [r1]
 8005bbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d1e5      	bne.n	8005b90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	3314      	adds	r3, #20
 8005bca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bcc:	6a3b      	ldr	r3, [r7, #32]
 8005bce:	e853 3f00 	ldrex	r3, [r3]
 8005bd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	f023 0301 	bic.w	r3, r3, #1
 8005bda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	3314      	adds	r3, #20
 8005be2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005be4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005be6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bec:	e841 2300 	strex	r3, r2, [r1]
 8005bf0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d1e5      	bne.n	8005bc4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d119      	bne.n	8005c34 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	330c      	adds	r3, #12
 8005c06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	e853 3f00 	ldrex	r3, [r3]
 8005c0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	f023 0310 	bic.w	r3, r3, #16
 8005c16:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	330c      	adds	r3, #12
 8005c1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c20:	61ba      	str	r2, [r7, #24]
 8005c22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c24:	6979      	ldr	r1, [r7, #20]
 8005c26:	69ba      	ldr	r2, [r7, #24]
 8005c28:	e841 2300 	strex	r3, r2, [r1]
 8005c2c:	613b      	str	r3, [r7, #16]
   return(result);
 8005c2e:	693b      	ldr	r3, [r7, #16]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1e5      	bne.n	8005c00 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2220      	movs	r2, #32
 8005c38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005c42:	bf00      	nop
 8005c44:	3754      	adds	r7, #84	@ 0x54
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c4e:	b580      	push	{r7, lr}
 8005c50:	b084      	sub	sp, #16
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c5a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2200      	movs	r2, #0
 8005c66:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c68:	68f8      	ldr	r0, [r7, #12]
 8005c6a:	f7ff fd69 	bl	8005740 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c6e:	bf00      	nop
 8005c70:	3710      	adds	r7, #16
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}

08005c76 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c76:	b480      	push	{r7}
 8005c78:	b085      	sub	sp, #20
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	2b21      	cmp	r3, #33	@ 0x21
 8005c88:	d13e      	bne.n	8005d08 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c92:	d114      	bne.n	8005cbe <UART_Transmit_IT+0x48>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d110      	bne.n	8005cbe <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6a1b      	ldr	r3, [r3, #32]
 8005ca0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	881b      	ldrh	r3, [r3, #0]
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cb0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a1b      	ldr	r3, [r3, #32]
 8005cb6:	1c9a      	adds	r2, r3, #2
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	621a      	str	r2, [r3, #32]
 8005cbc:	e008      	b.n	8005cd0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a1b      	ldr	r3, [r3, #32]
 8005cc2:	1c59      	adds	r1, r3, #1
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	6211      	str	r1, [r2, #32]
 8005cc8:	781a      	ldrb	r2, [r3, #0]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005cd4:	b29b      	uxth	r3, r3
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	4619      	mov	r1, r3
 8005cde:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d10f      	bne.n	8005d04 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68da      	ldr	r2, [r3, #12]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005cf2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68da      	ldr	r2, [r3, #12]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d02:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005d04:	2300      	movs	r3, #0
 8005d06:	e000      	b.n	8005d0a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005d08:	2302      	movs	r3, #2
  }
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3714      	adds	r7, #20
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr

08005d16 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d16:	b580      	push	{r7, lr}
 8005d18:	b082      	sub	sp, #8
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	68da      	ldr	r2, [r3, #12]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d2c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2220      	movs	r2, #32
 8005d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f7ff fce4 	bl	8005704 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d46:	b580      	push	{r7, lr}
 8005d48:	b08c      	sub	sp, #48	@ 0x30
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	2b22      	cmp	r3, #34	@ 0x22
 8005d58:	f040 80ae 	bne.w	8005eb8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d64:	d117      	bne.n	8005d96 <UART_Receive_IT+0x50>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d113      	bne.n	8005d96 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d76:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d84:	b29a      	uxth	r2, r3
 8005d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d88:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d8e:	1c9a      	adds	r2, r3, #2
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	629a      	str	r2, [r3, #40]	@ 0x28
 8005d94:	e026      	b.n	8005de4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005da8:	d007      	beq.n	8005dba <UART_Receive_IT+0x74>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	689b      	ldr	r3, [r3, #8]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d10a      	bne.n	8005dc8 <UART_Receive_IT+0x82>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	691b      	ldr	r3, [r3, #16]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d106      	bne.n	8005dc8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	b2da      	uxtb	r2, r3
 8005dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc4:	701a      	strb	r2, [r3, #0]
 8005dc6:	e008      	b.n	8005dda <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dd4:	b2da      	uxtb	r2, r3
 8005dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dd8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dde:	1c5a      	adds	r2, r3, #1
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	3b01      	subs	r3, #1
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	4619      	mov	r1, r3
 8005df2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d15d      	bne.n	8005eb4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68da      	ldr	r2, [r3, #12]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f022 0220 	bic.w	r2, r2, #32
 8005e06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	68da      	ldr	r2, [r3, #12]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005e16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	695a      	ldr	r2, [r3, #20]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f022 0201 	bic.w	r2, r2, #1
 8005e26:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2220      	movs	r2, #32
 8005e2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e3a:	2b01      	cmp	r3, #1
 8005e3c:	d135      	bne.n	8005eaa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2200      	movs	r2, #0
 8005e42:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	330c      	adds	r3, #12
 8005e4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	e853 3f00 	ldrex	r3, [r3]
 8005e52:	613b      	str	r3, [r7, #16]
   return(result);
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	f023 0310 	bic.w	r3, r3, #16
 8005e5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	330c      	adds	r3, #12
 8005e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e64:	623a      	str	r2, [r7, #32]
 8005e66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e68:	69f9      	ldr	r1, [r7, #28]
 8005e6a:	6a3a      	ldr	r2, [r7, #32]
 8005e6c:	e841 2300 	strex	r3, r2, [r1]
 8005e70:	61bb      	str	r3, [r7, #24]
   return(result);
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1e5      	bne.n	8005e44 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 0310 	and.w	r3, r3, #16
 8005e82:	2b10      	cmp	r3, #16
 8005e84:	d10a      	bne.n	8005e9c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005e86:	2300      	movs	r3, #0
 8005e88:	60fb      	str	r3, [r7, #12]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	60fb      	str	r3, [r7, #12]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	60fb      	str	r3, [r7, #12]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7fb fa2c 	bl	8001300 <HAL_UARTEx_RxEventCallback>
 8005ea8:	e002      	b.n	8005eb0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005eaa:	6878      	ldr	r0, [r7, #4]
 8005eac:	f7ff fc34 	bl	8005718 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	e002      	b.n	8005eba <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	e000      	b.n	8005eba <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005eb8:	2302      	movs	r3, #2
  }
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3730      	adds	r7, #48	@ 0x30
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}
	...

08005ec4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ec4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ec8:	b0c0      	sub	sp, #256	@ 0x100
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	691b      	ldr	r3, [r3, #16]
 8005ed8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee0:	68d9      	ldr	r1, [r3, #12]
 8005ee2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	ea40 0301 	orr.w	r3, r0, r1
 8005eec:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef2:	689a      	ldr	r2, [r3, #8]
 8005ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	431a      	orrs	r2, r3
 8005efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f00:	695b      	ldr	r3, [r3, #20]
 8005f02:	431a      	orrs	r2, r3
 8005f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f08:	69db      	ldr	r3, [r3, #28]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005f1c:	f021 010c 	bic.w	r1, r1, #12
 8005f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005f2a:	430b      	orrs	r3, r1
 8005f2c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005f3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f3e:	6999      	ldr	r1, [r3, #24]
 8005f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	ea40 0301 	orr.w	r3, r0, r1
 8005f4a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f50:	681a      	ldr	r2, [r3, #0]
 8005f52:	4b8f      	ldr	r3, [pc, #572]	@ (8006190 <UART_SetConfig+0x2cc>)
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d005      	beq.n	8005f64 <UART_SetConfig+0xa0>
 8005f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	4b8d      	ldr	r3, [pc, #564]	@ (8006194 <UART_SetConfig+0x2d0>)
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d104      	bne.n	8005f6e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005f64:	f7fe fb30 	bl	80045c8 <HAL_RCC_GetPCLK2Freq>
 8005f68:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005f6c:	e003      	b.n	8005f76 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005f6e:	f7fe fb17 	bl	80045a0 <HAL_RCC_GetPCLK1Freq>
 8005f72:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f7a:	69db      	ldr	r3, [r3, #28]
 8005f7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f80:	f040 810c 	bne.w	800619c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005f84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005f8e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005f92:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005f96:	4622      	mov	r2, r4
 8005f98:	462b      	mov	r3, r5
 8005f9a:	1891      	adds	r1, r2, r2
 8005f9c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005f9e:	415b      	adcs	r3, r3
 8005fa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005fa2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005fa6:	4621      	mov	r1, r4
 8005fa8:	eb12 0801 	adds.w	r8, r2, r1
 8005fac:	4629      	mov	r1, r5
 8005fae:	eb43 0901 	adc.w	r9, r3, r1
 8005fb2:	f04f 0200 	mov.w	r2, #0
 8005fb6:	f04f 0300 	mov.w	r3, #0
 8005fba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005fbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005fc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005fc6:	4690      	mov	r8, r2
 8005fc8:	4699      	mov	r9, r3
 8005fca:	4623      	mov	r3, r4
 8005fcc:	eb18 0303 	adds.w	r3, r8, r3
 8005fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005fd4:	462b      	mov	r3, r5
 8005fd6:	eb49 0303 	adc.w	r3, r9, r3
 8005fda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005fea:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005fee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ff2:	460b      	mov	r3, r1
 8005ff4:	18db      	adds	r3, r3, r3
 8005ff6:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	eb42 0303 	adc.w	r3, r2, r3
 8005ffe:	657b      	str	r3, [r7, #84]	@ 0x54
 8006000:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006004:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006008:	f7fa fe08 	bl	8000c1c <__aeabi_uldivmod>
 800600c:	4602      	mov	r2, r0
 800600e:	460b      	mov	r3, r1
 8006010:	4b61      	ldr	r3, [pc, #388]	@ (8006198 <UART_SetConfig+0x2d4>)
 8006012:	fba3 2302 	umull	r2, r3, r3, r2
 8006016:	095b      	lsrs	r3, r3, #5
 8006018:	011c      	lsls	r4, r3, #4
 800601a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800601e:	2200      	movs	r2, #0
 8006020:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006024:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006028:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800602c:	4642      	mov	r2, r8
 800602e:	464b      	mov	r3, r9
 8006030:	1891      	adds	r1, r2, r2
 8006032:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006034:	415b      	adcs	r3, r3
 8006036:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006038:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800603c:	4641      	mov	r1, r8
 800603e:	eb12 0a01 	adds.w	sl, r2, r1
 8006042:	4649      	mov	r1, r9
 8006044:	eb43 0b01 	adc.w	fp, r3, r1
 8006048:	f04f 0200 	mov.w	r2, #0
 800604c:	f04f 0300 	mov.w	r3, #0
 8006050:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006054:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006058:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800605c:	4692      	mov	sl, r2
 800605e:	469b      	mov	fp, r3
 8006060:	4643      	mov	r3, r8
 8006062:	eb1a 0303 	adds.w	r3, sl, r3
 8006066:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800606a:	464b      	mov	r3, r9
 800606c:	eb4b 0303 	adc.w	r3, fp, r3
 8006070:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006080:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006084:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006088:	460b      	mov	r3, r1
 800608a:	18db      	adds	r3, r3, r3
 800608c:	643b      	str	r3, [r7, #64]	@ 0x40
 800608e:	4613      	mov	r3, r2
 8006090:	eb42 0303 	adc.w	r3, r2, r3
 8006094:	647b      	str	r3, [r7, #68]	@ 0x44
 8006096:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800609a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800609e:	f7fa fdbd 	bl	8000c1c <__aeabi_uldivmod>
 80060a2:	4602      	mov	r2, r0
 80060a4:	460b      	mov	r3, r1
 80060a6:	4611      	mov	r1, r2
 80060a8:	4b3b      	ldr	r3, [pc, #236]	@ (8006198 <UART_SetConfig+0x2d4>)
 80060aa:	fba3 2301 	umull	r2, r3, r3, r1
 80060ae:	095b      	lsrs	r3, r3, #5
 80060b0:	2264      	movs	r2, #100	@ 0x64
 80060b2:	fb02 f303 	mul.w	r3, r2, r3
 80060b6:	1acb      	subs	r3, r1, r3
 80060b8:	00db      	lsls	r3, r3, #3
 80060ba:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80060be:	4b36      	ldr	r3, [pc, #216]	@ (8006198 <UART_SetConfig+0x2d4>)
 80060c0:	fba3 2302 	umull	r2, r3, r3, r2
 80060c4:	095b      	lsrs	r3, r3, #5
 80060c6:	005b      	lsls	r3, r3, #1
 80060c8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80060cc:	441c      	add	r4, r3
 80060ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060d2:	2200      	movs	r2, #0
 80060d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80060d8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80060dc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80060e0:	4642      	mov	r2, r8
 80060e2:	464b      	mov	r3, r9
 80060e4:	1891      	adds	r1, r2, r2
 80060e6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80060e8:	415b      	adcs	r3, r3
 80060ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80060f0:	4641      	mov	r1, r8
 80060f2:	1851      	adds	r1, r2, r1
 80060f4:	6339      	str	r1, [r7, #48]	@ 0x30
 80060f6:	4649      	mov	r1, r9
 80060f8:	414b      	adcs	r3, r1
 80060fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80060fc:	f04f 0200 	mov.w	r2, #0
 8006100:	f04f 0300 	mov.w	r3, #0
 8006104:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006108:	4659      	mov	r1, fp
 800610a:	00cb      	lsls	r3, r1, #3
 800610c:	4651      	mov	r1, sl
 800610e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006112:	4651      	mov	r1, sl
 8006114:	00ca      	lsls	r2, r1, #3
 8006116:	4610      	mov	r0, r2
 8006118:	4619      	mov	r1, r3
 800611a:	4603      	mov	r3, r0
 800611c:	4642      	mov	r2, r8
 800611e:	189b      	adds	r3, r3, r2
 8006120:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006124:	464b      	mov	r3, r9
 8006126:	460a      	mov	r2, r1
 8006128:	eb42 0303 	adc.w	r3, r2, r3
 800612c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006130:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800613c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006140:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006144:	460b      	mov	r3, r1
 8006146:	18db      	adds	r3, r3, r3
 8006148:	62bb      	str	r3, [r7, #40]	@ 0x28
 800614a:	4613      	mov	r3, r2
 800614c:	eb42 0303 	adc.w	r3, r2, r3
 8006150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006152:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006156:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800615a:	f7fa fd5f 	bl	8000c1c <__aeabi_uldivmod>
 800615e:	4602      	mov	r2, r0
 8006160:	460b      	mov	r3, r1
 8006162:	4b0d      	ldr	r3, [pc, #52]	@ (8006198 <UART_SetConfig+0x2d4>)
 8006164:	fba3 1302 	umull	r1, r3, r3, r2
 8006168:	095b      	lsrs	r3, r3, #5
 800616a:	2164      	movs	r1, #100	@ 0x64
 800616c:	fb01 f303 	mul.w	r3, r1, r3
 8006170:	1ad3      	subs	r3, r2, r3
 8006172:	00db      	lsls	r3, r3, #3
 8006174:	3332      	adds	r3, #50	@ 0x32
 8006176:	4a08      	ldr	r2, [pc, #32]	@ (8006198 <UART_SetConfig+0x2d4>)
 8006178:	fba2 2303 	umull	r2, r3, r2, r3
 800617c:	095b      	lsrs	r3, r3, #5
 800617e:	f003 0207 	and.w	r2, r3, #7
 8006182:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4422      	add	r2, r4
 800618a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800618c:	e106      	b.n	800639c <UART_SetConfig+0x4d8>
 800618e:	bf00      	nop
 8006190:	40011000 	.word	0x40011000
 8006194:	40011400 	.word	0x40011400
 8006198:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800619c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061a0:	2200      	movs	r2, #0
 80061a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80061a6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80061aa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80061ae:	4642      	mov	r2, r8
 80061b0:	464b      	mov	r3, r9
 80061b2:	1891      	adds	r1, r2, r2
 80061b4:	6239      	str	r1, [r7, #32]
 80061b6:	415b      	adcs	r3, r3
 80061b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80061ba:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80061be:	4641      	mov	r1, r8
 80061c0:	1854      	adds	r4, r2, r1
 80061c2:	4649      	mov	r1, r9
 80061c4:	eb43 0501 	adc.w	r5, r3, r1
 80061c8:	f04f 0200 	mov.w	r2, #0
 80061cc:	f04f 0300 	mov.w	r3, #0
 80061d0:	00eb      	lsls	r3, r5, #3
 80061d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061d6:	00e2      	lsls	r2, r4, #3
 80061d8:	4614      	mov	r4, r2
 80061da:	461d      	mov	r5, r3
 80061dc:	4643      	mov	r3, r8
 80061de:	18e3      	adds	r3, r4, r3
 80061e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80061e4:	464b      	mov	r3, r9
 80061e6:	eb45 0303 	adc.w	r3, r5, r3
 80061ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80061ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	2200      	movs	r2, #0
 80061f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80061fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80061fe:	f04f 0200 	mov.w	r2, #0
 8006202:	f04f 0300 	mov.w	r3, #0
 8006206:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800620a:	4629      	mov	r1, r5
 800620c:	008b      	lsls	r3, r1, #2
 800620e:	4621      	mov	r1, r4
 8006210:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006214:	4621      	mov	r1, r4
 8006216:	008a      	lsls	r2, r1, #2
 8006218:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800621c:	f7fa fcfe 	bl	8000c1c <__aeabi_uldivmod>
 8006220:	4602      	mov	r2, r0
 8006222:	460b      	mov	r3, r1
 8006224:	4b60      	ldr	r3, [pc, #384]	@ (80063a8 <UART_SetConfig+0x4e4>)
 8006226:	fba3 2302 	umull	r2, r3, r3, r2
 800622a:	095b      	lsrs	r3, r3, #5
 800622c:	011c      	lsls	r4, r3, #4
 800622e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006232:	2200      	movs	r2, #0
 8006234:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006238:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800623c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006240:	4642      	mov	r2, r8
 8006242:	464b      	mov	r3, r9
 8006244:	1891      	adds	r1, r2, r2
 8006246:	61b9      	str	r1, [r7, #24]
 8006248:	415b      	adcs	r3, r3
 800624a:	61fb      	str	r3, [r7, #28]
 800624c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006250:	4641      	mov	r1, r8
 8006252:	1851      	adds	r1, r2, r1
 8006254:	6139      	str	r1, [r7, #16]
 8006256:	4649      	mov	r1, r9
 8006258:	414b      	adcs	r3, r1
 800625a:	617b      	str	r3, [r7, #20]
 800625c:	f04f 0200 	mov.w	r2, #0
 8006260:	f04f 0300 	mov.w	r3, #0
 8006264:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006268:	4659      	mov	r1, fp
 800626a:	00cb      	lsls	r3, r1, #3
 800626c:	4651      	mov	r1, sl
 800626e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006272:	4651      	mov	r1, sl
 8006274:	00ca      	lsls	r2, r1, #3
 8006276:	4610      	mov	r0, r2
 8006278:	4619      	mov	r1, r3
 800627a:	4603      	mov	r3, r0
 800627c:	4642      	mov	r2, r8
 800627e:	189b      	adds	r3, r3, r2
 8006280:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006284:	464b      	mov	r3, r9
 8006286:	460a      	mov	r2, r1
 8006288:	eb42 0303 	adc.w	r3, r2, r3
 800628c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	67bb      	str	r3, [r7, #120]	@ 0x78
 800629a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800629c:	f04f 0200 	mov.w	r2, #0
 80062a0:	f04f 0300 	mov.w	r3, #0
 80062a4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80062a8:	4649      	mov	r1, r9
 80062aa:	008b      	lsls	r3, r1, #2
 80062ac:	4641      	mov	r1, r8
 80062ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062b2:	4641      	mov	r1, r8
 80062b4:	008a      	lsls	r2, r1, #2
 80062b6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80062ba:	f7fa fcaf 	bl	8000c1c <__aeabi_uldivmod>
 80062be:	4602      	mov	r2, r0
 80062c0:	460b      	mov	r3, r1
 80062c2:	4611      	mov	r1, r2
 80062c4:	4b38      	ldr	r3, [pc, #224]	@ (80063a8 <UART_SetConfig+0x4e4>)
 80062c6:	fba3 2301 	umull	r2, r3, r3, r1
 80062ca:	095b      	lsrs	r3, r3, #5
 80062cc:	2264      	movs	r2, #100	@ 0x64
 80062ce:	fb02 f303 	mul.w	r3, r2, r3
 80062d2:	1acb      	subs	r3, r1, r3
 80062d4:	011b      	lsls	r3, r3, #4
 80062d6:	3332      	adds	r3, #50	@ 0x32
 80062d8:	4a33      	ldr	r2, [pc, #204]	@ (80063a8 <UART_SetConfig+0x4e4>)
 80062da:	fba2 2303 	umull	r2, r3, r2, r3
 80062de:	095b      	lsrs	r3, r3, #5
 80062e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80062e4:	441c      	add	r4, r3
 80062e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062ea:	2200      	movs	r2, #0
 80062ec:	673b      	str	r3, [r7, #112]	@ 0x70
 80062ee:	677a      	str	r2, [r7, #116]	@ 0x74
 80062f0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80062f4:	4642      	mov	r2, r8
 80062f6:	464b      	mov	r3, r9
 80062f8:	1891      	adds	r1, r2, r2
 80062fa:	60b9      	str	r1, [r7, #8]
 80062fc:	415b      	adcs	r3, r3
 80062fe:	60fb      	str	r3, [r7, #12]
 8006300:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006304:	4641      	mov	r1, r8
 8006306:	1851      	adds	r1, r2, r1
 8006308:	6039      	str	r1, [r7, #0]
 800630a:	4649      	mov	r1, r9
 800630c:	414b      	adcs	r3, r1
 800630e:	607b      	str	r3, [r7, #4]
 8006310:	f04f 0200 	mov.w	r2, #0
 8006314:	f04f 0300 	mov.w	r3, #0
 8006318:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800631c:	4659      	mov	r1, fp
 800631e:	00cb      	lsls	r3, r1, #3
 8006320:	4651      	mov	r1, sl
 8006322:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006326:	4651      	mov	r1, sl
 8006328:	00ca      	lsls	r2, r1, #3
 800632a:	4610      	mov	r0, r2
 800632c:	4619      	mov	r1, r3
 800632e:	4603      	mov	r3, r0
 8006330:	4642      	mov	r2, r8
 8006332:	189b      	adds	r3, r3, r2
 8006334:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006336:	464b      	mov	r3, r9
 8006338:	460a      	mov	r2, r1
 800633a:	eb42 0303 	adc.w	r3, r2, r3
 800633e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006340:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	663b      	str	r3, [r7, #96]	@ 0x60
 800634a:	667a      	str	r2, [r7, #100]	@ 0x64
 800634c:	f04f 0200 	mov.w	r2, #0
 8006350:	f04f 0300 	mov.w	r3, #0
 8006354:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006358:	4649      	mov	r1, r9
 800635a:	008b      	lsls	r3, r1, #2
 800635c:	4641      	mov	r1, r8
 800635e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006362:	4641      	mov	r1, r8
 8006364:	008a      	lsls	r2, r1, #2
 8006366:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800636a:	f7fa fc57 	bl	8000c1c <__aeabi_uldivmod>
 800636e:	4602      	mov	r2, r0
 8006370:	460b      	mov	r3, r1
 8006372:	4b0d      	ldr	r3, [pc, #52]	@ (80063a8 <UART_SetConfig+0x4e4>)
 8006374:	fba3 1302 	umull	r1, r3, r3, r2
 8006378:	095b      	lsrs	r3, r3, #5
 800637a:	2164      	movs	r1, #100	@ 0x64
 800637c:	fb01 f303 	mul.w	r3, r1, r3
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	011b      	lsls	r3, r3, #4
 8006384:	3332      	adds	r3, #50	@ 0x32
 8006386:	4a08      	ldr	r2, [pc, #32]	@ (80063a8 <UART_SetConfig+0x4e4>)
 8006388:	fba2 2303 	umull	r2, r3, r2, r3
 800638c:	095b      	lsrs	r3, r3, #5
 800638e:	f003 020f 	and.w	r2, r3, #15
 8006392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4422      	add	r2, r4
 800639a:	609a      	str	r2, [r3, #8]
}
 800639c:	bf00      	nop
 800639e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80063a2:	46bd      	mov	sp, r7
 80063a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063a8:	51eb851f 	.word	0x51eb851f

080063ac <atof>:
 80063ac:	2100      	movs	r1, #0
 80063ae:	f000 bea7 	b.w	8007100 <strtod>
	...

080063b4 <std>:
 80063b4:	2300      	movs	r3, #0
 80063b6:	b510      	push	{r4, lr}
 80063b8:	4604      	mov	r4, r0
 80063ba:	e9c0 3300 	strd	r3, r3, [r0]
 80063be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063c2:	6083      	str	r3, [r0, #8]
 80063c4:	8181      	strh	r1, [r0, #12]
 80063c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80063c8:	81c2      	strh	r2, [r0, #14]
 80063ca:	6183      	str	r3, [r0, #24]
 80063cc:	4619      	mov	r1, r3
 80063ce:	2208      	movs	r2, #8
 80063d0:	305c      	adds	r0, #92	@ 0x5c
 80063d2:	f000 febf 	bl	8007154 <memset>
 80063d6:	4b0d      	ldr	r3, [pc, #52]	@ (800640c <std+0x58>)
 80063d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80063da:	4b0d      	ldr	r3, [pc, #52]	@ (8006410 <std+0x5c>)
 80063dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80063de:	4b0d      	ldr	r3, [pc, #52]	@ (8006414 <std+0x60>)
 80063e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80063e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006418 <std+0x64>)
 80063e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80063e6:	4b0d      	ldr	r3, [pc, #52]	@ (800641c <std+0x68>)
 80063e8:	6224      	str	r4, [r4, #32]
 80063ea:	429c      	cmp	r4, r3
 80063ec:	d006      	beq.n	80063fc <std+0x48>
 80063ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80063f2:	4294      	cmp	r4, r2
 80063f4:	d002      	beq.n	80063fc <std+0x48>
 80063f6:	33d0      	adds	r3, #208	@ 0xd0
 80063f8:	429c      	cmp	r4, r3
 80063fa:	d105      	bne.n	8006408 <std+0x54>
 80063fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006404:	f000 beea 	b.w	80071dc <__retarget_lock_init_recursive>
 8006408:	bd10      	pop	{r4, pc}
 800640a:	bf00      	nop
 800640c:	080084b1 	.word	0x080084b1
 8006410:	080084d3 	.word	0x080084d3
 8006414:	0800850b 	.word	0x0800850b
 8006418:	0800852f 	.word	0x0800852f
 800641c:	200004e0 	.word	0x200004e0

08006420 <stdio_exit_handler>:
 8006420:	4a02      	ldr	r2, [pc, #8]	@ (800642c <stdio_exit_handler+0xc>)
 8006422:	4903      	ldr	r1, [pc, #12]	@ (8006430 <stdio_exit_handler+0x10>)
 8006424:	4803      	ldr	r0, [pc, #12]	@ (8006434 <stdio_exit_handler+0x14>)
 8006426:	f000 be77 	b.w	8007118 <_fwalk_sglue>
 800642a:	bf00      	nop
 800642c:	2000005c 	.word	0x2000005c
 8006430:	08007af5 	.word	0x08007af5
 8006434:	200001d8 	.word	0x200001d8

08006438 <cleanup_stdio>:
 8006438:	6841      	ldr	r1, [r0, #4]
 800643a:	4b0c      	ldr	r3, [pc, #48]	@ (800646c <cleanup_stdio+0x34>)
 800643c:	4299      	cmp	r1, r3
 800643e:	b510      	push	{r4, lr}
 8006440:	4604      	mov	r4, r0
 8006442:	d001      	beq.n	8006448 <cleanup_stdio+0x10>
 8006444:	f001 fb56 	bl	8007af4 <_fflush_r>
 8006448:	68a1      	ldr	r1, [r4, #8]
 800644a:	4b09      	ldr	r3, [pc, #36]	@ (8006470 <cleanup_stdio+0x38>)
 800644c:	4299      	cmp	r1, r3
 800644e:	d002      	beq.n	8006456 <cleanup_stdio+0x1e>
 8006450:	4620      	mov	r0, r4
 8006452:	f001 fb4f 	bl	8007af4 <_fflush_r>
 8006456:	68e1      	ldr	r1, [r4, #12]
 8006458:	4b06      	ldr	r3, [pc, #24]	@ (8006474 <cleanup_stdio+0x3c>)
 800645a:	4299      	cmp	r1, r3
 800645c:	d004      	beq.n	8006468 <cleanup_stdio+0x30>
 800645e:	4620      	mov	r0, r4
 8006460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006464:	f001 bb46 	b.w	8007af4 <_fflush_r>
 8006468:	bd10      	pop	{r4, pc}
 800646a:	bf00      	nop
 800646c:	200004e0 	.word	0x200004e0
 8006470:	20000548 	.word	0x20000548
 8006474:	200005b0 	.word	0x200005b0

08006478 <global_stdio_init.part.0>:
 8006478:	b510      	push	{r4, lr}
 800647a:	4b0b      	ldr	r3, [pc, #44]	@ (80064a8 <global_stdio_init.part.0+0x30>)
 800647c:	4c0b      	ldr	r4, [pc, #44]	@ (80064ac <global_stdio_init.part.0+0x34>)
 800647e:	4a0c      	ldr	r2, [pc, #48]	@ (80064b0 <global_stdio_init.part.0+0x38>)
 8006480:	601a      	str	r2, [r3, #0]
 8006482:	4620      	mov	r0, r4
 8006484:	2200      	movs	r2, #0
 8006486:	2104      	movs	r1, #4
 8006488:	f7ff ff94 	bl	80063b4 <std>
 800648c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006490:	2201      	movs	r2, #1
 8006492:	2109      	movs	r1, #9
 8006494:	f7ff ff8e 	bl	80063b4 <std>
 8006498:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800649c:	2202      	movs	r2, #2
 800649e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064a2:	2112      	movs	r1, #18
 80064a4:	f7ff bf86 	b.w	80063b4 <std>
 80064a8:	20000618 	.word	0x20000618
 80064ac:	200004e0 	.word	0x200004e0
 80064b0:	08006421 	.word	0x08006421

080064b4 <__sfp_lock_acquire>:
 80064b4:	4801      	ldr	r0, [pc, #4]	@ (80064bc <__sfp_lock_acquire+0x8>)
 80064b6:	f000 be92 	b.w	80071de <__retarget_lock_acquire_recursive>
 80064ba:	bf00      	nop
 80064bc:	2000061d 	.word	0x2000061d

080064c0 <__sfp_lock_release>:
 80064c0:	4801      	ldr	r0, [pc, #4]	@ (80064c8 <__sfp_lock_release+0x8>)
 80064c2:	f000 be8d 	b.w	80071e0 <__retarget_lock_release_recursive>
 80064c6:	bf00      	nop
 80064c8:	2000061d 	.word	0x2000061d

080064cc <__sinit>:
 80064cc:	b510      	push	{r4, lr}
 80064ce:	4604      	mov	r4, r0
 80064d0:	f7ff fff0 	bl	80064b4 <__sfp_lock_acquire>
 80064d4:	6a23      	ldr	r3, [r4, #32]
 80064d6:	b11b      	cbz	r3, 80064e0 <__sinit+0x14>
 80064d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064dc:	f7ff bff0 	b.w	80064c0 <__sfp_lock_release>
 80064e0:	4b04      	ldr	r3, [pc, #16]	@ (80064f4 <__sinit+0x28>)
 80064e2:	6223      	str	r3, [r4, #32]
 80064e4:	4b04      	ldr	r3, [pc, #16]	@ (80064f8 <__sinit+0x2c>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1f5      	bne.n	80064d8 <__sinit+0xc>
 80064ec:	f7ff ffc4 	bl	8006478 <global_stdio_init.part.0>
 80064f0:	e7f2      	b.n	80064d8 <__sinit+0xc>
 80064f2:	bf00      	nop
 80064f4:	08006439 	.word	0x08006439
 80064f8:	20000618 	.word	0x20000618

080064fc <sulp>:
 80064fc:	b570      	push	{r4, r5, r6, lr}
 80064fe:	4604      	mov	r4, r0
 8006500:	460d      	mov	r5, r1
 8006502:	ec45 4b10 	vmov	d0, r4, r5
 8006506:	4616      	mov	r6, r2
 8006508:	f001 fe94 	bl	8008234 <__ulp>
 800650c:	ec51 0b10 	vmov	r0, r1, d0
 8006510:	b17e      	cbz	r6, 8006532 <sulp+0x36>
 8006512:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006516:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800651a:	2b00      	cmp	r3, #0
 800651c:	dd09      	ble.n	8006532 <sulp+0x36>
 800651e:	051b      	lsls	r3, r3, #20
 8006520:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006524:	2400      	movs	r4, #0
 8006526:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800652a:	4622      	mov	r2, r4
 800652c:	462b      	mov	r3, r5
 800652e:	f7fa f86b 	bl	8000608 <__aeabi_dmul>
 8006532:	ec41 0b10 	vmov	d0, r0, r1
 8006536:	bd70      	pop	{r4, r5, r6, pc}

08006538 <_strtod_l>:
 8006538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800653c:	b09f      	sub	sp, #124	@ 0x7c
 800653e:	460c      	mov	r4, r1
 8006540:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006542:	2200      	movs	r2, #0
 8006544:	921a      	str	r2, [sp, #104]	@ 0x68
 8006546:	9005      	str	r0, [sp, #20]
 8006548:	f04f 0a00 	mov.w	sl, #0
 800654c:	f04f 0b00 	mov.w	fp, #0
 8006550:	460a      	mov	r2, r1
 8006552:	9219      	str	r2, [sp, #100]	@ 0x64
 8006554:	7811      	ldrb	r1, [r2, #0]
 8006556:	292b      	cmp	r1, #43	@ 0x2b
 8006558:	d04a      	beq.n	80065f0 <_strtod_l+0xb8>
 800655a:	d838      	bhi.n	80065ce <_strtod_l+0x96>
 800655c:	290d      	cmp	r1, #13
 800655e:	d832      	bhi.n	80065c6 <_strtod_l+0x8e>
 8006560:	2908      	cmp	r1, #8
 8006562:	d832      	bhi.n	80065ca <_strtod_l+0x92>
 8006564:	2900      	cmp	r1, #0
 8006566:	d03b      	beq.n	80065e0 <_strtod_l+0xa8>
 8006568:	2200      	movs	r2, #0
 800656a:	920e      	str	r2, [sp, #56]	@ 0x38
 800656c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800656e:	782a      	ldrb	r2, [r5, #0]
 8006570:	2a30      	cmp	r2, #48	@ 0x30
 8006572:	f040 80b2 	bne.w	80066da <_strtod_l+0x1a2>
 8006576:	786a      	ldrb	r2, [r5, #1]
 8006578:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800657c:	2a58      	cmp	r2, #88	@ 0x58
 800657e:	d16e      	bne.n	800665e <_strtod_l+0x126>
 8006580:	9302      	str	r3, [sp, #8]
 8006582:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006584:	9301      	str	r3, [sp, #4]
 8006586:	ab1a      	add	r3, sp, #104	@ 0x68
 8006588:	9300      	str	r3, [sp, #0]
 800658a:	4a8f      	ldr	r2, [pc, #572]	@ (80067c8 <_strtod_l+0x290>)
 800658c:	9805      	ldr	r0, [sp, #20]
 800658e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006590:	a919      	add	r1, sp, #100	@ 0x64
 8006592:	f000 fea5 	bl	80072e0 <__gethex>
 8006596:	f010 060f 	ands.w	r6, r0, #15
 800659a:	4604      	mov	r4, r0
 800659c:	d005      	beq.n	80065aa <_strtod_l+0x72>
 800659e:	2e06      	cmp	r6, #6
 80065a0:	d128      	bne.n	80065f4 <_strtod_l+0xbc>
 80065a2:	3501      	adds	r5, #1
 80065a4:	2300      	movs	r3, #0
 80065a6:	9519      	str	r5, [sp, #100]	@ 0x64
 80065a8:	930e      	str	r3, [sp, #56]	@ 0x38
 80065aa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	f040 858e 	bne.w	80070ce <_strtod_l+0xb96>
 80065b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065b4:	b1cb      	cbz	r3, 80065ea <_strtod_l+0xb2>
 80065b6:	4652      	mov	r2, sl
 80065b8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80065bc:	ec43 2b10 	vmov	d0, r2, r3
 80065c0:	b01f      	add	sp, #124	@ 0x7c
 80065c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065c6:	2920      	cmp	r1, #32
 80065c8:	d1ce      	bne.n	8006568 <_strtod_l+0x30>
 80065ca:	3201      	adds	r2, #1
 80065cc:	e7c1      	b.n	8006552 <_strtod_l+0x1a>
 80065ce:	292d      	cmp	r1, #45	@ 0x2d
 80065d0:	d1ca      	bne.n	8006568 <_strtod_l+0x30>
 80065d2:	2101      	movs	r1, #1
 80065d4:	910e      	str	r1, [sp, #56]	@ 0x38
 80065d6:	1c51      	adds	r1, r2, #1
 80065d8:	9119      	str	r1, [sp, #100]	@ 0x64
 80065da:	7852      	ldrb	r2, [r2, #1]
 80065dc:	2a00      	cmp	r2, #0
 80065de:	d1c5      	bne.n	800656c <_strtod_l+0x34>
 80065e0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80065e2:	9419      	str	r4, [sp, #100]	@ 0x64
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	f040 8570 	bne.w	80070ca <_strtod_l+0xb92>
 80065ea:	4652      	mov	r2, sl
 80065ec:	465b      	mov	r3, fp
 80065ee:	e7e5      	b.n	80065bc <_strtod_l+0x84>
 80065f0:	2100      	movs	r1, #0
 80065f2:	e7ef      	b.n	80065d4 <_strtod_l+0x9c>
 80065f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80065f6:	b13a      	cbz	r2, 8006608 <_strtod_l+0xd0>
 80065f8:	2135      	movs	r1, #53	@ 0x35
 80065fa:	a81c      	add	r0, sp, #112	@ 0x70
 80065fc:	f001 ff14 	bl	8008428 <__copybits>
 8006600:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006602:	9805      	ldr	r0, [sp, #20]
 8006604:	f001 faea 	bl	8007bdc <_Bfree>
 8006608:	3e01      	subs	r6, #1
 800660a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800660c:	2e04      	cmp	r6, #4
 800660e:	d806      	bhi.n	800661e <_strtod_l+0xe6>
 8006610:	e8df f006 	tbb	[pc, r6]
 8006614:	201d0314 	.word	0x201d0314
 8006618:	14          	.byte	0x14
 8006619:	00          	.byte	0x00
 800661a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800661e:	05e1      	lsls	r1, r4, #23
 8006620:	bf48      	it	mi
 8006622:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006626:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800662a:	0d1b      	lsrs	r3, r3, #20
 800662c:	051b      	lsls	r3, r3, #20
 800662e:	2b00      	cmp	r3, #0
 8006630:	d1bb      	bne.n	80065aa <_strtod_l+0x72>
 8006632:	f000 fda9 	bl	8007188 <__errno>
 8006636:	2322      	movs	r3, #34	@ 0x22
 8006638:	6003      	str	r3, [r0, #0]
 800663a:	e7b6      	b.n	80065aa <_strtod_l+0x72>
 800663c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006640:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006644:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006648:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800664c:	e7e7      	b.n	800661e <_strtod_l+0xe6>
 800664e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80067d0 <_strtod_l+0x298>
 8006652:	e7e4      	b.n	800661e <_strtod_l+0xe6>
 8006654:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006658:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800665c:	e7df      	b.n	800661e <_strtod_l+0xe6>
 800665e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006660:	1c5a      	adds	r2, r3, #1
 8006662:	9219      	str	r2, [sp, #100]	@ 0x64
 8006664:	785b      	ldrb	r3, [r3, #1]
 8006666:	2b30      	cmp	r3, #48	@ 0x30
 8006668:	d0f9      	beq.n	800665e <_strtod_l+0x126>
 800666a:	2b00      	cmp	r3, #0
 800666c:	d09d      	beq.n	80065aa <_strtod_l+0x72>
 800666e:	2301      	movs	r3, #1
 8006670:	2700      	movs	r7, #0
 8006672:	9308      	str	r3, [sp, #32]
 8006674:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006676:	930c      	str	r3, [sp, #48]	@ 0x30
 8006678:	970b      	str	r7, [sp, #44]	@ 0x2c
 800667a:	46b9      	mov	r9, r7
 800667c:	220a      	movs	r2, #10
 800667e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006680:	7805      	ldrb	r5, [r0, #0]
 8006682:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006686:	b2d9      	uxtb	r1, r3
 8006688:	2909      	cmp	r1, #9
 800668a:	d928      	bls.n	80066de <_strtod_l+0x1a6>
 800668c:	494f      	ldr	r1, [pc, #316]	@ (80067cc <_strtod_l+0x294>)
 800668e:	2201      	movs	r2, #1
 8006690:	f000 fd68 	bl	8007164 <strncmp>
 8006694:	2800      	cmp	r0, #0
 8006696:	d032      	beq.n	80066fe <_strtod_l+0x1c6>
 8006698:	2000      	movs	r0, #0
 800669a:	462a      	mov	r2, r5
 800669c:	900a      	str	r0, [sp, #40]	@ 0x28
 800669e:	464d      	mov	r5, r9
 80066a0:	4603      	mov	r3, r0
 80066a2:	2a65      	cmp	r2, #101	@ 0x65
 80066a4:	d001      	beq.n	80066aa <_strtod_l+0x172>
 80066a6:	2a45      	cmp	r2, #69	@ 0x45
 80066a8:	d114      	bne.n	80066d4 <_strtod_l+0x19c>
 80066aa:	b91d      	cbnz	r5, 80066b4 <_strtod_l+0x17c>
 80066ac:	9a08      	ldr	r2, [sp, #32]
 80066ae:	4302      	orrs	r2, r0
 80066b0:	d096      	beq.n	80065e0 <_strtod_l+0xa8>
 80066b2:	2500      	movs	r5, #0
 80066b4:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80066b6:	1c62      	adds	r2, r4, #1
 80066b8:	9219      	str	r2, [sp, #100]	@ 0x64
 80066ba:	7862      	ldrb	r2, [r4, #1]
 80066bc:	2a2b      	cmp	r2, #43	@ 0x2b
 80066be:	d07a      	beq.n	80067b6 <_strtod_l+0x27e>
 80066c0:	2a2d      	cmp	r2, #45	@ 0x2d
 80066c2:	d07e      	beq.n	80067c2 <_strtod_l+0x28a>
 80066c4:	f04f 0c00 	mov.w	ip, #0
 80066c8:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80066cc:	2909      	cmp	r1, #9
 80066ce:	f240 8085 	bls.w	80067dc <_strtod_l+0x2a4>
 80066d2:	9419      	str	r4, [sp, #100]	@ 0x64
 80066d4:	f04f 0800 	mov.w	r8, #0
 80066d8:	e0a5      	b.n	8006826 <_strtod_l+0x2ee>
 80066da:	2300      	movs	r3, #0
 80066dc:	e7c8      	b.n	8006670 <_strtod_l+0x138>
 80066de:	f1b9 0f08 	cmp.w	r9, #8
 80066e2:	bfd8      	it	le
 80066e4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80066e6:	f100 0001 	add.w	r0, r0, #1
 80066ea:	bfda      	itte	le
 80066ec:	fb02 3301 	mlale	r3, r2, r1, r3
 80066f0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80066f2:	fb02 3707 	mlagt	r7, r2, r7, r3
 80066f6:	f109 0901 	add.w	r9, r9, #1
 80066fa:	9019      	str	r0, [sp, #100]	@ 0x64
 80066fc:	e7bf      	b.n	800667e <_strtod_l+0x146>
 80066fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006700:	1c5a      	adds	r2, r3, #1
 8006702:	9219      	str	r2, [sp, #100]	@ 0x64
 8006704:	785a      	ldrb	r2, [r3, #1]
 8006706:	f1b9 0f00 	cmp.w	r9, #0
 800670a:	d03b      	beq.n	8006784 <_strtod_l+0x24c>
 800670c:	900a      	str	r0, [sp, #40]	@ 0x28
 800670e:	464d      	mov	r5, r9
 8006710:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006714:	2b09      	cmp	r3, #9
 8006716:	d912      	bls.n	800673e <_strtod_l+0x206>
 8006718:	2301      	movs	r3, #1
 800671a:	e7c2      	b.n	80066a2 <_strtod_l+0x16a>
 800671c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800671e:	1c5a      	adds	r2, r3, #1
 8006720:	9219      	str	r2, [sp, #100]	@ 0x64
 8006722:	785a      	ldrb	r2, [r3, #1]
 8006724:	3001      	adds	r0, #1
 8006726:	2a30      	cmp	r2, #48	@ 0x30
 8006728:	d0f8      	beq.n	800671c <_strtod_l+0x1e4>
 800672a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800672e:	2b08      	cmp	r3, #8
 8006730:	f200 84d2 	bhi.w	80070d8 <_strtod_l+0xba0>
 8006734:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006736:	900a      	str	r0, [sp, #40]	@ 0x28
 8006738:	2000      	movs	r0, #0
 800673a:	930c      	str	r3, [sp, #48]	@ 0x30
 800673c:	4605      	mov	r5, r0
 800673e:	3a30      	subs	r2, #48	@ 0x30
 8006740:	f100 0301 	add.w	r3, r0, #1
 8006744:	d018      	beq.n	8006778 <_strtod_l+0x240>
 8006746:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006748:	4419      	add	r1, r3
 800674a:	910a      	str	r1, [sp, #40]	@ 0x28
 800674c:	462e      	mov	r6, r5
 800674e:	f04f 0e0a 	mov.w	lr, #10
 8006752:	1c71      	adds	r1, r6, #1
 8006754:	eba1 0c05 	sub.w	ip, r1, r5
 8006758:	4563      	cmp	r3, ip
 800675a:	dc15      	bgt.n	8006788 <_strtod_l+0x250>
 800675c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8006760:	182b      	adds	r3, r5, r0
 8006762:	2b08      	cmp	r3, #8
 8006764:	f105 0501 	add.w	r5, r5, #1
 8006768:	4405      	add	r5, r0
 800676a:	dc1a      	bgt.n	80067a2 <_strtod_l+0x26a>
 800676c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800676e:	230a      	movs	r3, #10
 8006770:	fb03 2301 	mla	r3, r3, r1, r2
 8006774:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006776:	2300      	movs	r3, #0
 8006778:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800677a:	1c51      	adds	r1, r2, #1
 800677c:	9119      	str	r1, [sp, #100]	@ 0x64
 800677e:	7852      	ldrb	r2, [r2, #1]
 8006780:	4618      	mov	r0, r3
 8006782:	e7c5      	b.n	8006710 <_strtod_l+0x1d8>
 8006784:	4648      	mov	r0, r9
 8006786:	e7ce      	b.n	8006726 <_strtod_l+0x1ee>
 8006788:	2e08      	cmp	r6, #8
 800678a:	dc05      	bgt.n	8006798 <_strtod_l+0x260>
 800678c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800678e:	fb0e f606 	mul.w	r6, lr, r6
 8006792:	960b      	str	r6, [sp, #44]	@ 0x2c
 8006794:	460e      	mov	r6, r1
 8006796:	e7dc      	b.n	8006752 <_strtod_l+0x21a>
 8006798:	2910      	cmp	r1, #16
 800679a:	bfd8      	it	le
 800679c:	fb0e f707 	mulle.w	r7, lr, r7
 80067a0:	e7f8      	b.n	8006794 <_strtod_l+0x25c>
 80067a2:	2b0f      	cmp	r3, #15
 80067a4:	bfdc      	itt	le
 80067a6:	230a      	movle	r3, #10
 80067a8:	fb03 2707 	mlale	r7, r3, r7, r2
 80067ac:	e7e3      	b.n	8006776 <_strtod_l+0x23e>
 80067ae:	2300      	movs	r3, #0
 80067b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80067b2:	2301      	movs	r3, #1
 80067b4:	e77a      	b.n	80066ac <_strtod_l+0x174>
 80067b6:	f04f 0c00 	mov.w	ip, #0
 80067ba:	1ca2      	adds	r2, r4, #2
 80067bc:	9219      	str	r2, [sp, #100]	@ 0x64
 80067be:	78a2      	ldrb	r2, [r4, #2]
 80067c0:	e782      	b.n	80066c8 <_strtod_l+0x190>
 80067c2:	f04f 0c01 	mov.w	ip, #1
 80067c6:	e7f8      	b.n	80067ba <_strtod_l+0x282>
 80067c8:	0800914c 	.word	0x0800914c
 80067cc:	08008fd0 	.word	0x08008fd0
 80067d0:	7ff00000 	.word	0x7ff00000
 80067d4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80067d6:	1c51      	adds	r1, r2, #1
 80067d8:	9119      	str	r1, [sp, #100]	@ 0x64
 80067da:	7852      	ldrb	r2, [r2, #1]
 80067dc:	2a30      	cmp	r2, #48	@ 0x30
 80067de:	d0f9      	beq.n	80067d4 <_strtod_l+0x29c>
 80067e0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80067e4:	2908      	cmp	r1, #8
 80067e6:	f63f af75 	bhi.w	80066d4 <_strtod_l+0x19c>
 80067ea:	3a30      	subs	r2, #48	@ 0x30
 80067ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80067ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80067f0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80067f2:	f04f 080a 	mov.w	r8, #10
 80067f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80067f8:	1c56      	adds	r6, r2, #1
 80067fa:	9619      	str	r6, [sp, #100]	@ 0x64
 80067fc:	7852      	ldrb	r2, [r2, #1]
 80067fe:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006802:	f1be 0f09 	cmp.w	lr, #9
 8006806:	d939      	bls.n	800687c <_strtod_l+0x344>
 8006808:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800680a:	1a76      	subs	r6, r6, r1
 800680c:	2e08      	cmp	r6, #8
 800680e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006812:	dc03      	bgt.n	800681c <_strtod_l+0x2e4>
 8006814:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006816:	4588      	cmp	r8, r1
 8006818:	bfa8      	it	ge
 800681a:	4688      	movge	r8, r1
 800681c:	f1bc 0f00 	cmp.w	ip, #0
 8006820:	d001      	beq.n	8006826 <_strtod_l+0x2ee>
 8006822:	f1c8 0800 	rsb	r8, r8, #0
 8006826:	2d00      	cmp	r5, #0
 8006828:	d14e      	bne.n	80068c8 <_strtod_l+0x390>
 800682a:	9908      	ldr	r1, [sp, #32]
 800682c:	4308      	orrs	r0, r1
 800682e:	f47f aebc 	bne.w	80065aa <_strtod_l+0x72>
 8006832:	2b00      	cmp	r3, #0
 8006834:	f47f aed4 	bne.w	80065e0 <_strtod_l+0xa8>
 8006838:	2a69      	cmp	r2, #105	@ 0x69
 800683a:	d028      	beq.n	800688e <_strtod_l+0x356>
 800683c:	dc25      	bgt.n	800688a <_strtod_l+0x352>
 800683e:	2a49      	cmp	r2, #73	@ 0x49
 8006840:	d025      	beq.n	800688e <_strtod_l+0x356>
 8006842:	2a4e      	cmp	r2, #78	@ 0x4e
 8006844:	f47f aecc 	bne.w	80065e0 <_strtod_l+0xa8>
 8006848:	499a      	ldr	r1, [pc, #616]	@ (8006ab4 <_strtod_l+0x57c>)
 800684a:	a819      	add	r0, sp, #100	@ 0x64
 800684c:	f000 ff6a 	bl	8007724 <__match>
 8006850:	2800      	cmp	r0, #0
 8006852:	f43f aec5 	beq.w	80065e0 <_strtod_l+0xa8>
 8006856:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	2b28      	cmp	r3, #40	@ 0x28
 800685c:	d12e      	bne.n	80068bc <_strtod_l+0x384>
 800685e:	4996      	ldr	r1, [pc, #600]	@ (8006ab8 <_strtod_l+0x580>)
 8006860:	aa1c      	add	r2, sp, #112	@ 0x70
 8006862:	a819      	add	r0, sp, #100	@ 0x64
 8006864:	f000 ff72 	bl	800774c <__hexnan>
 8006868:	2805      	cmp	r0, #5
 800686a:	d127      	bne.n	80068bc <_strtod_l+0x384>
 800686c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800686e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006872:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006876:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800687a:	e696      	b.n	80065aa <_strtod_l+0x72>
 800687c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800687e:	fb08 2101 	mla	r1, r8, r1, r2
 8006882:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006886:	9209      	str	r2, [sp, #36]	@ 0x24
 8006888:	e7b5      	b.n	80067f6 <_strtod_l+0x2be>
 800688a:	2a6e      	cmp	r2, #110	@ 0x6e
 800688c:	e7da      	b.n	8006844 <_strtod_l+0x30c>
 800688e:	498b      	ldr	r1, [pc, #556]	@ (8006abc <_strtod_l+0x584>)
 8006890:	a819      	add	r0, sp, #100	@ 0x64
 8006892:	f000 ff47 	bl	8007724 <__match>
 8006896:	2800      	cmp	r0, #0
 8006898:	f43f aea2 	beq.w	80065e0 <_strtod_l+0xa8>
 800689c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800689e:	4988      	ldr	r1, [pc, #544]	@ (8006ac0 <_strtod_l+0x588>)
 80068a0:	3b01      	subs	r3, #1
 80068a2:	a819      	add	r0, sp, #100	@ 0x64
 80068a4:	9319      	str	r3, [sp, #100]	@ 0x64
 80068a6:	f000 ff3d 	bl	8007724 <__match>
 80068aa:	b910      	cbnz	r0, 80068b2 <_strtod_l+0x37a>
 80068ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80068ae:	3301      	adds	r3, #1
 80068b0:	9319      	str	r3, [sp, #100]	@ 0x64
 80068b2:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8006ad0 <_strtod_l+0x598>
 80068b6:	f04f 0a00 	mov.w	sl, #0
 80068ba:	e676      	b.n	80065aa <_strtod_l+0x72>
 80068bc:	4881      	ldr	r0, [pc, #516]	@ (8006ac4 <_strtod_l+0x58c>)
 80068be:	f000 fc9f 	bl	8007200 <nan>
 80068c2:	ec5b ab10 	vmov	sl, fp, d0
 80068c6:	e670      	b.n	80065aa <_strtod_l+0x72>
 80068c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068ca:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80068cc:	eba8 0303 	sub.w	r3, r8, r3
 80068d0:	f1b9 0f00 	cmp.w	r9, #0
 80068d4:	bf08      	it	eq
 80068d6:	46a9      	moveq	r9, r5
 80068d8:	2d10      	cmp	r5, #16
 80068da:	9309      	str	r3, [sp, #36]	@ 0x24
 80068dc:	462c      	mov	r4, r5
 80068de:	bfa8      	it	ge
 80068e0:	2410      	movge	r4, #16
 80068e2:	f7f9 fe17 	bl	8000514 <__aeabi_ui2d>
 80068e6:	2d09      	cmp	r5, #9
 80068e8:	4682      	mov	sl, r0
 80068ea:	468b      	mov	fp, r1
 80068ec:	dc13      	bgt.n	8006916 <_strtod_l+0x3de>
 80068ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	f43f ae5a 	beq.w	80065aa <_strtod_l+0x72>
 80068f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068f8:	dd78      	ble.n	80069ec <_strtod_l+0x4b4>
 80068fa:	2b16      	cmp	r3, #22
 80068fc:	dc5f      	bgt.n	80069be <_strtod_l+0x486>
 80068fe:	4972      	ldr	r1, [pc, #456]	@ (8006ac8 <_strtod_l+0x590>)
 8006900:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006904:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006908:	4652      	mov	r2, sl
 800690a:	465b      	mov	r3, fp
 800690c:	f7f9 fe7c 	bl	8000608 <__aeabi_dmul>
 8006910:	4682      	mov	sl, r0
 8006912:	468b      	mov	fp, r1
 8006914:	e649      	b.n	80065aa <_strtod_l+0x72>
 8006916:	4b6c      	ldr	r3, [pc, #432]	@ (8006ac8 <_strtod_l+0x590>)
 8006918:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800691c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006920:	f7f9 fe72 	bl	8000608 <__aeabi_dmul>
 8006924:	4682      	mov	sl, r0
 8006926:	4638      	mov	r0, r7
 8006928:	468b      	mov	fp, r1
 800692a:	f7f9 fdf3 	bl	8000514 <__aeabi_ui2d>
 800692e:	4602      	mov	r2, r0
 8006930:	460b      	mov	r3, r1
 8006932:	4650      	mov	r0, sl
 8006934:	4659      	mov	r1, fp
 8006936:	f7f9 fcb1 	bl	800029c <__adddf3>
 800693a:	2d0f      	cmp	r5, #15
 800693c:	4682      	mov	sl, r0
 800693e:	468b      	mov	fp, r1
 8006940:	ddd5      	ble.n	80068ee <_strtod_l+0x3b6>
 8006942:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006944:	1b2c      	subs	r4, r5, r4
 8006946:	441c      	add	r4, r3
 8006948:	2c00      	cmp	r4, #0
 800694a:	f340 8093 	ble.w	8006a74 <_strtod_l+0x53c>
 800694e:	f014 030f 	ands.w	r3, r4, #15
 8006952:	d00a      	beq.n	800696a <_strtod_l+0x432>
 8006954:	495c      	ldr	r1, [pc, #368]	@ (8006ac8 <_strtod_l+0x590>)
 8006956:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800695a:	4652      	mov	r2, sl
 800695c:	465b      	mov	r3, fp
 800695e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006962:	f7f9 fe51 	bl	8000608 <__aeabi_dmul>
 8006966:	4682      	mov	sl, r0
 8006968:	468b      	mov	fp, r1
 800696a:	f034 040f 	bics.w	r4, r4, #15
 800696e:	d073      	beq.n	8006a58 <_strtod_l+0x520>
 8006970:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006974:	dd49      	ble.n	8006a0a <_strtod_l+0x4d2>
 8006976:	2400      	movs	r4, #0
 8006978:	46a0      	mov	r8, r4
 800697a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800697c:	46a1      	mov	r9, r4
 800697e:	9a05      	ldr	r2, [sp, #20]
 8006980:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8006ad0 <_strtod_l+0x598>
 8006984:	2322      	movs	r3, #34	@ 0x22
 8006986:	6013      	str	r3, [r2, #0]
 8006988:	f04f 0a00 	mov.w	sl, #0
 800698c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800698e:	2b00      	cmp	r3, #0
 8006990:	f43f ae0b 	beq.w	80065aa <_strtod_l+0x72>
 8006994:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006996:	9805      	ldr	r0, [sp, #20]
 8006998:	f001 f920 	bl	8007bdc <_Bfree>
 800699c:	9805      	ldr	r0, [sp, #20]
 800699e:	4649      	mov	r1, r9
 80069a0:	f001 f91c 	bl	8007bdc <_Bfree>
 80069a4:	9805      	ldr	r0, [sp, #20]
 80069a6:	4641      	mov	r1, r8
 80069a8:	f001 f918 	bl	8007bdc <_Bfree>
 80069ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80069ae:	9805      	ldr	r0, [sp, #20]
 80069b0:	f001 f914 	bl	8007bdc <_Bfree>
 80069b4:	9805      	ldr	r0, [sp, #20]
 80069b6:	4621      	mov	r1, r4
 80069b8:	f001 f910 	bl	8007bdc <_Bfree>
 80069bc:	e5f5      	b.n	80065aa <_strtod_l+0x72>
 80069be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069c0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80069c4:	4293      	cmp	r3, r2
 80069c6:	dbbc      	blt.n	8006942 <_strtod_l+0x40a>
 80069c8:	4c3f      	ldr	r4, [pc, #252]	@ (8006ac8 <_strtod_l+0x590>)
 80069ca:	f1c5 050f 	rsb	r5, r5, #15
 80069ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80069d2:	4652      	mov	r2, sl
 80069d4:	465b      	mov	r3, fp
 80069d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80069da:	f7f9 fe15 	bl	8000608 <__aeabi_dmul>
 80069de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069e0:	1b5d      	subs	r5, r3, r5
 80069e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80069e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80069ea:	e78f      	b.n	800690c <_strtod_l+0x3d4>
 80069ec:	3316      	adds	r3, #22
 80069ee:	dba8      	blt.n	8006942 <_strtod_l+0x40a>
 80069f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069f2:	eba3 0808 	sub.w	r8, r3, r8
 80069f6:	4b34      	ldr	r3, [pc, #208]	@ (8006ac8 <_strtod_l+0x590>)
 80069f8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80069fc:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006a00:	4650      	mov	r0, sl
 8006a02:	4659      	mov	r1, fp
 8006a04:	f7f9 ff2a 	bl	800085c <__aeabi_ddiv>
 8006a08:	e782      	b.n	8006910 <_strtod_l+0x3d8>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	4f2f      	ldr	r7, [pc, #188]	@ (8006acc <_strtod_l+0x594>)
 8006a0e:	1124      	asrs	r4, r4, #4
 8006a10:	4650      	mov	r0, sl
 8006a12:	4659      	mov	r1, fp
 8006a14:	461e      	mov	r6, r3
 8006a16:	2c01      	cmp	r4, #1
 8006a18:	dc21      	bgt.n	8006a5e <_strtod_l+0x526>
 8006a1a:	b10b      	cbz	r3, 8006a20 <_strtod_l+0x4e8>
 8006a1c:	4682      	mov	sl, r0
 8006a1e:	468b      	mov	fp, r1
 8006a20:	492a      	ldr	r1, [pc, #168]	@ (8006acc <_strtod_l+0x594>)
 8006a22:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006a26:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006a2a:	4652      	mov	r2, sl
 8006a2c:	465b      	mov	r3, fp
 8006a2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a32:	f7f9 fde9 	bl	8000608 <__aeabi_dmul>
 8006a36:	4b26      	ldr	r3, [pc, #152]	@ (8006ad0 <_strtod_l+0x598>)
 8006a38:	460a      	mov	r2, r1
 8006a3a:	400b      	ands	r3, r1
 8006a3c:	4925      	ldr	r1, [pc, #148]	@ (8006ad4 <_strtod_l+0x59c>)
 8006a3e:	428b      	cmp	r3, r1
 8006a40:	4682      	mov	sl, r0
 8006a42:	d898      	bhi.n	8006976 <_strtod_l+0x43e>
 8006a44:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006a48:	428b      	cmp	r3, r1
 8006a4a:	bf86      	itte	hi
 8006a4c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8006ad8 <_strtod_l+0x5a0>
 8006a50:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8006a54:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006a58:	2300      	movs	r3, #0
 8006a5a:	9308      	str	r3, [sp, #32]
 8006a5c:	e076      	b.n	8006b4c <_strtod_l+0x614>
 8006a5e:	07e2      	lsls	r2, r4, #31
 8006a60:	d504      	bpl.n	8006a6c <_strtod_l+0x534>
 8006a62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a66:	f7f9 fdcf 	bl	8000608 <__aeabi_dmul>
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	3601      	adds	r6, #1
 8006a6e:	1064      	asrs	r4, r4, #1
 8006a70:	3708      	adds	r7, #8
 8006a72:	e7d0      	b.n	8006a16 <_strtod_l+0x4de>
 8006a74:	d0f0      	beq.n	8006a58 <_strtod_l+0x520>
 8006a76:	4264      	negs	r4, r4
 8006a78:	f014 020f 	ands.w	r2, r4, #15
 8006a7c:	d00a      	beq.n	8006a94 <_strtod_l+0x55c>
 8006a7e:	4b12      	ldr	r3, [pc, #72]	@ (8006ac8 <_strtod_l+0x590>)
 8006a80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a84:	4650      	mov	r0, sl
 8006a86:	4659      	mov	r1, fp
 8006a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a8c:	f7f9 fee6 	bl	800085c <__aeabi_ddiv>
 8006a90:	4682      	mov	sl, r0
 8006a92:	468b      	mov	fp, r1
 8006a94:	1124      	asrs	r4, r4, #4
 8006a96:	d0df      	beq.n	8006a58 <_strtod_l+0x520>
 8006a98:	2c1f      	cmp	r4, #31
 8006a9a:	dd1f      	ble.n	8006adc <_strtod_l+0x5a4>
 8006a9c:	2400      	movs	r4, #0
 8006a9e:	46a0      	mov	r8, r4
 8006aa0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006aa2:	46a1      	mov	r9, r4
 8006aa4:	9a05      	ldr	r2, [sp, #20]
 8006aa6:	2322      	movs	r3, #34	@ 0x22
 8006aa8:	f04f 0a00 	mov.w	sl, #0
 8006aac:	f04f 0b00 	mov.w	fp, #0
 8006ab0:	6013      	str	r3, [r2, #0]
 8006ab2:	e76b      	b.n	800698c <_strtod_l+0x454>
 8006ab4:	08008fdb 	.word	0x08008fdb
 8006ab8:	08009138 	.word	0x08009138
 8006abc:	08008fd2 	.word	0x08008fd2
 8006ac0:	08008fd5 	.word	0x08008fd5
 8006ac4:	08009102 	.word	0x08009102
 8006ac8:	080092c0 	.word	0x080092c0
 8006acc:	08009298 	.word	0x08009298
 8006ad0:	7ff00000 	.word	0x7ff00000
 8006ad4:	7ca00000 	.word	0x7ca00000
 8006ad8:	7fefffff 	.word	0x7fefffff
 8006adc:	f014 0310 	ands.w	r3, r4, #16
 8006ae0:	bf18      	it	ne
 8006ae2:	236a      	movne	r3, #106	@ 0x6a
 8006ae4:	4ea9      	ldr	r6, [pc, #676]	@ (8006d8c <_strtod_l+0x854>)
 8006ae6:	9308      	str	r3, [sp, #32]
 8006ae8:	4650      	mov	r0, sl
 8006aea:	4659      	mov	r1, fp
 8006aec:	2300      	movs	r3, #0
 8006aee:	07e7      	lsls	r7, r4, #31
 8006af0:	d504      	bpl.n	8006afc <_strtod_l+0x5c4>
 8006af2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006af6:	f7f9 fd87 	bl	8000608 <__aeabi_dmul>
 8006afa:	2301      	movs	r3, #1
 8006afc:	1064      	asrs	r4, r4, #1
 8006afe:	f106 0608 	add.w	r6, r6, #8
 8006b02:	d1f4      	bne.n	8006aee <_strtod_l+0x5b6>
 8006b04:	b10b      	cbz	r3, 8006b0a <_strtod_l+0x5d2>
 8006b06:	4682      	mov	sl, r0
 8006b08:	468b      	mov	fp, r1
 8006b0a:	9b08      	ldr	r3, [sp, #32]
 8006b0c:	b1b3      	cbz	r3, 8006b3c <_strtod_l+0x604>
 8006b0e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006b12:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	4659      	mov	r1, fp
 8006b1a:	dd0f      	ble.n	8006b3c <_strtod_l+0x604>
 8006b1c:	2b1f      	cmp	r3, #31
 8006b1e:	dd56      	ble.n	8006bce <_strtod_l+0x696>
 8006b20:	2b34      	cmp	r3, #52	@ 0x34
 8006b22:	bfde      	ittt	le
 8006b24:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8006b28:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8006b2c:	4093      	lslle	r3, r2
 8006b2e:	f04f 0a00 	mov.w	sl, #0
 8006b32:	bfcc      	ite	gt
 8006b34:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006b38:	ea03 0b01 	andle.w	fp, r3, r1
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	2300      	movs	r3, #0
 8006b40:	4650      	mov	r0, sl
 8006b42:	4659      	mov	r1, fp
 8006b44:	f7f9 ffc8 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b48:	2800      	cmp	r0, #0
 8006b4a:	d1a7      	bne.n	8006a9c <_strtod_l+0x564>
 8006b4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b4e:	9300      	str	r3, [sp, #0]
 8006b50:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006b52:	9805      	ldr	r0, [sp, #20]
 8006b54:	462b      	mov	r3, r5
 8006b56:	464a      	mov	r2, r9
 8006b58:	f001 f8a8 	bl	8007cac <__s2b>
 8006b5c:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	f43f af09 	beq.w	8006976 <_strtod_l+0x43e>
 8006b64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b68:	2a00      	cmp	r2, #0
 8006b6a:	eba3 0308 	sub.w	r3, r3, r8
 8006b6e:	bfa8      	it	ge
 8006b70:	2300      	movge	r3, #0
 8006b72:	9312      	str	r3, [sp, #72]	@ 0x48
 8006b74:	2400      	movs	r4, #0
 8006b76:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006b7a:	9316      	str	r3, [sp, #88]	@ 0x58
 8006b7c:	46a0      	mov	r8, r4
 8006b7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b80:	9805      	ldr	r0, [sp, #20]
 8006b82:	6859      	ldr	r1, [r3, #4]
 8006b84:	f000 ffea 	bl	8007b5c <_Balloc>
 8006b88:	4681      	mov	r9, r0
 8006b8a:	2800      	cmp	r0, #0
 8006b8c:	f43f aef7 	beq.w	800697e <_strtod_l+0x446>
 8006b90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b92:	691a      	ldr	r2, [r3, #16]
 8006b94:	3202      	adds	r2, #2
 8006b96:	f103 010c 	add.w	r1, r3, #12
 8006b9a:	0092      	lsls	r2, r2, #2
 8006b9c:	300c      	adds	r0, #12
 8006b9e:	f000 fb20 	bl	80071e2 <memcpy>
 8006ba2:	ec4b ab10 	vmov	d0, sl, fp
 8006ba6:	9805      	ldr	r0, [sp, #20]
 8006ba8:	aa1c      	add	r2, sp, #112	@ 0x70
 8006baa:	a91b      	add	r1, sp, #108	@ 0x6c
 8006bac:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8006bb0:	f001 fbb0 	bl	8008314 <__d2b>
 8006bb4:	901a      	str	r0, [sp, #104]	@ 0x68
 8006bb6:	2800      	cmp	r0, #0
 8006bb8:	f43f aee1 	beq.w	800697e <_strtod_l+0x446>
 8006bbc:	9805      	ldr	r0, [sp, #20]
 8006bbe:	2101      	movs	r1, #1
 8006bc0:	f001 f90a 	bl	8007dd8 <__i2b>
 8006bc4:	4680      	mov	r8, r0
 8006bc6:	b948      	cbnz	r0, 8006bdc <_strtod_l+0x6a4>
 8006bc8:	f04f 0800 	mov.w	r8, #0
 8006bcc:	e6d7      	b.n	800697e <_strtod_l+0x446>
 8006bce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bd6:	ea03 0a0a 	and.w	sl, r3, sl
 8006bda:	e7af      	b.n	8006b3c <_strtod_l+0x604>
 8006bdc:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8006bde:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8006be0:	2d00      	cmp	r5, #0
 8006be2:	bfab      	itete	ge
 8006be4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006be6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006be8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006bea:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8006bec:	bfac      	ite	ge
 8006bee:	18ef      	addge	r7, r5, r3
 8006bf0:	1b5e      	sublt	r6, r3, r5
 8006bf2:	9b08      	ldr	r3, [sp, #32]
 8006bf4:	1aed      	subs	r5, r5, r3
 8006bf6:	4415      	add	r5, r2
 8006bf8:	4b65      	ldr	r3, [pc, #404]	@ (8006d90 <_strtod_l+0x858>)
 8006bfa:	3d01      	subs	r5, #1
 8006bfc:	429d      	cmp	r5, r3
 8006bfe:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006c02:	da50      	bge.n	8006ca6 <_strtod_l+0x76e>
 8006c04:	1b5b      	subs	r3, r3, r5
 8006c06:	2b1f      	cmp	r3, #31
 8006c08:	eba2 0203 	sub.w	r2, r2, r3
 8006c0c:	f04f 0101 	mov.w	r1, #1
 8006c10:	dc3d      	bgt.n	8006c8e <_strtod_l+0x756>
 8006c12:	fa01 f303 	lsl.w	r3, r1, r3
 8006c16:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c18:	2300      	movs	r3, #0
 8006c1a:	9310      	str	r3, [sp, #64]	@ 0x40
 8006c1c:	18bd      	adds	r5, r7, r2
 8006c1e:	9b08      	ldr	r3, [sp, #32]
 8006c20:	42af      	cmp	r7, r5
 8006c22:	4416      	add	r6, r2
 8006c24:	441e      	add	r6, r3
 8006c26:	463b      	mov	r3, r7
 8006c28:	bfa8      	it	ge
 8006c2a:	462b      	movge	r3, r5
 8006c2c:	42b3      	cmp	r3, r6
 8006c2e:	bfa8      	it	ge
 8006c30:	4633      	movge	r3, r6
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	bfc2      	ittt	gt
 8006c36:	1aed      	subgt	r5, r5, r3
 8006c38:	1af6      	subgt	r6, r6, r3
 8006c3a:	1aff      	subgt	r7, r7, r3
 8006c3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	dd16      	ble.n	8006c70 <_strtod_l+0x738>
 8006c42:	4641      	mov	r1, r8
 8006c44:	9805      	ldr	r0, [sp, #20]
 8006c46:	461a      	mov	r2, r3
 8006c48:	f001 f97e 	bl	8007f48 <__pow5mult>
 8006c4c:	4680      	mov	r8, r0
 8006c4e:	2800      	cmp	r0, #0
 8006c50:	d0ba      	beq.n	8006bc8 <_strtod_l+0x690>
 8006c52:	4601      	mov	r1, r0
 8006c54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006c56:	9805      	ldr	r0, [sp, #20]
 8006c58:	f001 f8d4 	bl	8007e04 <__multiply>
 8006c5c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006c5e:	2800      	cmp	r0, #0
 8006c60:	f43f ae8d 	beq.w	800697e <_strtod_l+0x446>
 8006c64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006c66:	9805      	ldr	r0, [sp, #20]
 8006c68:	f000 ffb8 	bl	8007bdc <_Bfree>
 8006c6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c6e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c70:	2d00      	cmp	r5, #0
 8006c72:	dc1d      	bgt.n	8006cb0 <_strtod_l+0x778>
 8006c74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	dd23      	ble.n	8006cc2 <_strtod_l+0x78a>
 8006c7a:	4649      	mov	r1, r9
 8006c7c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006c7e:	9805      	ldr	r0, [sp, #20]
 8006c80:	f001 f962 	bl	8007f48 <__pow5mult>
 8006c84:	4681      	mov	r9, r0
 8006c86:	b9e0      	cbnz	r0, 8006cc2 <_strtod_l+0x78a>
 8006c88:	f04f 0900 	mov.w	r9, #0
 8006c8c:	e677      	b.n	800697e <_strtod_l+0x446>
 8006c8e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8006c92:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8006c96:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8006c9a:	35e2      	adds	r5, #226	@ 0xe2
 8006c9c:	fa01 f305 	lsl.w	r3, r1, r5
 8006ca0:	9310      	str	r3, [sp, #64]	@ 0x40
 8006ca2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006ca4:	e7ba      	b.n	8006c1c <_strtod_l+0x6e4>
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	9310      	str	r3, [sp, #64]	@ 0x40
 8006caa:	2301      	movs	r3, #1
 8006cac:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006cae:	e7b5      	b.n	8006c1c <_strtod_l+0x6e4>
 8006cb0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006cb2:	9805      	ldr	r0, [sp, #20]
 8006cb4:	462a      	mov	r2, r5
 8006cb6:	f001 f9a1 	bl	8007ffc <__lshift>
 8006cba:	901a      	str	r0, [sp, #104]	@ 0x68
 8006cbc:	2800      	cmp	r0, #0
 8006cbe:	d1d9      	bne.n	8006c74 <_strtod_l+0x73c>
 8006cc0:	e65d      	b.n	800697e <_strtod_l+0x446>
 8006cc2:	2e00      	cmp	r6, #0
 8006cc4:	dd07      	ble.n	8006cd6 <_strtod_l+0x79e>
 8006cc6:	4649      	mov	r1, r9
 8006cc8:	9805      	ldr	r0, [sp, #20]
 8006cca:	4632      	mov	r2, r6
 8006ccc:	f001 f996 	bl	8007ffc <__lshift>
 8006cd0:	4681      	mov	r9, r0
 8006cd2:	2800      	cmp	r0, #0
 8006cd4:	d0d8      	beq.n	8006c88 <_strtod_l+0x750>
 8006cd6:	2f00      	cmp	r7, #0
 8006cd8:	dd08      	ble.n	8006cec <_strtod_l+0x7b4>
 8006cda:	4641      	mov	r1, r8
 8006cdc:	9805      	ldr	r0, [sp, #20]
 8006cde:	463a      	mov	r2, r7
 8006ce0:	f001 f98c 	bl	8007ffc <__lshift>
 8006ce4:	4680      	mov	r8, r0
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	f43f ae49 	beq.w	800697e <_strtod_l+0x446>
 8006cec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006cee:	9805      	ldr	r0, [sp, #20]
 8006cf0:	464a      	mov	r2, r9
 8006cf2:	f001 fa0b 	bl	800810c <__mdiff>
 8006cf6:	4604      	mov	r4, r0
 8006cf8:	2800      	cmp	r0, #0
 8006cfa:	f43f ae40 	beq.w	800697e <_strtod_l+0x446>
 8006cfe:	68c3      	ldr	r3, [r0, #12]
 8006d00:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006d02:	2300      	movs	r3, #0
 8006d04:	60c3      	str	r3, [r0, #12]
 8006d06:	4641      	mov	r1, r8
 8006d08:	f001 f9e4 	bl	80080d4 <__mcmp>
 8006d0c:	2800      	cmp	r0, #0
 8006d0e:	da45      	bge.n	8006d9c <_strtod_l+0x864>
 8006d10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d12:	ea53 030a 	orrs.w	r3, r3, sl
 8006d16:	d16b      	bne.n	8006df0 <_strtod_l+0x8b8>
 8006d18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d167      	bne.n	8006df0 <_strtod_l+0x8b8>
 8006d20:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006d24:	0d1b      	lsrs	r3, r3, #20
 8006d26:	051b      	lsls	r3, r3, #20
 8006d28:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006d2c:	d960      	bls.n	8006df0 <_strtod_l+0x8b8>
 8006d2e:	6963      	ldr	r3, [r4, #20]
 8006d30:	b913      	cbnz	r3, 8006d38 <_strtod_l+0x800>
 8006d32:	6923      	ldr	r3, [r4, #16]
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	dd5b      	ble.n	8006df0 <_strtod_l+0x8b8>
 8006d38:	4621      	mov	r1, r4
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	9805      	ldr	r0, [sp, #20]
 8006d3e:	f001 f95d 	bl	8007ffc <__lshift>
 8006d42:	4641      	mov	r1, r8
 8006d44:	4604      	mov	r4, r0
 8006d46:	f001 f9c5 	bl	80080d4 <__mcmp>
 8006d4a:	2800      	cmp	r0, #0
 8006d4c:	dd50      	ble.n	8006df0 <_strtod_l+0x8b8>
 8006d4e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006d52:	9a08      	ldr	r2, [sp, #32]
 8006d54:	0d1b      	lsrs	r3, r3, #20
 8006d56:	051b      	lsls	r3, r3, #20
 8006d58:	2a00      	cmp	r2, #0
 8006d5a:	d06a      	beq.n	8006e32 <_strtod_l+0x8fa>
 8006d5c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8006d60:	d867      	bhi.n	8006e32 <_strtod_l+0x8fa>
 8006d62:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006d66:	f67f ae9d 	bls.w	8006aa4 <_strtod_l+0x56c>
 8006d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8006d94 <_strtod_l+0x85c>)
 8006d6c:	4650      	mov	r0, sl
 8006d6e:	4659      	mov	r1, fp
 8006d70:	2200      	movs	r2, #0
 8006d72:	f7f9 fc49 	bl	8000608 <__aeabi_dmul>
 8006d76:	4b08      	ldr	r3, [pc, #32]	@ (8006d98 <_strtod_l+0x860>)
 8006d78:	400b      	ands	r3, r1
 8006d7a:	4682      	mov	sl, r0
 8006d7c:	468b      	mov	fp, r1
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	f47f ae08 	bne.w	8006994 <_strtod_l+0x45c>
 8006d84:	9a05      	ldr	r2, [sp, #20]
 8006d86:	2322      	movs	r3, #34	@ 0x22
 8006d88:	6013      	str	r3, [r2, #0]
 8006d8a:	e603      	b.n	8006994 <_strtod_l+0x45c>
 8006d8c:	08009160 	.word	0x08009160
 8006d90:	fffffc02 	.word	0xfffffc02
 8006d94:	39500000 	.word	0x39500000
 8006d98:	7ff00000 	.word	0x7ff00000
 8006d9c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006da0:	d165      	bne.n	8006e6e <_strtod_l+0x936>
 8006da2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8006da4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006da8:	b35a      	cbz	r2, 8006e02 <_strtod_l+0x8ca>
 8006daa:	4a9f      	ldr	r2, [pc, #636]	@ (8007028 <_strtod_l+0xaf0>)
 8006dac:	4293      	cmp	r3, r2
 8006dae:	d12b      	bne.n	8006e08 <_strtod_l+0x8d0>
 8006db0:	9b08      	ldr	r3, [sp, #32]
 8006db2:	4651      	mov	r1, sl
 8006db4:	b303      	cbz	r3, 8006df8 <_strtod_l+0x8c0>
 8006db6:	4b9d      	ldr	r3, [pc, #628]	@ (800702c <_strtod_l+0xaf4>)
 8006db8:	465a      	mov	r2, fp
 8006dba:	4013      	ands	r3, r2
 8006dbc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8006dc0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006dc4:	d81b      	bhi.n	8006dfe <_strtod_l+0x8c6>
 8006dc6:	0d1b      	lsrs	r3, r3, #20
 8006dc8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd0:	4299      	cmp	r1, r3
 8006dd2:	d119      	bne.n	8006e08 <_strtod_l+0x8d0>
 8006dd4:	4b96      	ldr	r3, [pc, #600]	@ (8007030 <_strtod_l+0xaf8>)
 8006dd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d102      	bne.n	8006de2 <_strtod_l+0x8aa>
 8006ddc:	3101      	adds	r1, #1
 8006dde:	f43f adce 	beq.w	800697e <_strtod_l+0x446>
 8006de2:	4b92      	ldr	r3, [pc, #584]	@ (800702c <_strtod_l+0xaf4>)
 8006de4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006de6:	401a      	ands	r2, r3
 8006de8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8006dec:	f04f 0a00 	mov.w	sl, #0
 8006df0:	9b08      	ldr	r3, [sp, #32]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d1b9      	bne.n	8006d6a <_strtod_l+0x832>
 8006df6:	e5cd      	b.n	8006994 <_strtod_l+0x45c>
 8006df8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006dfc:	e7e8      	b.n	8006dd0 <_strtod_l+0x898>
 8006dfe:	4613      	mov	r3, r2
 8006e00:	e7e6      	b.n	8006dd0 <_strtod_l+0x898>
 8006e02:	ea53 030a 	orrs.w	r3, r3, sl
 8006e06:	d0a2      	beq.n	8006d4e <_strtod_l+0x816>
 8006e08:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006e0a:	b1db      	cbz	r3, 8006e44 <_strtod_l+0x90c>
 8006e0c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e0e:	4213      	tst	r3, r2
 8006e10:	d0ee      	beq.n	8006df0 <_strtod_l+0x8b8>
 8006e12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e14:	9a08      	ldr	r2, [sp, #32]
 8006e16:	4650      	mov	r0, sl
 8006e18:	4659      	mov	r1, fp
 8006e1a:	b1bb      	cbz	r3, 8006e4c <_strtod_l+0x914>
 8006e1c:	f7ff fb6e 	bl	80064fc <sulp>
 8006e20:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e24:	ec53 2b10 	vmov	r2, r3, d0
 8006e28:	f7f9 fa38 	bl	800029c <__adddf3>
 8006e2c:	4682      	mov	sl, r0
 8006e2e:	468b      	mov	fp, r1
 8006e30:	e7de      	b.n	8006df0 <_strtod_l+0x8b8>
 8006e32:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006e36:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006e3a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8006e3e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006e42:	e7d5      	b.n	8006df0 <_strtod_l+0x8b8>
 8006e44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e46:	ea13 0f0a 	tst.w	r3, sl
 8006e4a:	e7e1      	b.n	8006e10 <_strtod_l+0x8d8>
 8006e4c:	f7ff fb56 	bl	80064fc <sulp>
 8006e50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006e54:	ec53 2b10 	vmov	r2, r3, d0
 8006e58:	f7f9 fa1e 	bl	8000298 <__aeabi_dsub>
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	2300      	movs	r3, #0
 8006e60:	4682      	mov	sl, r0
 8006e62:	468b      	mov	fp, r1
 8006e64:	f7f9 fe38 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e68:	2800      	cmp	r0, #0
 8006e6a:	d0c1      	beq.n	8006df0 <_strtod_l+0x8b8>
 8006e6c:	e61a      	b.n	8006aa4 <_strtod_l+0x56c>
 8006e6e:	4641      	mov	r1, r8
 8006e70:	4620      	mov	r0, r4
 8006e72:	f001 faa7 	bl	80083c4 <__ratio>
 8006e76:	ec57 6b10 	vmov	r6, r7, d0
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006e80:	4630      	mov	r0, r6
 8006e82:	4639      	mov	r1, r7
 8006e84:	f7f9 fe3c 	bl	8000b00 <__aeabi_dcmple>
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	d06f      	beq.n	8006f6c <_strtod_l+0xa34>
 8006e8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d17a      	bne.n	8006f88 <_strtod_l+0xa50>
 8006e92:	f1ba 0f00 	cmp.w	sl, #0
 8006e96:	d158      	bne.n	8006f4a <_strtod_l+0xa12>
 8006e98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d15a      	bne.n	8006f58 <_strtod_l+0xa20>
 8006ea2:	4b64      	ldr	r3, [pc, #400]	@ (8007034 <_strtod_l+0xafc>)
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	4630      	mov	r0, r6
 8006ea8:	4639      	mov	r1, r7
 8006eaa:	f7f9 fe1f 	bl	8000aec <__aeabi_dcmplt>
 8006eae:	2800      	cmp	r0, #0
 8006eb0:	d159      	bne.n	8006f66 <_strtod_l+0xa2e>
 8006eb2:	4630      	mov	r0, r6
 8006eb4:	4639      	mov	r1, r7
 8006eb6:	4b60      	ldr	r3, [pc, #384]	@ (8007038 <_strtod_l+0xb00>)
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f7f9 fba5 	bl	8000608 <__aeabi_dmul>
 8006ebe:	4606      	mov	r6, r0
 8006ec0:	460f      	mov	r7, r1
 8006ec2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8006ec6:	9606      	str	r6, [sp, #24]
 8006ec8:	9307      	str	r3, [sp, #28]
 8006eca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ece:	4d57      	ldr	r5, [pc, #348]	@ (800702c <_strtod_l+0xaf4>)
 8006ed0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006ed4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ed6:	401d      	ands	r5, r3
 8006ed8:	4b58      	ldr	r3, [pc, #352]	@ (800703c <_strtod_l+0xb04>)
 8006eda:	429d      	cmp	r5, r3
 8006edc:	f040 80b2 	bne.w	8007044 <_strtod_l+0xb0c>
 8006ee0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ee2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006ee6:	ec4b ab10 	vmov	d0, sl, fp
 8006eea:	f001 f9a3 	bl	8008234 <__ulp>
 8006eee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ef2:	ec51 0b10 	vmov	r0, r1, d0
 8006ef6:	f7f9 fb87 	bl	8000608 <__aeabi_dmul>
 8006efa:	4652      	mov	r2, sl
 8006efc:	465b      	mov	r3, fp
 8006efe:	f7f9 f9cd 	bl	800029c <__adddf3>
 8006f02:	460b      	mov	r3, r1
 8006f04:	4949      	ldr	r1, [pc, #292]	@ (800702c <_strtod_l+0xaf4>)
 8006f06:	4a4e      	ldr	r2, [pc, #312]	@ (8007040 <_strtod_l+0xb08>)
 8006f08:	4019      	ands	r1, r3
 8006f0a:	4291      	cmp	r1, r2
 8006f0c:	4682      	mov	sl, r0
 8006f0e:	d942      	bls.n	8006f96 <_strtod_l+0xa5e>
 8006f10:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f12:	4b47      	ldr	r3, [pc, #284]	@ (8007030 <_strtod_l+0xaf8>)
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d103      	bne.n	8006f20 <_strtod_l+0x9e8>
 8006f18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006f1a:	3301      	adds	r3, #1
 8006f1c:	f43f ad2f 	beq.w	800697e <_strtod_l+0x446>
 8006f20:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007030 <_strtod_l+0xaf8>
 8006f24:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006f28:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006f2a:	9805      	ldr	r0, [sp, #20]
 8006f2c:	f000 fe56 	bl	8007bdc <_Bfree>
 8006f30:	9805      	ldr	r0, [sp, #20]
 8006f32:	4649      	mov	r1, r9
 8006f34:	f000 fe52 	bl	8007bdc <_Bfree>
 8006f38:	9805      	ldr	r0, [sp, #20]
 8006f3a:	4641      	mov	r1, r8
 8006f3c:	f000 fe4e 	bl	8007bdc <_Bfree>
 8006f40:	9805      	ldr	r0, [sp, #20]
 8006f42:	4621      	mov	r1, r4
 8006f44:	f000 fe4a 	bl	8007bdc <_Bfree>
 8006f48:	e619      	b.n	8006b7e <_strtod_l+0x646>
 8006f4a:	f1ba 0f01 	cmp.w	sl, #1
 8006f4e:	d103      	bne.n	8006f58 <_strtod_l+0xa20>
 8006f50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	f43f ada6 	beq.w	8006aa4 <_strtod_l+0x56c>
 8006f58:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007008 <_strtod_l+0xad0>
 8006f5c:	4f35      	ldr	r7, [pc, #212]	@ (8007034 <_strtod_l+0xafc>)
 8006f5e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006f62:	2600      	movs	r6, #0
 8006f64:	e7b1      	b.n	8006eca <_strtod_l+0x992>
 8006f66:	4f34      	ldr	r7, [pc, #208]	@ (8007038 <_strtod_l+0xb00>)
 8006f68:	2600      	movs	r6, #0
 8006f6a:	e7aa      	b.n	8006ec2 <_strtod_l+0x98a>
 8006f6c:	4b32      	ldr	r3, [pc, #200]	@ (8007038 <_strtod_l+0xb00>)
 8006f6e:	4630      	mov	r0, r6
 8006f70:	4639      	mov	r1, r7
 8006f72:	2200      	movs	r2, #0
 8006f74:	f7f9 fb48 	bl	8000608 <__aeabi_dmul>
 8006f78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f7a:	4606      	mov	r6, r0
 8006f7c:	460f      	mov	r7, r1
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d09f      	beq.n	8006ec2 <_strtod_l+0x98a>
 8006f82:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8006f86:	e7a0      	b.n	8006eca <_strtod_l+0x992>
 8006f88:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007010 <_strtod_l+0xad8>
 8006f8c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006f90:	ec57 6b17 	vmov	r6, r7, d7
 8006f94:	e799      	b.n	8006eca <_strtod_l+0x992>
 8006f96:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006f9a:	9b08      	ldr	r3, [sp, #32]
 8006f9c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d1c1      	bne.n	8006f28 <_strtod_l+0x9f0>
 8006fa4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006fa8:	0d1b      	lsrs	r3, r3, #20
 8006faa:	051b      	lsls	r3, r3, #20
 8006fac:	429d      	cmp	r5, r3
 8006fae:	d1bb      	bne.n	8006f28 <_strtod_l+0x9f0>
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	4639      	mov	r1, r7
 8006fb4:	f7f9 fe4a 	bl	8000c4c <__aeabi_d2lz>
 8006fb8:	f7f9 faf8 	bl	80005ac <__aeabi_l2d>
 8006fbc:	4602      	mov	r2, r0
 8006fbe:	460b      	mov	r3, r1
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	4639      	mov	r1, r7
 8006fc4:	f7f9 f968 	bl	8000298 <__aeabi_dsub>
 8006fc8:	460b      	mov	r3, r1
 8006fca:	4602      	mov	r2, r0
 8006fcc:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006fd0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8006fd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fd6:	ea46 060a 	orr.w	r6, r6, sl
 8006fda:	431e      	orrs	r6, r3
 8006fdc:	d06f      	beq.n	80070be <_strtod_l+0xb86>
 8006fde:	a30e      	add	r3, pc, #56	@ (adr r3, 8007018 <_strtod_l+0xae0>)
 8006fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe4:	f7f9 fd82 	bl	8000aec <__aeabi_dcmplt>
 8006fe8:	2800      	cmp	r0, #0
 8006fea:	f47f acd3 	bne.w	8006994 <_strtod_l+0x45c>
 8006fee:	a30c      	add	r3, pc, #48	@ (adr r3, 8007020 <_strtod_l+0xae8>)
 8006ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ff8:	f7f9 fd96 	bl	8000b28 <__aeabi_dcmpgt>
 8006ffc:	2800      	cmp	r0, #0
 8006ffe:	d093      	beq.n	8006f28 <_strtod_l+0x9f0>
 8007000:	e4c8      	b.n	8006994 <_strtod_l+0x45c>
 8007002:	bf00      	nop
 8007004:	f3af 8000 	nop.w
 8007008:	00000000 	.word	0x00000000
 800700c:	bff00000 	.word	0xbff00000
 8007010:	00000000 	.word	0x00000000
 8007014:	3ff00000 	.word	0x3ff00000
 8007018:	94a03595 	.word	0x94a03595
 800701c:	3fdfffff 	.word	0x3fdfffff
 8007020:	35afe535 	.word	0x35afe535
 8007024:	3fe00000 	.word	0x3fe00000
 8007028:	000fffff 	.word	0x000fffff
 800702c:	7ff00000 	.word	0x7ff00000
 8007030:	7fefffff 	.word	0x7fefffff
 8007034:	3ff00000 	.word	0x3ff00000
 8007038:	3fe00000 	.word	0x3fe00000
 800703c:	7fe00000 	.word	0x7fe00000
 8007040:	7c9fffff 	.word	0x7c9fffff
 8007044:	9b08      	ldr	r3, [sp, #32]
 8007046:	b323      	cbz	r3, 8007092 <_strtod_l+0xb5a>
 8007048:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800704c:	d821      	bhi.n	8007092 <_strtod_l+0xb5a>
 800704e:	a328      	add	r3, pc, #160	@ (adr r3, 80070f0 <_strtod_l+0xbb8>)
 8007050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007054:	4630      	mov	r0, r6
 8007056:	4639      	mov	r1, r7
 8007058:	f7f9 fd52 	bl	8000b00 <__aeabi_dcmple>
 800705c:	b1a0      	cbz	r0, 8007088 <_strtod_l+0xb50>
 800705e:	4639      	mov	r1, r7
 8007060:	4630      	mov	r0, r6
 8007062:	f7f9 fd6b 	bl	8000b3c <__aeabi_d2uiz>
 8007066:	2801      	cmp	r0, #1
 8007068:	bf38      	it	cc
 800706a:	2001      	movcc	r0, #1
 800706c:	f7f9 fa52 	bl	8000514 <__aeabi_ui2d>
 8007070:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007072:	4606      	mov	r6, r0
 8007074:	460f      	mov	r7, r1
 8007076:	b9fb      	cbnz	r3, 80070b8 <_strtod_l+0xb80>
 8007078:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800707c:	9014      	str	r0, [sp, #80]	@ 0x50
 800707e:	9315      	str	r3, [sp, #84]	@ 0x54
 8007080:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007084:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007088:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800708a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800708e:	1b5b      	subs	r3, r3, r5
 8007090:	9311      	str	r3, [sp, #68]	@ 0x44
 8007092:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007096:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800709a:	f001 f8cb 	bl	8008234 <__ulp>
 800709e:	4650      	mov	r0, sl
 80070a0:	ec53 2b10 	vmov	r2, r3, d0
 80070a4:	4659      	mov	r1, fp
 80070a6:	f7f9 faaf 	bl	8000608 <__aeabi_dmul>
 80070aa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80070ae:	f7f9 f8f5 	bl	800029c <__adddf3>
 80070b2:	4682      	mov	sl, r0
 80070b4:	468b      	mov	fp, r1
 80070b6:	e770      	b.n	8006f9a <_strtod_l+0xa62>
 80070b8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80070bc:	e7e0      	b.n	8007080 <_strtod_l+0xb48>
 80070be:	a30e      	add	r3, pc, #56	@ (adr r3, 80070f8 <_strtod_l+0xbc0>)
 80070c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c4:	f7f9 fd12 	bl	8000aec <__aeabi_dcmplt>
 80070c8:	e798      	b.n	8006ffc <_strtod_l+0xac4>
 80070ca:	2300      	movs	r3, #0
 80070cc:	930e      	str	r3, [sp, #56]	@ 0x38
 80070ce:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80070d0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80070d2:	6013      	str	r3, [r2, #0]
 80070d4:	f7ff ba6d 	b.w	80065b2 <_strtod_l+0x7a>
 80070d8:	2a65      	cmp	r2, #101	@ 0x65
 80070da:	f43f ab68 	beq.w	80067ae <_strtod_l+0x276>
 80070de:	2a45      	cmp	r2, #69	@ 0x45
 80070e0:	f43f ab65 	beq.w	80067ae <_strtod_l+0x276>
 80070e4:	2301      	movs	r3, #1
 80070e6:	f7ff bba0 	b.w	800682a <_strtod_l+0x2f2>
 80070ea:	bf00      	nop
 80070ec:	f3af 8000 	nop.w
 80070f0:	ffc00000 	.word	0xffc00000
 80070f4:	41dfffff 	.word	0x41dfffff
 80070f8:	94a03595 	.word	0x94a03595
 80070fc:	3fcfffff 	.word	0x3fcfffff

08007100 <strtod>:
 8007100:	460a      	mov	r2, r1
 8007102:	4601      	mov	r1, r0
 8007104:	4802      	ldr	r0, [pc, #8]	@ (8007110 <strtod+0x10>)
 8007106:	4b03      	ldr	r3, [pc, #12]	@ (8007114 <strtod+0x14>)
 8007108:	6800      	ldr	r0, [r0, #0]
 800710a:	f7ff ba15 	b.w	8006538 <_strtod_l>
 800710e:	bf00      	nop
 8007110:	200001d4 	.word	0x200001d4
 8007114:	20000068 	.word	0x20000068

08007118 <_fwalk_sglue>:
 8007118:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800711c:	4607      	mov	r7, r0
 800711e:	4688      	mov	r8, r1
 8007120:	4614      	mov	r4, r2
 8007122:	2600      	movs	r6, #0
 8007124:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007128:	f1b9 0901 	subs.w	r9, r9, #1
 800712c:	d505      	bpl.n	800713a <_fwalk_sglue+0x22>
 800712e:	6824      	ldr	r4, [r4, #0]
 8007130:	2c00      	cmp	r4, #0
 8007132:	d1f7      	bne.n	8007124 <_fwalk_sglue+0xc>
 8007134:	4630      	mov	r0, r6
 8007136:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800713a:	89ab      	ldrh	r3, [r5, #12]
 800713c:	2b01      	cmp	r3, #1
 800713e:	d907      	bls.n	8007150 <_fwalk_sglue+0x38>
 8007140:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007144:	3301      	adds	r3, #1
 8007146:	d003      	beq.n	8007150 <_fwalk_sglue+0x38>
 8007148:	4629      	mov	r1, r5
 800714a:	4638      	mov	r0, r7
 800714c:	47c0      	blx	r8
 800714e:	4306      	orrs	r6, r0
 8007150:	3568      	adds	r5, #104	@ 0x68
 8007152:	e7e9      	b.n	8007128 <_fwalk_sglue+0x10>

08007154 <memset>:
 8007154:	4402      	add	r2, r0
 8007156:	4603      	mov	r3, r0
 8007158:	4293      	cmp	r3, r2
 800715a:	d100      	bne.n	800715e <memset+0xa>
 800715c:	4770      	bx	lr
 800715e:	f803 1b01 	strb.w	r1, [r3], #1
 8007162:	e7f9      	b.n	8007158 <memset+0x4>

08007164 <strncmp>:
 8007164:	b510      	push	{r4, lr}
 8007166:	b16a      	cbz	r2, 8007184 <strncmp+0x20>
 8007168:	3901      	subs	r1, #1
 800716a:	1884      	adds	r4, r0, r2
 800716c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007170:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007174:	429a      	cmp	r2, r3
 8007176:	d103      	bne.n	8007180 <strncmp+0x1c>
 8007178:	42a0      	cmp	r0, r4
 800717a:	d001      	beq.n	8007180 <strncmp+0x1c>
 800717c:	2a00      	cmp	r2, #0
 800717e:	d1f5      	bne.n	800716c <strncmp+0x8>
 8007180:	1ad0      	subs	r0, r2, r3
 8007182:	bd10      	pop	{r4, pc}
 8007184:	4610      	mov	r0, r2
 8007186:	e7fc      	b.n	8007182 <strncmp+0x1e>

08007188 <__errno>:
 8007188:	4b01      	ldr	r3, [pc, #4]	@ (8007190 <__errno+0x8>)
 800718a:	6818      	ldr	r0, [r3, #0]
 800718c:	4770      	bx	lr
 800718e:	bf00      	nop
 8007190:	200001d4 	.word	0x200001d4

08007194 <__libc_init_array>:
 8007194:	b570      	push	{r4, r5, r6, lr}
 8007196:	4d0d      	ldr	r5, [pc, #52]	@ (80071cc <__libc_init_array+0x38>)
 8007198:	4c0d      	ldr	r4, [pc, #52]	@ (80071d0 <__libc_init_array+0x3c>)
 800719a:	1b64      	subs	r4, r4, r5
 800719c:	10a4      	asrs	r4, r4, #2
 800719e:	2600      	movs	r6, #0
 80071a0:	42a6      	cmp	r6, r4
 80071a2:	d109      	bne.n	80071b8 <__libc_init_array+0x24>
 80071a4:	4d0b      	ldr	r5, [pc, #44]	@ (80071d4 <__libc_init_array+0x40>)
 80071a6:	4c0c      	ldr	r4, [pc, #48]	@ (80071d8 <__libc_init_array+0x44>)
 80071a8:	f001 feee 	bl	8008f88 <_init>
 80071ac:	1b64      	subs	r4, r4, r5
 80071ae:	10a4      	asrs	r4, r4, #2
 80071b0:	2600      	movs	r6, #0
 80071b2:	42a6      	cmp	r6, r4
 80071b4:	d105      	bne.n	80071c2 <__libc_init_array+0x2e>
 80071b6:	bd70      	pop	{r4, r5, r6, pc}
 80071b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80071bc:	4798      	blx	r3
 80071be:	3601      	adds	r6, #1
 80071c0:	e7ee      	b.n	80071a0 <__libc_init_array+0xc>
 80071c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80071c6:	4798      	blx	r3
 80071c8:	3601      	adds	r6, #1
 80071ca:	e7f2      	b.n	80071b2 <__libc_init_array+0x1e>
 80071cc:	08009390 	.word	0x08009390
 80071d0:	08009390 	.word	0x08009390
 80071d4:	08009390 	.word	0x08009390
 80071d8:	08009394 	.word	0x08009394

080071dc <__retarget_lock_init_recursive>:
 80071dc:	4770      	bx	lr

080071de <__retarget_lock_acquire_recursive>:
 80071de:	4770      	bx	lr

080071e0 <__retarget_lock_release_recursive>:
 80071e0:	4770      	bx	lr

080071e2 <memcpy>:
 80071e2:	440a      	add	r2, r1
 80071e4:	4291      	cmp	r1, r2
 80071e6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80071ea:	d100      	bne.n	80071ee <memcpy+0xc>
 80071ec:	4770      	bx	lr
 80071ee:	b510      	push	{r4, lr}
 80071f0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071f8:	4291      	cmp	r1, r2
 80071fa:	d1f9      	bne.n	80071f0 <memcpy+0xe>
 80071fc:	bd10      	pop	{r4, pc}
	...

08007200 <nan>:
 8007200:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007208 <nan+0x8>
 8007204:	4770      	bx	lr
 8007206:	bf00      	nop
 8007208:	00000000 	.word	0x00000000
 800720c:	7ff80000 	.word	0x7ff80000

08007210 <rshift>:
 8007210:	6903      	ldr	r3, [r0, #16]
 8007212:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007216:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800721a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800721e:	f100 0414 	add.w	r4, r0, #20
 8007222:	dd45      	ble.n	80072b0 <rshift+0xa0>
 8007224:	f011 011f 	ands.w	r1, r1, #31
 8007228:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800722c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007230:	d10c      	bne.n	800724c <rshift+0x3c>
 8007232:	f100 0710 	add.w	r7, r0, #16
 8007236:	4629      	mov	r1, r5
 8007238:	42b1      	cmp	r1, r6
 800723a:	d334      	bcc.n	80072a6 <rshift+0x96>
 800723c:	1a9b      	subs	r3, r3, r2
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	1eea      	subs	r2, r5, #3
 8007242:	4296      	cmp	r6, r2
 8007244:	bf38      	it	cc
 8007246:	2300      	movcc	r3, #0
 8007248:	4423      	add	r3, r4
 800724a:	e015      	b.n	8007278 <rshift+0x68>
 800724c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007250:	f1c1 0820 	rsb	r8, r1, #32
 8007254:	40cf      	lsrs	r7, r1
 8007256:	f105 0e04 	add.w	lr, r5, #4
 800725a:	46a1      	mov	r9, r4
 800725c:	4576      	cmp	r6, lr
 800725e:	46f4      	mov	ip, lr
 8007260:	d815      	bhi.n	800728e <rshift+0x7e>
 8007262:	1a9a      	subs	r2, r3, r2
 8007264:	0092      	lsls	r2, r2, #2
 8007266:	3a04      	subs	r2, #4
 8007268:	3501      	adds	r5, #1
 800726a:	42ae      	cmp	r6, r5
 800726c:	bf38      	it	cc
 800726e:	2200      	movcc	r2, #0
 8007270:	18a3      	adds	r3, r4, r2
 8007272:	50a7      	str	r7, [r4, r2]
 8007274:	b107      	cbz	r7, 8007278 <rshift+0x68>
 8007276:	3304      	adds	r3, #4
 8007278:	1b1a      	subs	r2, r3, r4
 800727a:	42a3      	cmp	r3, r4
 800727c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007280:	bf08      	it	eq
 8007282:	2300      	moveq	r3, #0
 8007284:	6102      	str	r2, [r0, #16]
 8007286:	bf08      	it	eq
 8007288:	6143      	streq	r3, [r0, #20]
 800728a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800728e:	f8dc c000 	ldr.w	ip, [ip]
 8007292:	fa0c fc08 	lsl.w	ip, ip, r8
 8007296:	ea4c 0707 	orr.w	r7, ip, r7
 800729a:	f849 7b04 	str.w	r7, [r9], #4
 800729e:	f85e 7b04 	ldr.w	r7, [lr], #4
 80072a2:	40cf      	lsrs	r7, r1
 80072a4:	e7da      	b.n	800725c <rshift+0x4c>
 80072a6:	f851 cb04 	ldr.w	ip, [r1], #4
 80072aa:	f847 cf04 	str.w	ip, [r7, #4]!
 80072ae:	e7c3      	b.n	8007238 <rshift+0x28>
 80072b0:	4623      	mov	r3, r4
 80072b2:	e7e1      	b.n	8007278 <rshift+0x68>

080072b4 <__hexdig_fun>:
 80072b4:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80072b8:	2b09      	cmp	r3, #9
 80072ba:	d802      	bhi.n	80072c2 <__hexdig_fun+0xe>
 80072bc:	3820      	subs	r0, #32
 80072be:	b2c0      	uxtb	r0, r0
 80072c0:	4770      	bx	lr
 80072c2:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80072c6:	2b05      	cmp	r3, #5
 80072c8:	d801      	bhi.n	80072ce <__hexdig_fun+0x1a>
 80072ca:	3847      	subs	r0, #71	@ 0x47
 80072cc:	e7f7      	b.n	80072be <__hexdig_fun+0xa>
 80072ce:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80072d2:	2b05      	cmp	r3, #5
 80072d4:	d801      	bhi.n	80072da <__hexdig_fun+0x26>
 80072d6:	3827      	subs	r0, #39	@ 0x27
 80072d8:	e7f1      	b.n	80072be <__hexdig_fun+0xa>
 80072da:	2000      	movs	r0, #0
 80072dc:	4770      	bx	lr
	...

080072e0 <__gethex>:
 80072e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e4:	b085      	sub	sp, #20
 80072e6:	468a      	mov	sl, r1
 80072e8:	9302      	str	r3, [sp, #8]
 80072ea:	680b      	ldr	r3, [r1, #0]
 80072ec:	9001      	str	r0, [sp, #4]
 80072ee:	4690      	mov	r8, r2
 80072f0:	1c9c      	adds	r4, r3, #2
 80072f2:	46a1      	mov	r9, r4
 80072f4:	f814 0b01 	ldrb.w	r0, [r4], #1
 80072f8:	2830      	cmp	r0, #48	@ 0x30
 80072fa:	d0fa      	beq.n	80072f2 <__gethex+0x12>
 80072fc:	eba9 0303 	sub.w	r3, r9, r3
 8007300:	f1a3 0b02 	sub.w	fp, r3, #2
 8007304:	f7ff ffd6 	bl	80072b4 <__hexdig_fun>
 8007308:	4605      	mov	r5, r0
 800730a:	2800      	cmp	r0, #0
 800730c:	d168      	bne.n	80073e0 <__gethex+0x100>
 800730e:	49a0      	ldr	r1, [pc, #640]	@ (8007590 <__gethex+0x2b0>)
 8007310:	2201      	movs	r2, #1
 8007312:	4648      	mov	r0, r9
 8007314:	f7ff ff26 	bl	8007164 <strncmp>
 8007318:	4607      	mov	r7, r0
 800731a:	2800      	cmp	r0, #0
 800731c:	d167      	bne.n	80073ee <__gethex+0x10e>
 800731e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8007322:	4626      	mov	r6, r4
 8007324:	f7ff ffc6 	bl	80072b4 <__hexdig_fun>
 8007328:	2800      	cmp	r0, #0
 800732a:	d062      	beq.n	80073f2 <__gethex+0x112>
 800732c:	4623      	mov	r3, r4
 800732e:	7818      	ldrb	r0, [r3, #0]
 8007330:	2830      	cmp	r0, #48	@ 0x30
 8007332:	4699      	mov	r9, r3
 8007334:	f103 0301 	add.w	r3, r3, #1
 8007338:	d0f9      	beq.n	800732e <__gethex+0x4e>
 800733a:	f7ff ffbb 	bl	80072b4 <__hexdig_fun>
 800733e:	fab0 f580 	clz	r5, r0
 8007342:	096d      	lsrs	r5, r5, #5
 8007344:	f04f 0b01 	mov.w	fp, #1
 8007348:	464a      	mov	r2, r9
 800734a:	4616      	mov	r6, r2
 800734c:	3201      	adds	r2, #1
 800734e:	7830      	ldrb	r0, [r6, #0]
 8007350:	f7ff ffb0 	bl	80072b4 <__hexdig_fun>
 8007354:	2800      	cmp	r0, #0
 8007356:	d1f8      	bne.n	800734a <__gethex+0x6a>
 8007358:	498d      	ldr	r1, [pc, #564]	@ (8007590 <__gethex+0x2b0>)
 800735a:	2201      	movs	r2, #1
 800735c:	4630      	mov	r0, r6
 800735e:	f7ff ff01 	bl	8007164 <strncmp>
 8007362:	2800      	cmp	r0, #0
 8007364:	d13f      	bne.n	80073e6 <__gethex+0x106>
 8007366:	b944      	cbnz	r4, 800737a <__gethex+0x9a>
 8007368:	1c74      	adds	r4, r6, #1
 800736a:	4622      	mov	r2, r4
 800736c:	4616      	mov	r6, r2
 800736e:	3201      	adds	r2, #1
 8007370:	7830      	ldrb	r0, [r6, #0]
 8007372:	f7ff ff9f 	bl	80072b4 <__hexdig_fun>
 8007376:	2800      	cmp	r0, #0
 8007378:	d1f8      	bne.n	800736c <__gethex+0x8c>
 800737a:	1ba4      	subs	r4, r4, r6
 800737c:	00a7      	lsls	r7, r4, #2
 800737e:	7833      	ldrb	r3, [r6, #0]
 8007380:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8007384:	2b50      	cmp	r3, #80	@ 0x50
 8007386:	d13e      	bne.n	8007406 <__gethex+0x126>
 8007388:	7873      	ldrb	r3, [r6, #1]
 800738a:	2b2b      	cmp	r3, #43	@ 0x2b
 800738c:	d033      	beq.n	80073f6 <__gethex+0x116>
 800738e:	2b2d      	cmp	r3, #45	@ 0x2d
 8007390:	d034      	beq.n	80073fc <__gethex+0x11c>
 8007392:	1c71      	adds	r1, r6, #1
 8007394:	2400      	movs	r4, #0
 8007396:	7808      	ldrb	r0, [r1, #0]
 8007398:	f7ff ff8c 	bl	80072b4 <__hexdig_fun>
 800739c:	1e43      	subs	r3, r0, #1
 800739e:	b2db      	uxtb	r3, r3
 80073a0:	2b18      	cmp	r3, #24
 80073a2:	d830      	bhi.n	8007406 <__gethex+0x126>
 80073a4:	f1a0 0210 	sub.w	r2, r0, #16
 80073a8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80073ac:	f7ff ff82 	bl	80072b4 <__hexdig_fun>
 80073b0:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 80073b4:	fa5f fc8c 	uxtb.w	ip, ip
 80073b8:	f1bc 0f18 	cmp.w	ip, #24
 80073bc:	f04f 030a 	mov.w	r3, #10
 80073c0:	d91e      	bls.n	8007400 <__gethex+0x120>
 80073c2:	b104      	cbz	r4, 80073c6 <__gethex+0xe6>
 80073c4:	4252      	negs	r2, r2
 80073c6:	4417      	add	r7, r2
 80073c8:	f8ca 1000 	str.w	r1, [sl]
 80073cc:	b1ed      	cbz	r5, 800740a <__gethex+0x12a>
 80073ce:	f1bb 0f00 	cmp.w	fp, #0
 80073d2:	bf0c      	ite	eq
 80073d4:	2506      	moveq	r5, #6
 80073d6:	2500      	movne	r5, #0
 80073d8:	4628      	mov	r0, r5
 80073da:	b005      	add	sp, #20
 80073dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073e0:	2500      	movs	r5, #0
 80073e2:	462c      	mov	r4, r5
 80073e4:	e7b0      	b.n	8007348 <__gethex+0x68>
 80073e6:	2c00      	cmp	r4, #0
 80073e8:	d1c7      	bne.n	800737a <__gethex+0x9a>
 80073ea:	4627      	mov	r7, r4
 80073ec:	e7c7      	b.n	800737e <__gethex+0x9e>
 80073ee:	464e      	mov	r6, r9
 80073f0:	462f      	mov	r7, r5
 80073f2:	2501      	movs	r5, #1
 80073f4:	e7c3      	b.n	800737e <__gethex+0x9e>
 80073f6:	2400      	movs	r4, #0
 80073f8:	1cb1      	adds	r1, r6, #2
 80073fa:	e7cc      	b.n	8007396 <__gethex+0xb6>
 80073fc:	2401      	movs	r4, #1
 80073fe:	e7fb      	b.n	80073f8 <__gethex+0x118>
 8007400:	fb03 0002 	mla	r0, r3, r2, r0
 8007404:	e7ce      	b.n	80073a4 <__gethex+0xc4>
 8007406:	4631      	mov	r1, r6
 8007408:	e7de      	b.n	80073c8 <__gethex+0xe8>
 800740a:	eba6 0309 	sub.w	r3, r6, r9
 800740e:	3b01      	subs	r3, #1
 8007410:	4629      	mov	r1, r5
 8007412:	2b07      	cmp	r3, #7
 8007414:	dc0a      	bgt.n	800742c <__gethex+0x14c>
 8007416:	9801      	ldr	r0, [sp, #4]
 8007418:	f000 fba0 	bl	8007b5c <_Balloc>
 800741c:	4604      	mov	r4, r0
 800741e:	b940      	cbnz	r0, 8007432 <__gethex+0x152>
 8007420:	4b5c      	ldr	r3, [pc, #368]	@ (8007594 <__gethex+0x2b4>)
 8007422:	4602      	mov	r2, r0
 8007424:	21e4      	movs	r1, #228	@ 0xe4
 8007426:	485c      	ldr	r0, [pc, #368]	@ (8007598 <__gethex+0x2b8>)
 8007428:	f001 f8e8 	bl	80085fc <__assert_func>
 800742c:	3101      	adds	r1, #1
 800742e:	105b      	asrs	r3, r3, #1
 8007430:	e7ef      	b.n	8007412 <__gethex+0x132>
 8007432:	f100 0a14 	add.w	sl, r0, #20
 8007436:	2300      	movs	r3, #0
 8007438:	4655      	mov	r5, sl
 800743a:	469b      	mov	fp, r3
 800743c:	45b1      	cmp	r9, r6
 800743e:	d337      	bcc.n	80074b0 <__gethex+0x1d0>
 8007440:	f845 bb04 	str.w	fp, [r5], #4
 8007444:	eba5 050a 	sub.w	r5, r5, sl
 8007448:	10ad      	asrs	r5, r5, #2
 800744a:	6125      	str	r5, [r4, #16]
 800744c:	4658      	mov	r0, fp
 800744e:	f000 fc77 	bl	8007d40 <__hi0bits>
 8007452:	016d      	lsls	r5, r5, #5
 8007454:	f8d8 6000 	ldr.w	r6, [r8]
 8007458:	1a2d      	subs	r5, r5, r0
 800745a:	42b5      	cmp	r5, r6
 800745c:	dd54      	ble.n	8007508 <__gethex+0x228>
 800745e:	1bad      	subs	r5, r5, r6
 8007460:	4629      	mov	r1, r5
 8007462:	4620      	mov	r0, r4
 8007464:	f001 f803 	bl	800846e <__any_on>
 8007468:	4681      	mov	r9, r0
 800746a:	b178      	cbz	r0, 800748c <__gethex+0x1ac>
 800746c:	1e6b      	subs	r3, r5, #1
 800746e:	1159      	asrs	r1, r3, #5
 8007470:	f003 021f 	and.w	r2, r3, #31
 8007474:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007478:	f04f 0901 	mov.w	r9, #1
 800747c:	fa09 f202 	lsl.w	r2, r9, r2
 8007480:	420a      	tst	r2, r1
 8007482:	d003      	beq.n	800748c <__gethex+0x1ac>
 8007484:	454b      	cmp	r3, r9
 8007486:	dc36      	bgt.n	80074f6 <__gethex+0x216>
 8007488:	f04f 0902 	mov.w	r9, #2
 800748c:	4629      	mov	r1, r5
 800748e:	4620      	mov	r0, r4
 8007490:	f7ff febe 	bl	8007210 <rshift>
 8007494:	442f      	add	r7, r5
 8007496:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800749a:	42bb      	cmp	r3, r7
 800749c:	da42      	bge.n	8007524 <__gethex+0x244>
 800749e:	9801      	ldr	r0, [sp, #4]
 80074a0:	4621      	mov	r1, r4
 80074a2:	f000 fb9b 	bl	8007bdc <_Bfree>
 80074a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074a8:	2300      	movs	r3, #0
 80074aa:	6013      	str	r3, [r2, #0]
 80074ac:	25a3      	movs	r5, #163	@ 0xa3
 80074ae:	e793      	b.n	80073d8 <__gethex+0xf8>
 80074b0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80074b4:	2a2e      	cmp	r2, #46	@ 0x2e
 80074b6:	d012      	beq.n	80074de <__gethex+0x1fe>
 80074b8:	2b20      	cmp	r3, #32
 80074ba:	d104      	bne.n	80074c6 <__gethex+0x1e6>
 80074bc:	f845 bb04 	str.w	fp, [r5], #4
 80074c0:	f04f 0b00 	mov.w	fp, #0
 80074c4:	465b      	mov	r3, fp
 80074c6:	7830      	ldrb	r0, [r6, #0]
 80074c8:	9303      	str	r3, [sp, #12]
 80074ca:	f7ff fef3 	bl	80072b4 <__hexdig_fun>
 80074ce:	9b03      	ldr	r3, [sp, #12]
 80074d0:	f000 000f 	and.w	r0, r0, #15
 80074d4:	4098      	lsls	r0, r3
 80074d6:	ea4b 0b00 	orr.w	fp, fp, r0
 80074da:	3304      	adds	r3, #4
 80074dc:	e7ae      	b.n	800743c <__gethex+0x15c>
 80074de:	45b1      	cmp	r9, r6
 80074e0:	d8ea      	bhi.n	80074b8 <__gethex+0x1d8>
 80074e2:	492b      	ldr	r1, [pc, #172]	@ (8007590 <__gethex+0x2b0>)
 80074e4:	9303      	str	r3, [sp, #12]
 80074e6:	2201      	movs	r2, #1
 80074e8:	4630      	mov	r0, r6
 80074ea:	f7ff fe3b 	bl	8007164 <strncmp>
 80074ee:	9b03      	ldr	r3, [sp, #12]
 80074f0:	2800      	cmp	r0, #0
 80074f2:	d1e1      	bne.n	80074b8 <__gethex+0x1d8>
 80074f4:	e7a2      	b.n	800743c <__gethex+0x15c>
 80074f6:	1ea9      	subs	r1, r5, #2
 80074f8:	4620      	mov	r0, r4
 80074fa:	f000 ffb8 	bl	800846e <__any_on>
 80074fe:	2800      	cmp	r0, #0
 8007500:	d0c2      	beq.n	8007488 <__gethex+0x1a8>
 8007502:	f04f 0903 	mov.w	r9, #3
 8007506:	e7c1      	b.n	800748c <__gethex+0x1ac>
 8007508:	da09      	bge.n	800751e <__gethex+0x23e>
 800750a:	1b75      	subs	r5, r6, r5
 800750c:	4621      	mov	r1, r4
 800750e:	9801      	ldr	r0, [sp, #4]
 8007510:	462a      	mov	r2, r5
 8007512:	f000 fd73 	bl	8007ffc <__lshift>
 8007516:	1b7f      	subs	r7, r7, r5
 8007518:	4604      	mov	r4, r0
 800751a:	f100 0a14 	add.w	sl, r0, #20
 800751e:	f04f 0900 	mov.w	r9, #0
 8007522:	e7b8      	b.n	8007496 <__gethex+0x1b6>
 8007524:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007528:	42bd      	cmp	r5, r7
 800752a:	dd6f      	ble.n	800760c <__gethex+0x32c>
 800752c:	1bed      	subs	r5, r5, r7
 800752e:	42ae      	cmp	r6, r5
 8007530:	dc34      	bgt.n	800759c <__gethex+0x2bc>
 8007532:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007536:	2b02      	cmp	r3, #2
 8007538:	d022      	beq.n	8007580 <__gethex+0x2a0>
 800753a:	2b03      	cmp	r3, #3
 800753c:	d024      	beq.n	8007588 <__gethex+0x2a8>
 800753e:	2b01      	cmp	r3, #1
 8007540:	d115      	bne.n	800756e <__gethex+0x28e>
 8007542:	42ae      	cmp	r6, r5
 8007544:	d113      	bne.n	800756e <__gethex+0x28e>
 8007546:	2e01      	cmp	r6, #1
 8007548:	d10b      	bne.n	8007562 <__gethex+0x282>
 800754a:	9a02      	ldr	r2, [sp, #8]
 800754c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007550:	6013      	str	r3, [r2, #0]
 8007552:	2301      	movs	r3, #1
 8007554:	6123      	str	r3, [r4, #16]
 8007556:	f8ca 3000 	str.w	r3, [sl]
 800755a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800755c:	2562      	movs	r5, #98	@ 0x62
 800755e:	601c      	str	r4, [r3, #0]
 8007560:	e73a      	b.n	80073d8 <__gethex+0xf8>
 8007562:	1e71      	subs	r1, r6, #1
 8007564:	4620      	mov	r0, r4
 8007566:	f000 ff82 	bl	800846e <__any_on>
 800756a:	2800      	cmp	r0, #0
 800756c:	d1ed      	bne.n	800754a <__gethex+0x26a>
 800756e:	9801      	ldr	r0, [sp, #4]
 8007570:	4621      	mov	r1, r4
 8007572:	f000 fb33 	bl	8007bdc <_Bfree>
 8007576:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007578:	2300      	movs	r3, #0
 800757a:	6013      	str	r3, [r2, #0]
 800757c:	2550      	movs	r5, #80	@ 0x50
 800757e:	e72b      	b.n	80073d8 <__gethex+0xf8>
 8007580:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007582:	2b00      	cmp	r3, #0
 8007584:	d1f3      	bne.n	800756e <__gethex+0x28e>
 8007586:	e7e0      	b.n	800754a <__gethex+0x26a>
 8007588:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800758a:	2b00      	cmp	r3, #0
 800758c:	d1dd      	bne.n	800754a <__gethex+0x26a>
 800758e:	e7ee      	b.n	800756e <__gethex+0x28e>
 8007590:	08008fd0 	.word	0x08008fd0
 8007594:	08008fe6 	.word	0x08008fe6
 8007598:	08008ff7 	.word	0x08008ff7
 800759c:	1e6f      	subs	r7, r5, #1
 800759e:	f1b9 0f00 	cmp.w	r9, #0
 80075a2:	d130      	bne.n	8007606 <__gethex+0x326>
 80075a4:	b127      	cbz	r7, 80075b0 <__gethex+0x2d0>
 80075a6:	4639      	mov	r1, r7
 80075a8:	4620      	mov	r0, r4
 80075aa:	f000 ff60 	bl	800846e <__any_on>
 80075ae:	4681      	mov	r9, r0
 80075b0:	117a      	asrs	r2, r7, #5
 80075b2:	2301      	movs	r3, #1
 80075b4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80075b8:	f007 071f 	and.w	r7, r7, #31
 80075bc:	40bb      	lsls	r3, r7
 80075be:	4213      	tst	r3, r2
 80075c0:	4629      	mov	r1, r5
 80075c2:	4620      	mov	r0, r4
 80075c4:	bf18      	it	ne
 80075c6:	f049 0902 	orrne.w	r9, r9, #2
 80075ca:	f7ff fe21 	bl	8007210 <rshift>
 80075ce:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80075d2:	1b76      	subs	r6, r6, r5
 80075d4:	2502      	movs	r5, #2
 80075d6:	f1b9 0f00 	cmp.w	r9, #0
 80075da:	d047      	beq.n	800766c <__gethex+0x38c>
 80075dc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80075e0:	2b02      	cmp	r3, #2
 80075e2:	d015      	beq.n	8007610 <__gethex+0x330>
 80075e4:	2b03      	cmp	r3, #3
 80075e6:	d017      	beq.n	8007618 <__gethex+0x338>
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d109      	bne.n	8007600 <__gethex+0x320>
 80075ec:	f019 0f02 	tst.w	r9, #2
 80075f0:	d006      	beq.n	8007600 <__gethex+0x320>
 80075f2:	f8da 3000 	ldr.w	r3, [sl]
 80075f6:	ea49 0903 	orr.w	r9, r9, r3
 80075fa:	f019 0f01 	tst.w	r9, #1
 80075fe:	d10e      	bne.n	800761e <__gethex+0x33e>
 8007600:	f045 0510 	orr.w	r5, r5, #16
 8007604:	e032      	b.n	800766c <__gethex+0x38c>
 8007606:	f04f 0901 	mov.w	r9, #1
 800760a:	e7d1      	b.n	80075b0 <__gethex+0x2d0>
 800760c:	2501      	movs	r5, #1
 800760e:	e7e2      	b.n	80075d6 <__gethex+0x2f6>
 8007610:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007612:	f1c3 0301 	rsb	r3, r3, #1
 8007616:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007618:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800761a:	2b00      	cmp	r3, #0
 800761c:	d0f0      	beq.n	8007600 <__gethex+0x320>
 800761e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007622:	f104 0314 	add.w	r3, r4, #20
 8007626:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800762a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800762e:	f04f 0c00 	mov.w	ip, #0
 8007632:	4618      	mov	r0, r3
 8007634:	f853 2b04 	ldr.w	r2, [r3], #4
 8007638:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800763c:	d01b      	beq.n	8007676 <__gethex+0x396>
 800763e:	3201      	adds	r2, #1
 8007640:	6002      	str	r2, [r0, #0]
 8007642:	2d02      	cmp	r5, #2
 8007644:	f104 0314 	add.w	r3, r4, #20
 8007648:	d13c      	bne.n	80076c4 <__gethex+0x3e4>
 800764a:	f8d8 2000 	ldr.w	r2, [r8]
 800764e:	3a01      	subs	r2, #1
 8007650:	42b2      	cmp	r2, r6
 8007652:	d109      	bne.n	8007668 <__gethex+0x388>
 8007654:	1171      	asrs	r1, r6, #5
 8007656:	2201      	movs	r2, #1
 8007658:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800765c:	f006 061f 	and.w	r6, r6, #31
 8007660:	fa02 f606 	lsl.w	r6, r2, r6
 8007664:	421e      	tst	r6, r3
 8007666:	d13a      	bne.n	80076de <__gethex+0x3fe>
 8007668:	f045 0520 	orr.w	r5, r5, #32
 800766c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800766e:	601c      	str	r4, [r3, #0]
 8007670:	9b02      	ldr	r3, [sp, #8]
 8007672:	601f      	str	r7, [r3, #0]
 8007674:	e6b0      	b.n	80073d8 <__gethex+0xf8>
 8007676:	4299      	cmp	r1, r3
 8007678:	f843 cc04 	str.w	ip, [r3, #-4]
 800767c:	d8d9      	bhi.n	8007632 <__gethex+0x352>
 800767e:	68a3      	ldr	r3, [r4, #8]
 8007680:	459b      	cmp	fp, r3
 8007682:	db17      	blt.n	80076b4 <__gethex+0x3d4>
 8007684:	6861      	ldr	r1, [r4, #4]
 8007686:	9801      	ldr	r0, [sp, #4]
 8007688:	3101      	adds	r1, #1
 800768a:	f000 fa67 	bl	8007b5c <_Balloc>
 800768e:	4681      	mov	r9, r0
 8007690:	b918      	cbnz	r0, 800769a <__gethex+0x3ba>
 8007692:	4b1a      	ldr	r3, [pc, #104]	@ (80076fc <__gethex+0x41c>)
 8007694:	4602      	mov	r2, r0
 8007696:	2184      	movs	r1, #132	@ 0x84
 8007698:	e6c5      	b.n	8007426 <__gethex+0x146>
 800769a:	6922      	ldr	r2, [r4, #16]
 800769c:	3202      	adds	r2, #2
 800769e:	f104 010c 	add.w	r1, r4, #12
 80076a2:	0092      	lsls	r2, r2, #2
 80076a4:	300c      	adds	r0, #12
 80076a6:	f7ff fd9c 	bl	80071e2 <memcpy>
 80076aa:	4621      	mov	r1, r4
 80076ac:	9801      	ldr	r0, [sp, #4]
 80076ae:	f000 fa95 	bl	8007bdc <_Bfree>
 80076b2:	464c      	mov	r4, r9
 80076b4:	6923      	ldr	r3, [r4, #16]
 80076b6:	1c5a      	adds	r2, r3, #1
 80076b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80076bc:	6122      	str	r2, [r4, #16]
 80076be:	2201      	movs	r2, #1
 80076c0:	615a      	str	r2, [r3, #20]
 80076c2:	e7be      	b.n	8007642 <__gethex+0x362>
 80076c4:	6922      	ldr	r2, [r4, #16]
 80076c6:	455a      	cmp	r2, fp
 80076c8:	dd0b      	ble.n	80076e2 <__gethex+0x402>
 80076ca:	2101      	movs	r1, #1
 80076cc:	4620      	mov	r0, r4
 80076ce:	f7ff fd9f 	bl	8007210 <rshift>
 80076d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80076d6:	3701      	adds	r7, #1
 80076d8:	42bb      	cmp	r3, r7
 80076da:	f6ff aee0 	blt.w	800749e <__gethex+0x1be>
 80076de:	2501      	movs	r5, #1
 80076e0:	e7c2      	b.n	8007668 <__gethex+0x388>
 80076e2:	f016 061f 	ands.w	r6, r6, #31
 80076e6:	d0fa      	beq.n	80076de <__gethex+0x3fe>
 80076e8:	4453      	add	r3, sl
 80076ea:	f1c6 0620 	rsb	r6, r6, #32
 80076ee:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80076f2:	f000 fb25 	bl	8007d40 <__hi0bits>
 80076f6:	42b0      	cmp	r0, r6
 80076f8:	dbe7      	blt.n	80076ca <__gethex+0x3ea>
 80076fa:	e7f0      	b.n	80076de <__gethex+0x3fe>
 80076fc:	08008fe6 	.word	0x08008fe6

08007700 <L_shift>:
 8007700:	f1c2 0208 	rsb	r2, r2, #8
 8007704:	0092      	lsls	r2, r2, #2
 8007706:	b570      	push	{r4, r5, r6, lr}
 8007708:	f1c2 0620 	rsb	r6, r2, #32
 800770c:	6843      	ldr	r3, [r0, #4]
 800770e:	6804      	ldr	r4, [r0, #0]
 8007710:	fa03 f506 	lsl.w	r5, r3, r6
 8007714:	432c      	orrs	r4, r5
 8007716:	40d3      	lsrs	r3, r2
 8007718:	6004      	str	r4, [r0, #0]
 800771a:	f840 3f04 	str.w	r3, [r0, #4]!
 800771e:	4288      	cmp	r0, r1
 8007720:	d3f4      	bcc.n	800770c <L_shift+0xc>
 8007722:	bd70      	pop	{r4, r5, r6, pc}

08007724 <__match>:
 8007724:	b530      	push	{r4, r5, lr}
 8007726:	6803      	ldr	r3, [r0, #0]
 8007728:	3301      	adds	r3, #1
 800772a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800772e:	b914      	cbnz	r4, 8007736 <__match+0x12>
 8007730:	6003      	str	r3, [r0, #0]
 8007732:	2001      	movs	r0, #1
 8007734:	bd30      	pop	{r4, r5, pc}
 8007736:	f813 2b01 	ldrb.w	r2, [r3], #1
 800773a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800773e:	2d19      	cmp	r5, #25
 8007740:	bf98      	it	ls
 8007742:	3220      	addls	r2, #32
 8007744:	42a2      	cmp	r2, r4
 8007746:	d0f0      	beq.n	800772a <__match+0x6>
 8007748:	2000      	movs	r0, #0
 800774a:	e7f3      	b.n	8007734 <__match+0x10>

0800774c <__hexnan>:
 800774c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007750:	680b      	ldr	r3, [r1, #0]
 8007752:	6801      	ldr	r1, [r0, #0]
 8007754:	115e      	asrs	r6, r3, #5
 8007756:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800775a:	f013 031f 	ands.w	r3, r3, #31
 800775e:	b087      	sub	sp, #28
 8007760:	bf18      	it	ne
 8007762:	3604      	addne	r6, #4
 8007764:	2500      	movs	r5, #0
 8007766:	1f37      	subs	r7, r6, #4
 8007768:	4682      	mov	sl, r0
 800776a:	4690      	mov	r8, r2
 800776c:	9301      	str	r3, [sp, #4]
 800776e:	f846 5c04 	str.w	r5, [r6, #-4]
 8007772:	46b9      	mov	r9, r7
 8007774:	463c      	mov	r4, r7
 8007776:	9502      	str	r5, [sp, #8]
 8007778:	46ab      	mov	fp, r5
 800777a:	784a      	ldrb	r2, [r1, #1]
 800777c:	1c4b      	adds	r3, r1, #1
 800777e:	9303      	str	r3, [sp, #12]
 8007780:	b342      	cbz	r2, 80077d4 <__hexnan+0x88>
 8007782:	4610      	mov	r0, r2
 8007784:	9105      	str	r1, [sp, #20]
 8007786:	9204      	str	r2, [sp, #16]
 8007788:	f7ff fd94 	bl	80072b4 <__hexdig_fun>
 800778c:	2800      	cmp	r0, #0
 800778e:	d151      	bne.n	8007834 <__hexnan+0xe8>
 8007790:	9a04      	ldr	r2, [sp, #16]
 8007792:	9905      	ldr	r1, [sp, #20]
 8007794:	2a20      	cmp	r2, #32
 8007796:	d818      	bhi.n	80077ca <__hexnan+0x7e>
 8007798:	9b02      	ldr	r3, [sp, #8]
 800779a:	459b      	cmp	fp, r3
 800779c:	dd13      	ble.n	80077c6 <__hexnan+0x7a>
 800779e:	454c      	cmp	r4, r9
 80077a0:	d206      	bcs.n	80077b0 <__hexnan+0x64>
 80077a2:	2d07      	cmp	r5, #7
 80077a4:	dc04      	bgt.n	80077b0 <__hexnan+0x64>
 80077a6:	462a      	mov	r2, r5
 80077a8:	4649      	mov	r1, r9
 80077aa:	4620      	mov	r0, r4
 80077ac:	f7ff ffa8 	bl	8007700 <L_shift>
 80077b0:	4544      	cmp	r4, r8
 80077b2:	d952      	bls.n	800785a <__hexnan+0x10e>
 80077b4:	2300      	movs	r3, #0
 80077b6:	f1a4 0904 	sub.w	r9, r4, #4
 80077ba:	f844 3c04 	str.w	r3, [r4, #-4]
 80077be:	f8cd b008 	str.w	fp, [sp, #8]
 80077c2:	464c      	mov	r4, r9
 80077c4:	461d      	mov	r5, r3
 80077c6:	9903      	ldr	r1, [sp, #12]
 80077c8:	e7d7      	b.n	800777a <__hexnan+0x2e>
 80077ca:	2a29      	cmp	r2, #41	@ 0x29
 80077cc:	d157      	bne.n	800787e <__hexnan+0x132>
 80077ce:	3102      	adds	r1, #2
 80077d0:	f8ca 1000 	str.w	r1, [sl]
 80077d4:	f1bb 0f00 	cmp.w	fp, #0
 80077d8:	d051      	beq.n	800787e <__hexnan+0x132>
 80077da:	454c      	cmp	r4, r9
 80077dc:	d206      	bcs.n	80077ec <__hexnan+0xa0>
 80077de:	2d07      	cmp	r5, #7
 80077e0:	dc04      	bgt.n	80077ec <__hexnan+0xa0>
 80077e2:	462a      	mov	r2, r5
 80077e4:	4649      	mov	r1, r9
 80077e6:	4620      	mov	r0, r4
 80077e8:	f7ff ff8a 	bl	8007700 <L_shift>
 80077ec:	4544      	cmp	r4, r8
 80077ee:	d936      	bls.n	800785e <__hexnan+0x112>
 80077f0:	f1a8 0204 	sub.w	r2, r8, #4
 80077f4:	4623      	mov	r3, r4
 80077f6:	f853 1b04 	ldr.w	r1, [r3], #4
 80077fa:	f842 1f04 	str.w	r1, [r2, #4]!
 80077fe:	429f      	cmp	r7, r3
 8007800:	d2f9      	bcs.n	80077f6 <__hexnan+0xaa>
 8007802:	1b3b      	subs	r3, r7, r4
 8007804:	f023 0303 	bic.w	r3, r3, #3
 8007808:	3304      	adds	r3, #4
 800780a:	3401      	adds	r4, #1
 800780c:	3e03      	subs	r6, #3
 800780e:	42b4      	cmp	r4, r6
 8007810:	bf88      	it	hi
 8007812:	2304      	movhi	r3, #4
 8007814:	4443      	add	r3, r8
 8007816:	2200      	movs	r2, #0
 8007818:	f843 2b04 	str.w	r2, [r3], #4
 800781c:	429f      	cmp	r7, r3
 800781e:	d2fb      	bcs.n	8007818 <__hexnan+0xcc>
 8007820:	683b      	ldr	r3, [r7, #0]
 8007822:	b91b      	cbnz	r3, 800782c <__hexnan+0xe0>
 8007824:	4547      	cmp	r7, r8
 8007826:	d128      	bne.n	800787a <__hexnan+0x12e>
 8007828:	2301      	movs	r3, #1
 800782a:	603b      	str	r3, [r7, #0]
 800782c:	2005      	movs	r0, #5
 800782e:	b007      	add	sp, #28
 8007830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007834:	3501      	adds	r5, #1
 8007836:	2d08      	cmp	r5, #8
 8007838:	f10b 0b01 	add.w	fp, fp, #1
 800783c:	dd06      	ble.n	800784c <__hexnan+0x100>
 800783e:	4544      	cmp	r4, r8
 8007840:	d9c1      	bls.n	80077c6 <__hexnan+0x7a>
 8007842:	2300      	movs	r3, #0
 8007844:	f844 3c04 	str.w	r3, [r4, #-4]
 8007848:	2501      	movs	r5, #1
 800784a:	3c04      	subs	r4, #4
 800784c:	6822      	ldr	r2, [r4, #0]
 800784e:	f000 000f 	and.w	r0, r0, #15
 8007852:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007856:	6020      	str	r0, [r4, #0]
 8007858:	e7b5      	b.n	80077c6 <__hexnan+0x7a>
 800785a:	2508      	movs	r5, #8
 800785c:	e7b3      	b.n	80077c6 <__hexnan+0x7a>
 800785e:	9b01      	ldr	r3, [sp, #4]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d0dd      	beq.n	8007820 <__hexnan+0xd4>
 8007864:	f1c3 0320 	rsb	r3, r3, #32
 8007868:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800786c:	40da      	lsrs	r2, r3
 800786e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007872:	4013      	ands	r3, r2
 8007874:	f846 3c04 	str.w	r3, [r6, #-4]
 8007878:	e7d2      	b.n	8007820 <__hexnan+0xd4>
 800787a:	3f04      	subs	r7, #4
 800787c:	e7d0      	b.n	8007820 <__hexnan+0xd4>
 800787e:	2004      	movs	r0, #4
 8007880:	e7d5      	b.n	800782e <__hexnan+0xe2>
	...

08007884 <sbrk_aligned>:
 8007884:	b570      	push	{r4, r5, r6, lr}
 8007886:	4e0f      	ldr	r6, [pc, #60]	@ (80078c4 <sbrk_aligned+0x40>)
 8007888:	460c      	mov	r4, r1
 800788a:	6831      	ldr	r1, [r6, #0]
 800788c:	4605      	mov	r5, r0
 800788e:	b911      	cbnz	r1, 8007896 <sbrk_aligned+0x12>
 8007890:	f000 fe82 	bl	8008598 <_sbrk_r>
 8007894:	6030      	str	r0, [r6, #0]
 8007896:	4621      	mov	r1, r4
 8007898:	4628      	mov	r0, r5
 800789a:	f000 fe7d 	bl	8008598 <_sbrk_r>
 800789e:	1c43      	adds	r3, r0, #1
 80078a0:	d103      	bne.n	80078aa <sbrk_aligned+0x26>
 80078a2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80078a6:	4620      	mov	r0, r4
 80078a8:	bd70      	pop	{r4, r5, r6, pc}
 80078aa:	1cc4      	adds	r4, r0, #3
 80078ac:	f024 0403 	bic.w	r4, r4, #3
 80078b0:	42a0      	cmp	r0, r4
 80078b2:	d0f8      	beq.n	80078a6 <sbrk_aligned+0x22>
 80078b4:	1a21      	subs	r1, r4, r0
 80078b6:	4628      	mov	r0, r5
 80078b8:	f000 fe6e 	bl	8008598 <_sbrk_r>
 80078bc:	3001      	adds	r0, #1
 80078be:	d1f2      	bne.n	80078a6 <sbrk_aligned+0x22>
 80078c0:	e7ef      	b.n	80078a2 <sbrk_aligned+0x1e>
 80078c2:	bf00      	nop
 80078c4:	20000620 	.word	0x20000620

080078c8 <_malloc_r>:
 80078c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078cc:	1ccd      	adds	r5, r1, #3
 80078ce:	f025 0503 	bic.w	r5, r5, #3
 80078d2:	3508      	adds	r5, #8
 80078d4:	2d0c      	cmp	r5, #12
 80078d6:	bf38      	it	cc
 80078d8:	250c      	movcc	r5, #12
 80078da:	2d00      	cmp	r5, #0
 80078dc:	4606      	mov	r6, r0
 80078de:	db01      	blt.n	80078e4 <_malloc_r+0x1c>
 80078e0:	42a9      	cmp	r1, r5
 80078e2:	d904      	bls.n	80078ee <_malloc_r+0x26>
 80078e4:	230c      	movs	r3, #12
 80078e6:	6033      	str	r3, [r6, #0]
 80078e8:	2000      	movs	r0, #0
 80078ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80079c4 <_malloc_r+0xfc>
 80078f2:	f000 f927 	bl	8007b44 <__malloc_lock>
 80078f6:	f8d8 3000 	ldr.w	r3, [r8]
 80078fa:	461c      	mov	r4, r3
 80078fc:	bb44      	cbnz	r4, 8007950 <_malloc_r+0x88>
 80078fe:	4629      	mov	r1, r5
 8007900:	4630      	mov	r0, r6
 8007902:	f7ff ffbf 	bl	8007884 <sbrk_aligned>
 8007906:	1c43      	adds	r3, r0, #1
 8007908:	4604      	mov	r4, r0
 800790a:	d158      	bne.n	80079be <_malloc_r+0xf6>
 800790c:	f8d8 4000 	ldr.w	r4, [r8]
 8007910:	4627      	mov	r7, r4
 8007912:	2f00      	cmp	r7, #0
 8007914:	d143      	bne.n	800799e <_malloc_r+0xd6>
 8007916:	2c00      	cmp	r4, #0
 8007918:	d04b      	beq.n	80079b2 <_malloc_r+0xea>
 800791a:	6823      	ldr	r3, [r4, #0]
 800791c:	4639      	mov	r1, r7
 800791e:	4630      	mov	r0, r6
 8007920:	eb04 0903 	add.w	r9, r4, r3
 8007924:	f000 fe38 	bl	8008598 <_sbrk_r>
 8007928:	4581      	cmp	r9, r0
 800792a:	d142      	bne.n	80079b2 <_malloc_r+0xea>
 800792c:	6821      	ldr	r1, [r4, #0]
 800792e:	1a6d      	subs	r5, r5, r1
 8007930:	4629      	mov	r1, r5
 8007932:	4630      	mov	r0, r6
 8007934:	f7ff ffa6 	bl	8007884 <sbrk_aligned>
 8007938:	3001      	adds	r0, #1
 800793a:	d03a      	beq.n	80079b2 <_malloc_r+0xea>
 800793c:	6823      	ldr	r3, [r4, #0]
 800793e:	442b      	add	r3, r5
 8007940:	6023      	str	r3, [r4, #0]
 8007942:	f8d8 3000 	ldr.w	r3, [r8]
 8007946:	685a      	ldr	r2, [r3, #4]
 8007948:	bb62      	cbnz	r2, 80079a4 <_malloc_r+0xdc>
 800794a:	f8c8 7000 	str.w	r7, [r8]
 800794e:	e00f      	b.n	8007970 <_malloc_r+0xa8>
 8007950:	6822      	ldr	r2, [r4, #0]
 8007952:	1b52      	subs	r2, r2, r5
 8007954:	d420      	bmi.n	8007998 <_malloc_r+0xd0>
 8007956:	2a0b      	cmp	r2, #11
 8007958:	d917      	bls.n	800798a <_malloc_r+0xc2>
 800795a:	1961      	adds	r1, r4, r5
 800795c:	42a3      	cmp	r3, r4
 800795e:	6025      	str	r5, [r4, #0]
 8007960:	bf18      	it	ne
 8007962:	6059      	strne	r1, [r3, #4]
 8007964:	6863      	ldr	r3, [r4, #4]
 8007966:	bf08      	it	eq
 8007968:	f8c8 1000 	streq.w	r1, [r8]
 800796c:	5162      	str	r2, [r4, r5]
 800796e:	604b      	str	r3, [r1, #4]
 8007970:	4630      	mov	r0, r6
 8007972:	f000 f8ed 	bl	8007b50 <__malloc_unlock>
 8007976:	f104 000b 	add.w	r0, r4, #11
 800797a:	1d23      	adds	r3, r4, #4
 800797c:	f020 0007 	bic.w	r0, r0, #7
 8007980:	1ac2      	subs	r2, r0, r3
 8007982:	bf1c      	itt	ne
 8007984:	1a1b      	subne	r3, r3, r0
 8007986:	50a3      	strne	r3, [r4, r2]
 8007988:	e7af      	b.n	80078ea <_malloc_r+0x22>
 800798a:	6862      	ldr	r2, [r4, #4]
 800798c:	42a3      	cmp	r3, r4
 800798e:	bf0c      	ite	eq
 8007990:	f8c8 2000 	streq.w	r2, [r8]
 8007994:	605a      	strne	r2, [r3, #4]
 8007996:	e7eb      	b.n	8007970 <_malloc_r+0xa8>
 8007998:	4623      	mov	r3, r4
 800799a:	6864      	ldr	r4, [r4, #4]
 800799c:	e7ae      	b.n	80078fc <_malloc_r+0x34>
 800799e:	463c      	mov	r4, r7
 80079a0:	687f      	ldr	r7, [r7, #4]
 80079a2:	e7b6      	b.n	8007912 <_malloc_r+0x4a>
 80079a4:	461a      	mov	r2, r3
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	42a3      	cmp	r3, r4
 80079aa:	d1fb      	bne.n	80079a4 <_malloc_r+0xdc>
 80079ac:	2300      	movs	r3, #0
 80079ae:	6053      	str	r3, [r2, #4]
 80079b0:	e7de      	b.n	8007970 <_malloc_r+0xa8>
 80079b2:	230c      	movs	r3, #12
 80079b4:	6033      	str	r3, [r6, #0]
 80079b6:	4630      	mov	r0, r6
 80079b8:	f000 f8ca 	bl	8007b50 <__malloc_unlock>
 80079bc:	e794      	b.n	80078e8 <_malloc_r+0x20>
 80079be:	6005      	str	r5, [r0, #0]
 80079c0:	e7d6      	b.n	8007970 <_malloc_r+0xa8>
 80079c2:	bf00      	nop
 80079c4:	20000624 	.word	0x20000624

080079c8 <__ascii_mbtowc>:
 80079c8:	b082      	sub	sp, #8
 80079ca:	b901      	cbnz	r1, 80079ce <__ascii_mbtowc+0x6>
 80079cc:	a901      	add	r1, sp, #4
 80079ce:	b142      	cbz	r2, 80079e2 <__ascii_mbtowc+0x1a>
 80079d0:	b14b      	cbz	r3, 80079e6 <__ascii_mbtowc+0x1e>
 80079d2:	7813      	ldrb	r3, [r2, #0]
 80079d4:	600b      	str	r3, [r1, #0]
 80079d6:	7812      	ldrb	r2, [r2, #0]
 80079d8:	1e10      	subs	r0, r2, #0
 80079da:	bf18      	it	ne
 80079dc:	2001      	movne	r0, #1
 80079de:	b002      	add	sp, #8
 80079e0:	4770      	bx	lr
 80079e2:	4610      	mov	r0, r2
 80079e4:	e7fb      	b.n	80079de <__ascii_mbtowc+0x16>
 80079e6:	f06f 0001 	mvn.w	r0, #1
 80079ea:	e7f8      	b.n	80079de <__ascii_mbtowc+0x16>

080079ec <__sflush_r>:
 80079ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079f4:	0716      	lsls	r6, r2, #28
 80079f6:	4605      	mov	r5, r0
 80079f8:	460c      	mov	r4, r1
 80079fa:	d454      	bmi.n	8007aa6 <__sflush_r+0xba>
 80079fc:	684b      	ldr	r3, [r1, #4]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	dc02      	bgt.n	8007a08 <__sflush_r+0x1c>
 8007a02:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	dd48      	ble.n	8007a9a <__sflush_r+0xae>
 8007a08:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a0a:	2e00      	cmp	r6, #0
 8007a0c:	d045      	beq.n	8007a9a <__sflush_r+0xae>
 8007a0e:	2300      	movs	r3, #0
 8007a10:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a14:	682f      	ldr	r7, [r5, #0]
 8007a16:	6a21      	ldr	r1, [r4, #32]
 8007a18:	602b      	str	r3, [r5, #0]
 8007a1a:	d030      	beq.n	8007a7e <__sflush_r+0x92>
 8007a1c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a1e:	89a3      	ldrh	r3, [r4, #12]
 8007a20:	0759      	lsls	r1, r3, #29
 8007a22:	d505      	bpl.n	8007a30 <__sflush_r+0x44>
 8007a24:	6863      	ldr	r3, [r4, #4]
 8007a26:	1ad2      	subs	r2, r2, r3
 8007a28:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a2a:	b10b      	cbz	r3, 8007a30 <__sflush_r+0x44>
 8007a2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a2e:	1ad2      	subs	r2, r2, r3
 8007a30:	2300      	movs	r3, #0
 8007a32:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a34:	6a21      	ldr	r1, [r4, #32]
 8007a36:	4628      	mov	r0, r5
 8007a38:	47b0      	blx	r6
 8007a3a:	1c43      	adds	r3, r0, #1
 8007a3c:	89a3      	ldrh	r3, [r4, #12]
 8007a3e:	d106      	bne.n	8007a4e <__sflush_r+0x62>
 8007a40:	6829      	ldr	r1, [r5, #0]
 8007a42:	291d      	cmp	r1, #29
 8007a44:	d82b      	bhi.n	8007a9e <__sflush_r+0xb2>
 8007a46:	4a2a      	ldr	r2, [pc, #168]	@ (8007af0 <__sflush_r+0x104>)
 8007a48:	40ca      	lsrs	r2, r1
 8007a4a:	07d6      	lsls	r6, r2, #31
 8007a4c:	d527      	bpl.n	8007a9e <__sflush_r+0xb2>
 8007a4e:	2200      	movs	r2, #0
 8007a50:	6062      	str	r2, [r4, #4]
 8007a52:	04d9      	lsls	r1, r3, #19
 8007a54:	6922      	ldr	r2, [r4, #16]
 8007a56:	6022      	str	r2, [r4, #0]
 8007a58:	d504      	bpl.n	8007a64 <__sflush_r+0x78>
 8007a5a:	1c42      	adds	r2, r0, #1
 8007a5c:	d101      	bne.n	8007a62 <__sflush_r+0x76>
 8007a5e:	682b      	ldr	r3, [r5, #0]
 8007a60:	b903      	cbnz	r3, 8007a64 <__sflush_r+0x78>
 8007a62:	6560      	str	r0, [r4, #84]	@ 0x54
 8007a64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a66:	602f      	str	r7, [r5, #0]
 8007a68:	b1b9      	cbz	r1, 8007a9a <__sflush_r+0xae>
 8007a6a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a6e:	4299      	cmp	r1, r3
 8007a70:	d002      	beq.n	8007a78 <__sflush_r+0x8c>
 8007a72:	4628      	mov	r0, r5
 8007a74:	f000 fdf4 	bl	8008660 <_free_r>
 8007a78:	2300      	movs	r3, #0
 8007a7a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a7c:	e00d      	b.n	8007a9a <__sflush_r+0xae>
 8007a7e:	2301      	movs	r3, #1
 8007a80:	4628      	mov	r0, r5
 8007a82:	47b0      	blx	r6
 8007a84:	4602      	mov	r2, r0
 8007a86:	1c50      	adds	r0, r2, #1
 8007a88:	d1c9      	bne.n	8007a1e <__sflush_r+0x32>
 8007a8a:	682b      	ldr	r3, [r5, #0]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d0c6      	beq.n	8007a1e <__sflush_r+0x32>
 8007a90:	2b1d      	cmp	r3, #29
 8007a92:	d001      	beq.n	8007a98 <__sflush_r+0xac>
 8007a94:	2b16      	cmp	r3, #22
 8007a96:	d11e      	bne.n	8007ad6 <__sflush_r+0xea>
 8007a98:	602f      	str	r7, [r5, #0]
 8007a9a:	2000      	movs	r0, #0
 8007a9c:	e022      	b.n	8007ae4 <__sflush_r+0xf8>
 8007a9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007aa2:	b21b      	sxth	r3, r3
 8007aa4:	e01b      	b.n	8007ade <__sflush_r+0xf2>
 8007aa6:	690f      	ldr	r7, [r1, #16]
 8007aa8:	2f00      	cmp	r7, #0
 8007aaa:	d0f6      	beq.n	8007a9a <__sflush_r+0xae>
 8007aac:	0793      	lsls	r3, r2, #30
 8007aae:	680e      	ldr	r6, [r1, #0]
 8007ab0:	bf08      	it	eq
 8007ab2:	694b      	ldreq	r3, [r1, #20]
 8007ab4:	600f      	str	r7, [r1, #0]
 8007ab6:	bf18      	it	ne
 8007ab8:	2300      	movne	r3, #0
 8007aba:	eba6 0807 	sub.w	r8, r6, r7
 8007abe:	608b      	str	r3, [r1, #8]
 8007ac0:	f1b8 0f00 	cmp.w	r8, #0
 8007ac4:	dde9      	ble.n	8007a9a <__sflush_r+0xae>
 8007ac6:	6a21      	ldr	r1, [r4, #32]
 8007ac8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007aca:	4643      	mov	r3, r8
 8007acc:	463a      	mov	r2, r7
 8007ace:	4628      	mov	r0, r5
 8007ad0:	47b0      	blx	r6
 8007ad2:	2800      	cmp	r0, #0
 8007ad4:	dc08      	bgt.n	8007ae8 <__sflush_r+0xfc>
 8007ad6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ada:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ade:	81a3      	strh	r3, [r4, #12]
 8007ae0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ae8:	4407      	add	r7, r0
 8007aea:	eba8 0800 	sub.w	r8, r8, r0
 8007aee:	e7e7      	b.n	8007ac0 <__sflush_r+0xd4>
 8007af0:	20400001 	.word	0x20400001

08007af4 <_fflush_r>:
 8007af4:	b538      	push	{r3, r4, r5, lr}
 8007af6:	690b      	ldr	r3, [r1, #16]
 8007af8:	4605      	mov	r5, r0
 8007afa:	460c      	mov	r4, r1
 8007afc:	b913      	cbnz	r3, 8007b04 <_fflush_r+0x10>
 8007afe:	2500      	movs	r5, #0
 8007b00:	4628      	mov	r0, r5
 8007b02:	bd38      	pop	{r3, r4, r5, pc}
 8007b04:	b118      	cbz	r0, 8007b0e <_fflush_r+0x1a>
 8007b06:	6a03      	ldr	r3, [r0, #32]
 8007b08:	b90b      	cbnz	r3, 8007b0e <_fflush_r+0x1a>
 8007b0a:	f7fe fcdf 	bl	80064cc <__sinit>
 8007b0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d0f3      	beq.n	8007afe <_fflush_r+0xa>
 8007b16:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b18:	07d0      	lsls	r0, r2, #31
 8007b1a:	d404      	bmi.n	8007b26 <_fflush_r+0x32>
 8007b1c:	0599      	lsls	r1, r3, #22
 8007b1e:	d402      	bmi.n	8007b26 <_fflush_r+0x32>
 8007b20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b22:	f7ff fb5c 	bl	80071de <__retarget_lock_acquire_recursive>
 8007b26:	4628      	mov	r0, r5
 8007b28:	4621      	mov	r1, r4
 8007b2a:	f7ff ff5f 	bl	80079ec <__sflush_r>
 8007b2e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b30:	07da      	lsls	r2, r3, #31
 8007b32:	4605      	mov	r5, r0
 8007b34:	d4e4      	bmi.n	8007b00 <_fflush_r+0xc>
 8007b36:	89a3      	ldrh	r3, [r4, #12]
 8007b38:	059b      	lsls	r3, r3, #22
 8007b3a:	d4e1      	bmi.n	8007b00 <_fflush_r+0xc>
 8007b3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b3e:	f7ff fb4f 	bl	80071e0 <__retarget_lock_release_recursive>
 8007b42:	e7dd      	b.n	8007b00 <_fflush_r+0xc>

08007b44 <__malloc_lock>:
 8007b44:	4801      	ldr	r0, [pc, #4]	@ (8007b4c <__malloc_lock+0x8>)
 8007b46:	f7ff bb4a 	b.w	80071de <__retarget_lock_acquire_recursive>
 8007b4a:	bf00      	nop
 8007b4c:	2000061c 	.word	0x2000061c

08007b50 <__malloc_unlock>:
 8007b50:	4801      	ldr	r0, [pc, #4]	@ (8007b58 <__malloc_unlock+0x8>)
 8007b52:	f7ff bb45 	b.w	80071e0 <__retarget_lock_release_recursive>
 8007b56:	bf00      	nop
 8007b58:	2000061c 	.word	0x2000061c

08007b5c <_Balloc>:
 8007b5c:	b570      	push	{r4, r5, r6, lr}
 8007b5e:	69c6      	ldr	r6, [r0, #28]
 8007b60:	4604      	mov	r4, r0
 8007b62:	460d      	mov	r5, r1
 8007b64:	b976      	cbnz	r6, 8007b84 <_Balloc+0x28>
 8007b66:	2010      	movs	r0, #16
 8007b68:	f000 fdc4 	bl	80086f4 <malloc>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	61e0      	str	r0, [r4, #28]
 8007b70:	b920      	cbnz	r0, 8007b7c <_Balloc+0x20>
 8007b72:	4b18      	ldr	r3, [pc, #96]	@ (8007bd4 <_Balloc+0x78>)
 8007b74:	4818      	ldr	r0, [pc, #96]	@ (8007bd8 <_Balloc+0x7c>)
 8007b76:	216b      	movs	r1, #107	@ 0x6b
 8007b78:	f000 fd40 	bl	80085fc <__assert_func>
 8007b7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b80:	6006      	str	r6, [r0, #0]
 8007b82:	60c6      	str	r6, [r0, #12]
 8007b84:	69e6      	ldr	r6, [r4, #28]
 8007b86:	68f3      	ldr	r3, [r6, #12]
 8007b88:	b183      	cbz	r3, 8007bac <_Balloc+0x50>
 8007b8a:	69e3      	ldr	r3, [r4, #28]
 8007b8c:	68db      	ldr	r3, [r3, #12]
 8007b8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b92:	b9b8      	cbnz	r0, 8007bc4 <_Balloc+0x68>
 8007b94:	2101      	movs	r1, #1
 8007b96:	fa01 f605 	lsl.w	r6, r1, r5
 8007b9a:	1d72      	adds	r2, r6, #5
 8007b9c:	0092      	lsls	r2, r2, #2
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	f000 fd4a 	bl	8008638 <_calloc_r>
 8007ba4:	b160      	cbz	r0, 8007bc0 <_Balloc+0x64>
 8007ba6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007baa:	e00e      	b.n	8007bca <_Balloc+0x6e>
 8007bac:	2221      	movs	r2, #33	@ 0x21
 8007bae:	2104      	movs	r1, #4
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f000 fd41 	bl	8008638 <_calloc_r>
 8007bb6:	69e3      	ldr	r3, [r4, #28]
 8007bb8:	60f0      	str	r0, [r6, #12]
 8007bba:	68db      	ldr	r3, [r3, #12]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d1e4      	bne.n	8007b8a <_Balloc+0x2e>
 8007bc0:	2000      	movs	r0, #0
 8007bc2:	bd70      	pop	{r4, r5, r6, pc}
 8007bc4:	6802      	ldr	r2, [r0, #0]
 8007bc6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007bca:	2300      	movs	r3, #0
 8007bcc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007bd0:	e7f7      	b.n	8007bc2 <_Balloc+0x66>
 8007bd2:	bf00      	nop
 8007bd4:	08009057 	.word	0x08009057
 8007bd8:	0800906e 	.word	0x0800906e

08007bdc <_Bfree>:
 8007bdc:	b570      	push	{r4, r5, r6, lr}
 8007bde:	69c6      	ldr	r6, [r0, #28]
 8007be0:	4605      	mov	r5, r0
 8007be2:	460c      	mov	r4, r1
 8007be4:	b976      	cbnz	r6, 8007c04 <_Bfree+0x28>
 8007be6:	2010      	movs	r0, #16
 8007be8:	f000 fd84 	bl	80086f4 <malloc>
 8007bec:	4602      	mov	r2, r0
 8007bee:	61e8      	str	r0, [r5, #28]
 8007bf0:	b920      	cbnz	r0, 8007bfc <_Bfree+0x20>
 8007bf2:	4b09      	ldr	r3, [pc, #36]	@ (8007c18 <_Bfree+0x3c>)
 8007bf4:	4809      	ldr	r0, [pc, #36]	@ (8007c1c <_Bfree+0x40>)
 8007bf6:	218f      	movs	r1, #143	@ 0x8f
 8007bf8:	f000 fd00 	bl	80085fc <__assert_func>
 8007bfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c00:	6006      	str	r6, [r0, #0]
 8007c02:	60c6      	str	r6, [r0, #12]
 8007c04:	b13c      	cbz	r4, 8007c16 <_Bfree+0x3a>
 8007c06:	69eb      	ldr	r3, [r5, #28]
 8007c08:	6862      	ldr	r2, [r4, #4]
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c10:	6021      	str	r1, [r4, #0]
 8007c12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c16:	bd70      	pop	{r4, r5, r6, pc}
 8007c18:	08009057 	.word	0x08009057
 8007c1c:	0800906e 	.word	0x0800906e

08007c20 <__multadd>:
 8007c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c24:	690d      	ldr	r5, [r1, #16]
 8007c26:	4607      	mov	r7, r0
 8007c28:	460c      	mov	r4, r1
 8007c2a:	461e      	mov	r6, r3
 8007c2c:	f101 0c14 	add.w	ip, r1, #20
 8007c30:	2000      	movs	r0, #0
 8007c32:	f8dc 3000 	ldr.w	r3, [ip]
 8007c36:	b299      	uxth	r1, r3
 8007c38:	fb02 6101 	mla	r1, r2, r1, r6
 8007c3c:	0c1e      	lsrs	r6, r3, #16
 8007c3e:	0c0b      	lsrs	r3, r1, #16
 8007c40:	fb02 3306 	mla	r3, r2, r6, r3
 8007c44:	b289      	uxth	r1, r1
 8007c46:	3001      	adds	r0, #1
 8007c48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007c4c:	4285      	cmp	r5, r0
 8007c4e:	f84c 1b04 	str.w	r1, [ip], #4
 8007c52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007c56:	dcec      	bgt.n	8007c32 <__multadd+0x12>
 8007c58:	b30e      	cbz	r6, 8007c9e <__multadd+0x7e>
 8007c5a:	68a3      	ldr	r3, [r4, #8]
 8007c5c:	42ab      	cmp	r3, r5
 8007c5e:	dc19      	bgt.n	8007c94 <__multadd+0x74>
 8007c60:	6861      	ldr	r1, [r4, #4]
 8007c62:	4638      	mov	r0, r7
 8007c64:	3101      	adds	r1, #1
 8007c66:	f7ff ff79 	bl	8007b5c <_Balloc>
 8007c6a:	4680      	mov	r8, r0
 8007c6c:	b928      	cbnz	r0, 8007c7a <__multadd+0x5a>
 8007c6e:	4602      	mov	r2, r0
 8007c70:	4b0c      	ldr	r3, [pc, #48]	@ (8007ca4 <__multadd+0x84>)
 8007c72:	480d      	ldr	r0, [pc, #52]	@ (8007ca8 <__multadd+0x88>)
 8007c74:	21ba      	movs	r1, #186	@ 0xba
 8007c76:	f000 fcc1 	bl	80085fc <__assert_func>
 8007c7a:	6922      	ldr	r2, [r4, #16]
 8007c7c:	3202      	adds	r2, #2
 8007c7e:	f104 010c 	add.w	r1, r4, #12
 8007c82:	0092      	lsls	r2, r2, #2
 8007c84:	300c      	adds	r0, #12
 8007c86:	f7ff faac 	bl	80071e2 <memcpy>
 8007c8a:	4621      	mov	r1, r4
 8007c8c:	4638      	mov	r0, r7
 8007c8e:	f7ff ffa5 	bl	8007bdc <_Bfree>
 8007c92:	4644      	mov	r4, r8
 8007c94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007c98:	3501      	adds	r5, #1
 8007c9a:	615e      	str	r6, [r3, #20]
 8007c9c:	6125      	str	r5, [r4, #16]
 8007c9e:	4620      	mov	r0, r4
 8007ca0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ca4:	08008fe6 	.word	0x08008fe6
 8007ca8:	0800906e 	.word	0x0800906e

08007cac <__s2b>:
 8007cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cb0:	460c      	mov	r4, r1
 8007cb2:	4615      	mov	r5, r2
 8007cb4:	461f      	mov	r7, r3
 8007cb6:	2209      	movs	r2, #9
 8007cb8:	3308      	adds	r3, #8
 8007cba:	4606      	mov	r6, r0
 8007cbc:	fb93 f3f2 	sdiv	r3, r3, r2
 8007cc0:	2100      	movs	r1, #0
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	db09      	blt.n	8007cdc <__s2b+0x30>
 8007cc8:	4630      	mov	r0, r6
 8007cca:	f7ff ff47 	bl	8007b5c <_Balloc>
 8007cce:	b940      	cbnz	r0, 8007ce2 <__s2b+0x36>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	4b19      	ldr	r3, [pc, #100]	@ (8007d38 <__s2b+0x8c>)
 8007cd4:	4819      	ldr	r0, [pc, #100]	@ (8007d3c <__s2b+0x90>)
 8007cd6:	21d3      	movs	r1, #211	@ 0xd3
 8007cd8:	f000 fc90 	bl	80085fc <__assert_func>
 8007cdc:	0052      	lsls	r2, r2, #1
 8007cde:	3101      	adds	r1, #1
 8007ce0:	e7f0      	b.n	8007cc4 <__s2b+0x18>
 8007ce2:	9b08      	ldr	r3, [sp, #32]
 8007ce4:	6143      	str	r3, [r0, #20]
 8007ce6:	2d09      	cmp	r5, #9
 8007ce8:	f04f 0301 	mov.w	r3, #1
 8007cec:	6103      	str	r3, [r0, #16]
 8007cee:	dd16      	ble.n	8007d1e <__s2b+0x72>
 8007cf0:	f104 0909 	add.w	r9, r4, #9
 8007cf4:	46c8      	mov	r8, r9
 8007cf6:	442c      	add	r4, r5
 8007cf8:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007cfc:	4601      	mov	r1, r0
 8007cfe:	3b30      	subs	r3, #48	@ 0x30
 8007d00:	220a      	movs	r2, #10
 8007d02:	4630      	mov	r0, r6
 8007d04:	f7ff ff8c 	bl	8007c20 <__multadd>
 8007d08:	45a0      	cmp	r8, r4
 8007d0a:	d1f5      	bne.n	8007cf8 <__s2b+0x4c>
 8007d0c:	f1a5 0408 	sub.w	r4, r5, #8
 8007d10:	444c      	add	r4, r9
 8007d12:	1b2d      	subs	r5, r5, r4
 8007d14:	1963      	adds	r3, r4, r5
 8007d16:	42bb      	cmp	r3, r7
 8007d18:	db04      	blt.n	8007d24 <__s2b+0x78>
 8007d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d1e:	340a      	adds	r4, #10
 8007d20:	2509      	movs	r5, #9
 8007d22:	e7f6      	b.n	8007d12 <__s2b+0x66>
 8007d24:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007d28:	4601      	mov	r1, r0
 8007d2a:	3b30      	subs	r3, #48	@ 0x30
 8007d2c:	220a      	movs	r2, #10
 8007d2e:	4630      	mov	r0, r6
 8007d30:	f7ff ff76 	bl	8007c20 <__multadd>
 8007d34:	e7ee      	b.n	8007d14 <__s2b+0x68>
 8007d36:	bf00      	nop
 8007d38:	08008fe6 	.word	0x08008fe6
 8007d3c:	0800906e 	.word	0x0800906e

08007d40 <__hi0bits>:
 8007d40:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007d44:	4603      	mov	r3, r0
 8007d46:	bf36      	itet	cc
 8007d48:	0403      	lslcc	r3, r0, #16
 8007d4a:	2000      	movcs	r0, #0
 8007d4c:	2010      	movcc	r0, #16
 8007d4e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d52:	bf3c      	itt	cc
 8007d54:	021b      	lslcc	r3, r3, #8
 8007d56:	3008      	addcc	r0, #8
 8007d58:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d5c:	bf3c      	itt	cc
 8007d5e:	011b      	lslcc	r3, r3, #4
 8007d60:	3004      	addcc	r0, #4
 8007d62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d66:	bf3c      	itt	cc
 8007d68:	009b      	lslcc	r3, r3, #2
 8007d6a:	3002      	addcc	r0, #2
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	db05      	blt.n	8007d7c <__hi0bits+0x3c>
 8007d70:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007d74:	f100 0001 	add.w	r0, r0, #1
 8007d78:	bf08      	it	eq
 8007d7a:	2020      	moveq	r0, #32
 8007d7c:	4770      	bx	lr

08007d7e <__lo0bits>:
 8007d7e:	6803      	ldr	r3, [r0, #0]
 8007d80:	4602      	mov	r2, r0
 8007d82:	f013 0007 	ands.w	r0, r3, #7
 8007d86:	d00b      	beq.n	8007da0 <__lo0bits+0x22>
 8007d88:	07d9      	lsls	r1, r3, #31
 8007d8a:	d421      	bmi.n	8007dd0 <__lo0bits+0x52>
 8007d8c:	0798      	lsls	r0, r3, #30
 8007d8e:	bf49      	itett	mi
 8007d90:	085b      	lsrmi	r3, r3, #1
 8007d92:	089b      	lsrpl	r3, r3, #2
 8007d94:	2001      	movmi	r0, #1
 8007d96:	6013      	strmi	r3, [r2, #0]
 8007d98:	bf5c      	itt	pl
 8007d9a:	6013      	strpl	r3, [r2, #0]
 8007d9c:	2002      	movpl	r0, #2
 8007d9e:	4770      	bx	lr
 8007da0:	b299      	uxth	r1, r3
 8007da2:	b909      	cbnz	r1, 8007da8 <__lo0bits+0x2a>
 8007da4:	0c1b      	lsrs	r3, r3, #16
 8007da6:	2010      	movs	r0, #16
 8007da8:	b2d9      	uxtb	r1, r3
 8007daa:	b909      	cbnz	r1, 8007db0 <__lo0bits+0x32>
 8007dac:	3008      	adds	r0, #8
 8007dae:	0a1b      	lsrs	r3, r3, #8
 8007db0:	0719      	lsls	r1, r3, #28
 8007db2:	bf04      	itt	eq
 8007db4:	091b      	lsreq	r3, r3, #4
 8007db6:	3004      	addeq	r0, #4
 8007db8:	0799      	lsls	r1, r3, #30
 8007dba:	bf04      	itt	eq
 8007dbc:	089b      	lsreq	r3, r3, #2
 8007dbe:	3002      	addeq	r0, #2
 8007dc0:	07d9      	lsls	r1, r3, #31
 8007dc2:	d403      	bmi.n	8007dcc <__lo0bits+0x4e>
 8007dc4:	085b      	lsrs	r3, r3, #1
 8007dc6:	f100 0001 	add.w	r0, r0, #1
 8007dca:	d003      	beq.n	8007dd4 <__lo0bits+0x56>
 8007dcc:	6013      	str	r3, [r2, #0]
 8007dce:	4770      	bx	lr
 8007dd0:	2000      	movs	r0, #0
 8007dd2:	4770      	bx	lr
 8007dd4:	2020      	movs	r0, #32
 8007dd6:	4770      	bx	lr

08007dd8 <__i2b>:
 8007dd8:	b510      	push	{r4, lr}
 8007dda:	460c      	mov	r4, r1
 8007ddc:	2101      	movs	r1, #1
 8007dde:	f7ff febd 	bl	8007b5c <_Balloc>
 8007de2:	4602      	mov	r2, r0
 8007de4:	b928      	cbnz	r0, 8007df2 <__i2b+0x1a>
 8007de6:	4b05      	ldr	r3, [pc, #20]	@ (8007dfc <__i2b+0x24>)
 8007de8:	4805      	ldr	r0, [pc, #20]	@ (8007e00 <__i2b+0x28>)
 8007dea:	f240 1145 	movw	r1, #325	@ 0x145
 8007dee:	f000 fc05 	bl	80085fc <__assert_func>
 8007df2:	2301      	movs	r3, #1
 8007df4:	6144      	str	r4, [r0, #20]
 8007df6:	6103      	str	r3, [r0, #16]
 8007df8:	bd10      	pop	{r4, pc}
 8007dfa:	bf00      	nop
 8007dfc:	08008fe6 	.word	0x08008fe6
 8007e00:	0800906e 	.word	0x0800906e

08007e04 <__multiply>:
 8007e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e08:	4617      	mov	r7, r2
 8007e0a:	690a      	ldr	r2, [r1, #16]
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	bfa8      	it	ge
 8007e12:	463b      	movge	r3, r7
 8007e14:	4689      	mov	r9, r1
 8007e16:	bfa4      	itt	ge
 8007e18:	460f      	movge	r7, r1
 8007e1a:	4699      	movge	r9, r3
 8007e1c:	693d      	ldr	r5, [r7, #16]
 8007e1e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	6879      	ldr	r1, [r7, #4]
 8007e26:	eb05 060a 	add.w	r6, r5, sl
 8007e2a:	42b3      	cmp	r3, r6
 8007e2c:	b085      	sub	sp, #20
 8007e2e:	bfb8      	it	lt
 8007e30:	3101      	addlt	r1, #1
 8007e32:	f7ff fe93 	bl	8007b5c <_Balloc>
 8007e36:	b930      	cbnz	r0, 8007e46 <__multiply+0x42>
 8007e38:	4602      	mov	r2, r0
 8007e3a:	4b41      	ldr	r3, [pc, #260]	@ (8007f40 <__multiply+0x13c>)
 8007e3c:	4841      	ldr	r0, [pc, #260]	@ (8007f44 <__multiply+0x140>)
 8007e3e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007e42:	f000 fbdb 	bl	80085fc <__assert_func>
 8007e46:	f100 0414 	add.w	r4, r0, #20
 8007e4a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007e4e:	4623      	mov	r3, r4
 8007e50:	2200      	movs	r2, #0
 8007e52:	4573      	cmp	r3, lr
 8007e54:	d320      	bcc.n	8007e98 <__multiply+0x94>
 8007e56:	f107 0814 	add.w	r8, r7, #20
 8007e5a:	f109 0114 	add.w	r1, r9, #20
 8007e5e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007e62:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007e66:	9302      	str	r3, [sp, #8]
 8007e68:	1beb      	subs	r3, r5, r7
 8007e6a:	3b15      	subs	r3, #21
 8007e6c:	f023 0303 	bic.w	r3, r3, #3
 8007e70:	3304      	adds	r3, #4
 8007e72:	3715      	adds	r7, #21
 8007e74:	42bd      	cmp	r5, r7
 8007e76:	bf38      	it	cc
 8007e78:	2304      	movcc	r3, #4
 8007e7a:	9301      	str	r3, [sp, #4]
 8007e7c:	9b02      	ldr	r3, [sp, #8]
 8007e7e:	9103      	str	r1, [sp, #12]
 8007e80:	428b      	cmp	r3, r1
 8007e82:	d80c      	bhi.n	8007e9e <__multiply+0x9a>
 8007e84:	2e00      	cmp	r6, #0
 8007e86:	dd03      	ble.n	8007e90 <__multiply+0x8c>
 8007e88:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d055      	beq.n	8007f3c <__multiply+0x138>
 8007e90:	6106      	str	r6, [r0, #16]
 8007e92:	b005      	add	sp, #20
 8007e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e98:	f843 2b04 	str.w	r2, [r3], #4
 8007e9c:	e7d9      	b.n	8007e52 <__multiply+0x4e>
 8007e9e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007ea2:	f1ba 0f00 	cmp.w	sl, #0
 8007ea6:	d01f      	beq.n	8007ee8 <__multiply+0xe4>
 8007ea8:	46c4      	mov	ip, r8
 8007eaa:	46a1      	mov	r9, r4
 8007eac:	2700      	movs	r7, #0
 8007eae:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007eb2:	f8d9 3000 	ldr.w	r3, [r9]
 8007eb6:	fa1f fb82 	uxth.w	fp, r2
 8007eba:	b29b      	uxth	r3, r3
 8007ebc:	fb0a 330b 	mla	r3, sl, fp, r3
 8007ec0:	443b      	add	r3, r7
 8007ec2:	f8d9 7000 	ldr.w	r7, [r9]
 8007ec6:	0c12      	lsrs	r2, r2, #16
 8007ec8:	0c3f      	lsrs	r7, r7, #16
 8007eca:	fb0a 7202 	mla	r2, sl, r2, r7
 8007ece:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ed8:	4565      	cmp	r5, ip
 8007eda:	f849 3b04 	str.w	r3, [r9], #4
 8007ede:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007ee2:	d8e4      	bhi.n	8007eae <__multiply+0xaa>
 8007ee4:	9b01      	ldr	r3, [sp, #4]
 8007ee6:	50e7      	str	r7, [r4, r3]
 8007ee8:	9b03      	ldr	r3, [sp, #12]
 8007eea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007eee:	3104      	adds	r1, #4
 8007ef0:	f1b9 0f00 	cmp.w	r9, #0
 8007ef4:	d020      	beq.n	8007f38 <__multiply+0x134>
 8007ef6:	6823      	ldr	r3, [r4, #0]
 8007ef8:	4647      	mov	r7, r8
 8007efa:	46a4      	mov	ip, r4
 8007efc:	f04f 0a00 	mov.w	sl, #0
 8007f00:	f8b7 b000 	ldrh.w	fp, [r7]
 8007f04:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007f08:	fb09 220b 	mla	r2, r9, fp, r2
 8007f0c:	4452      	add	r2, sl
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f14:	f84c 3b04 	str.w	r3, [ip], #4
 8007f18:	f857 3b04 	ldr.w	r3, [r7], #4
 8007f1c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f20:	f8bc 3000 	ldrh.w	r3, [ip]
 8007f24:	fb09 330a 	mla	r3, r9, sl, r3
 8007f28:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007f2c:	42bd      	cmp	r5, r7
 8007f2e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f32:	d8e5      	bhi.n	8007f00 <__multiply+0xfc>
 8007f34:	9a01      	ldr	r2, [sp, #4]
 8007f36:	50a3      	str	r3, [r4, r2]
 8007f38:	3404      	adds	r4, #4
 8007f3a:	e79f      	b.n	8007e7c <__multiply+0x78>
 8007f3c:	3e01      	subs	r6, #1
 8007f3e:	e7a1      	b.n	8007e84 <__multiply+0x80>
 8007f40:	08008fe6 	.word	0x08008fe6
 8007f44:	0800906e 	.word	0x0800906e

08007f48 <__pow5mult>:
 8007f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f4c:	4615      	mov	r5, r2
 8007f4e:	f012 0203 	ands.w	r2, r2, #3
 8007f52:	4607      	mov	r7, r0
 8007f54:	460e      	mov	r6, r1
 8007f56:	d007      	beq.n	8007f68 <__pow5mult+0x20>
 8007f58:	4c25      	ldr	r4, [pc, #148]	@ (8007ff0 <__pow5mult+0xa8>)
 8007f5a:	3a01      	subs	r2, #1
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f62:	f7ff fe5d 	bl	8007c20 <__multadd>
 8007f66:	4606      	mov	r6, r0
 8007f68:	10ad      	asrs	r5, r5, #2
 8007f6a:	d03d      	beq.n	8007fe8 <__pow5mult+0xa0>
 8007f6c:	69fc      	ldr	r4, [r7, #28]
 8007f6e:	b97c      	cbnz	r4, 8007f90 <__pow5mult+0x48>
 8007f70:	2010      	movs	r0, #16
 8007f72:	f000 fbbf 	bl	80086f4 <malloc>
 8007f76:	4602      	mov	r2, r0
 8007f78:	61f8      	str	r0, [r7, #28]
 8007f7a:	b928      	cbnz	r0, 8007f88 <__pow5mult+0x40>
 8007f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8007ff4 <__pow5mult+0xac>)
 8007f7e:	481e      	ldr	r0, [pc, #120]	@ (8007ff8 <__pow5mult+0xb0>)
 8007f80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007f84:	f000 fb3a 	bl	80085fc <__assert_func>
 8007f88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f8c:	6004      	str	r4, [r0, #0]
 8007f8e:	60c4      	str	r4, [r0, #12]
 8007f90:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007f94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f98:	b94c      	cbnz	r4, 8007fae <__pow5mult+0x66>
 8007f9a:	f240 2171 	movw	r1, #625	@ 0x271
 8007f9e:	4638      	mov	r0, r7
 8007fa0:	f7ff ff1a 	bl	8007dd8 <__i2b>
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007faa:	4604      	mov	r4, r0
 8007fac:	6003      	str	r3, [r0, #0]
 8007fae:	f04f 0900 	mov.w	r9, #0
 8007fb2:	07eb      	lsls	r3, r5, #31
 8007fb4:	d50a      	bpl.n	8007fcc <__pow5mult+0x84>
 8007fb6:	4631      	mov	r1, r6
 8007fb8:	4622      	mov	r2, r4
 8007fba:	4638      	mov	r0, r7
 8007fbc:	f7ff ff22 	bl	8007e04 <__multiply>
 8007fc0:	4631      	mov	r1, r6
 8007fc2:	4680      	mov	r8, r0
 8007fc4:	4638      	mov	r0, r7
 8007fc6:	f7ff fe09 	bl	8007bdc <_Bfree>
 8007fca:	4646      	mov	r6, r8
 8007fcc:	106d      	asrs	r5, r5, #1
 8007fce:	d00b      	beq.n	8007fe8 <__pow5mult+0xa0>
 8007fd0:	6820      	ldr	r0, [r4, #0]
 8007fd2:	b938      	cbnz	r0, 8007fe4 <__pow5mult+0x9c>
 8007fd4:	4622      	mov	r2, r4
 8007fd6:	4621      	mov	r1, r4
 8007fd8:	4638      	mov	r0, r7
 8007fda:	f7ff ff13 	bl	8007e04 <__multiply>
 8007fde:	6020      	str	r0, [r4, #0]
 8007fe0:	f8c0 9000 	str.w	r9, [r0]
 8007fe4:	4604      	mov	r4, r0
 8007fe6:	e7e4      	b.n	8007fb2 <__pow5mult+0x6a>
 8007fe8:	4630      	mov	r0, r6
 8007fea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fee:	bf00      	nop
 8007ff0:	0800928c 	.word	0x0800928c
 8007ff4:	08009057 	.word	0x08009057
 8007ff8:	0800906e 	.word	0x0800906e

08007ffc <__lshift>:
 8007ffc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008000:	460c      	mov	r4, r1
 8008002:	6849      	ldr	r1, [r1, #4]
 8008004:	6923      	ldr	r3, [r4, #16]
 8008006:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800800a:	68a3      	ldr	r3, [r4, #8]
 800800c:	4607      	mov	r7, r0
 800800e:	4691      	mov	r9, r2
 8008010:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008014:	f108 0601 	add.w	r6, r8, #1
 8008018:	42b3      	cmp	r3, r6
 800801a:	db0b      	blt.n	8008034 <__lshift+0x38>
 800801c:	4638      	mov	r0, r7
 800801e:	f7ff fd9d 	bl	8007b5c <_Balloc>
 8008022:	4605      	mov	r5, r0
 8008024:	b948      	cbnz	r0, 800803a <__lshift+0x3e>
 8008026:	4602      	mov	r2, r0
 8008028:	4b28      	ldr	r3, [pc, #160]	@ (80080cc <__lshift+0xd0>)
 800802a:	4829      	ldr	r0, [pc, #164]	@ (80080d0 <__lshift+0xd4>)
 800802c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008030:	f000 fae4 	bl	80085fc <__assert_func>
 8008034:	3101      	adds	r1, #1
 8008036:	005b      	lsls	r3, r3, #1
 8008038:	e7ee      	b.n	8008018 <__lshift+0x1c>
 800803a:	2300      	movs	r3, #0
 800803c:	f100 0114 	add.w	r1, r0, #20
 8008040:	f100 0210 	add.w	r2, r0, #16
 8008044:	4618      	mov	r0, r3
 8008046:	4553      	cmp	r3, sl
 8008048:	db33      	blt.n	80080b2 <__lshift+0xb6>
 800804a:	6920      	ldr	r0, [r4, #16]
 800804c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008050:	f104 0314 	add.w	r3, r4, #20
 8008054:	f019 091f 	ands.w	r9, r9, #31
 8008058:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800805c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008060:	d02b      	beq.n	80080ba <__lshift+0xbe>
 8008062:	f1c9 0e20 	rsb	lr, r9, #32
 8008066:	468a      	mov	sl, r1
 8008068:	2200      	movs	r2, #0
 800806a:	6818      	ldr	r0, [r3, #0]
 800806c:	fa00 f009 	lsl.w	r0, r0, r9
 8008070:	4310      	orrs	r0, r2
 8008072:	f84a 0b04 	str.w	r0, [sl], #4
 8008076:	f853 2b04 	ldr.w	r2, [r3], #4
 800807a:	459c      	cmp	ip, r3
 800807c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008080:	d8f3      	bhi.n	800806a <__lshift+0x6e>
 8008082:	ebac 0304 	sub.w	r3, ip, r4
 8008086:	3b15      	subs	r3, #21
 8008088:	f023 0303 	bic.w	r3, r3, #3
 800808c:	3304      	adds	r3, #4
 800808e:	f104 0015 	add.w	r0, r4, #21
 8008092:	4560      	cmp	r0, ip
 8008094:	bf88      	it	hi
 8008096:	2304      	movhi	r3, #4
 8008098:	50ca      	str	r2, [r1, r3]
 800809a:	b10a      	cbz	r2, 80080a0 <__lshift+0xa4>
 800809c:	f108 0602 	add.w	r6, r8, #2
 80080a0:	3e01      	subs	r6, #1
 80080a2:	4638      	mov	r0, r7
 80080a4:	612e      	str	r6, [r5, #16]
 80080a6:	4621      	mov	r1, r4
 80080a8:	f7ff fd98 	bl	8007bdc <_Bfree>
 80080ac:	4628      	mov	r0, r5
 80080ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80080b6:	3301      	adds	r3, #1
 80080b8:	e7c5      	b.n	8008046 <__lshift+0x4a>
 80080ba:	3904      	subs	r1, #4
 80080bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80080c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80080c4:	459c      	cmp	ip, r3
 80080c6:	d8f9      	bhi.n	80080bc <__lshift+0xc0>
 80080c8:	e7ea      	b.n	80080a0 <__lshift+0xa4>
 80080ca:	bf00      	nop
 80080cc:	08008fe6 	.word	0x08008fe6
 80080d0:	0800906e 	.word	0x0800906e

080080d4 <__mcmp>:
 80080d4:	690a      	ldr	r2, [r1, #16]
 80080d6:	4603      	mov	r3, r0
 80080d8:	6900      	ldr	r0, [r0, #16]
 80080da:	1a80      	subs	r0, r0, r2
 80080dc:	b530      	push	{r4, r5, lr}
 80080de:	d10e      	bne.n	80080fe <__mcmp+0x2a>
 80080e0:	3314      	adds	r3, #20
 80080e2:	3114      	adds	r1, #20
 80080e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80080e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80080ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80080f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080f4:	4295      	cmp	r5, r2
 80080f6:	d003      	beq.n	8008100 <__mcmp+0x2c>
 80080f8:	d205      	bcs.n	8008106 <__mcmp+0x32>
 80080fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80080fe:	bd30      	pop	{r4, r5, pc}
 8008100:	42a3      	cmp	r3, r4
 8008102:	d3f3      	bcc.n	80080ec <__mcmp+0x18>
 8008104:	e7fb      	b.n	80080fe <__mcmp+0x2a>
 8008106:	2001      	movs	r0, #1
 8008108:	e7f9      	b.n	80080fe <__mcmp+0x2a>
	...

0800810c <__mdiff>:
 800810c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008110:	4689      	mov	r9, r1
 8008112:	4606      	mov	r6, r0
 8008114:	4611      	mov	r1, r2
 8008116:	4648      	mov	r0, r9
 8008118:	4614      	mov	r4, r2
 800811a:	f7ff ffdb 	bl	80080d4 <__mcmp>
 800811e:	1e05      	subs	r5, r0, #0
 8008120:	d112      	bne.n	8008148 <__mdiff+0x3c>
 8008122:	4629      	mov	r1, r5
 8008124:	4630      	mov	r0, r6
 8008126:	f7ff fd19 	bl	8007b5c <_Balloc>
 800812a:	4602      	mov	r2, r0
 800812c:	b928      	cbnz	r0, 800813a <__mdiff+0x2e>
 800812e:	4b3f      	ldr	r3, [pc, #252]	@ (800822c <__mdiff+0x120>)
 8008130:	f240 2137 	movw	r1, #567	@ 0x237
 8008134:	483e      	ldr	r0, [pc, #248]	@ (8008230 <__mdiff+0x124>)
 8008136:	f000 fa61 	bl	80085fc <__assert_func>
 800813a:	2301      	movs	r3, #1
 800813c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008140:	4610      	mov	r0, r2
 8008142:	b003      	add	sp, #12
 8008144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008148:	bfbc      	itt	lt
 800814a:	464b      	movlt	r3, r9
 800814c:	46a1      	movlt	r9, r4
 800814e:	4630      	mov	r0, r6
 8008150:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008154:	bfba      	itte	lt
 8008156:	461c      	movlt	r4, r3
 8008158:	2501      	movlt	r5, #1
 800815a:	2500      	movge	r5, #0
 800815c:	f7ff fcfe 	bl	8007b5c <_Balloc>
 8008160:	4602      	mov	r2, r0
 8008162:	b918      	cbnz	r0, 800816c <__mdiff+0x60>
 8008164:	4b31      	ldr	r3, [pc, #196]	@ (800822c <__mdiff+0x120>)
 8008166:	f240 2145 	movw	r1, #581	@ 0x245
 800816a:	e7e3      	b.n	8008134 <__mdiff+0x28>
 800816c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008170:	6926      	ldr	r6, [r4, #16]
 8008172:	60c5      	str	r5, [r0, #12]
 8008174:	f109 0310 	add.w	r3, r9, #16
 8008178:	f109 0514 	add.w	r5, r9, #20
 800817c:	f104 0e14 	add.w	lr, r4, #20
 8008180:	f100 0b14 	add.w	fp, r0, #20
 8008184:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008188:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800818c:	9301      	str	r3, [sp, #4]
 800818e:	46d9      	mov	r9, fp
 8008190:	f04f 0c00 	mov.w	ip, #0
 8008194:	9b01      	ldr	r3, [sp, #4]
 8008196:	f85e 0b04 	ldr.w	r0, [lr], #4
 800819a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800819e:	9301      	str	r3, [sp, #4]
 80081a0:	fa1f f38a 	uxth.w	r3, sl
 80081a4:	4619      	mov	r1, r3
 80081a6:	b283      	uxth	r3, r0
 80081a8:	1acb      	subs	r3, r1, r3
 80081aa:	0c00      	lsrs	r0, r0, #16
 80081ac:	4463      	add	r3, ip
 80081ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80081b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80081b6:	b29b      	uxth	r3, r3
 80081b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80081bc:	4576      	cmp	r6, lr
 80081be:	f849 3b04 	str.w	r3, [r9], #4
 80081c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80081c6:	d8e5      	bhi.n	8008194 <__mdiff+0x88>
 80081c8:	1b33      	subs	r3, r6, r4
 80081ca:	3b15      	subs	r3, #21
 80081cc:	f023 0303 	bic.w	r3, r3, #3
 80081d0:	3415      	adds	r4, #21
 80081d2:	3304      	adds	r3, #4
 80081d4:	42a6      	cmp	r6, r4
 80081d6:	bf38      	it	cc
 80081d8:	2304      	movcc	r3, #4
 80081da:	441d      	add	r5, r3
 80081dc:	445b      	add	r3, fp
 80081de:	461e      	mov	r6, r3
 80081e0:	462c      	mov	r4, r5
 80081e2:	4544      	cmp	r4, r8
 80081e4:	d30e      	bcc.n	8008204 <__mdiff+0xf8>
 80081e6:	f108 0103 	add.w	r1, r8, #3
 80081ea:	1b49      	subs	r1, r1, r5
 80081ec:	f021 0103 	bic.w	r1, r1, #3
 80081f0:	3d03      	subs	r5, #3
 80081f2:	45a8      	cmp	r8, r5
 80081f4:	bf38      	it	cc
 80081f6:	2100      	movcc	r1, #0
 80081f8:	440b      	add	r3, r1
 80081fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80081fe:	b191      	cbz	r1, 8008226 <__mdiff+0x11a>
 8008200:	6117      	str	r7, [r2, #16]
 8008202:	e79d      	b.n	8008140 <__mdiff+0x34>
 8008204:	f854 1b04 	ldr.w	r1, [r4], #4
 8008208:	46e6      	mov	lr, ip
 800820a:	0c08      	lsrs	r0, r1, #16
 800820c:	fa1c fc81 	uxtah	ip, ip, r1
 8008210:	4471      	add	r1, lr
 8008212:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008216:	b289      	uxth	r1, r1
 8008218:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800821c:	f846 1b04 	str.w	r1, [r6], #4
 8008220:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008224:	e7dd      	b.n	80081e2 <__mdiff+0xd6>
 8008226:	3f01      	subs	r7, #1
 8008228:	e7e7      	b.n	80081fa <__mdiff+0xee>
 800822a:	bf00      	nop
 800822c:	08008fe6 	.word	0x08008fe6
 8008230:	0800906e 	.word	0x0800906e

08008234 <__ulp>:
 8008234:	b082      	sub	sp, #8
 8008236:	ed8d 0b00 	vstr	d0, [sp]
 800823a:	9a01      	ldr	r2, [sp, #4]
 800823c:	4b0f      	ldr	r3, [pc, #60]	@ (800827c <__ulp+0x48>)
 800823e:	4013      	ands	r3, r2
 8008240:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008244:	2b00      	cmp	r3, #0
 8008246:	dc08      	bgt.n	800825a <__ulp+0x26>
 8008248:	425b      	negs	r3, r3
 800824a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800824e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008252:	da04      	bge.n	800825e <__ulp+0x2a>
 8008254:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008258:	4113      	asrs	r3, r2
 800825a:	2200      	movs	r2, #0
 800825c:	e008      	b.n	8008270 <__ulp+0x3c>
 800825e:	f1a2 0314 	sub.w	r3, r2, #20
 8008262:	2b1e      	cmp	r3, #30
 8008264:	bfda      	itte	le
 8008266:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800826a:	40da      	lsrle	r2, r3
 800826c:	2201      	movgt	r2, #1
 800826e:	2300      	movs	r3, #0
 8008270:	4619      	mov	r1, r3
 8008272:	4610      	mov	r0, r2
 8008274:	ec41 0b10 	vmov	d0, r0, r1
 8008278:	b002      	add	sp, #8
 800827a:	4770      	bx	lr
 800827c:	7ff00000 	.word	0x7ff00000

08008280 <__b2d>:
 8008280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008284:	6906      	ldr	r6, [r0, #16]
 8008286:	f100 0814 	add.w	r8, r0, #20
 800828a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800828e:	1f37      	subs	r7, r6, #4
 8008290:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008294:	4610      	mov	r0, r2
 8008296:	f7ff fd53 	bl	8007d40 <__hi0bits>
 800829a:	f1c0 0320 	rsb	r3, r0, #32
 800829e:	280a      	cmp	r0, #10
 80082a0:	600b      	str	r3, [r1, #0]
 80082a2:	491b      	ldr	r1, [pc, #108]	@ (8008310 <__b2d+0x90>)
 80082a4:	dc15      	bgt.n	80082d2 <__b2d+0x52>
 80082a6:	f1c0 0c0b 	rsb	ip, r0, #11
 80082aa:	fa22 f30c 	lsr.w	r3, r2, ip
 80082ae:	45b8      	cmp	r8, r7
 80082b0:	ea43 0501 	orr.w	r5, r3, r1
 80082b4:	bf34      	ite	cc
 80082b6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80082ba:	2300      	movcs	r3, #0
 80082bc:	3015      	adds	r0, #21
 80082be:	fa02 f000 	lsl.w	r0, r2, r0
 80082c2:	fa23 f30c 	lsr.w	r3, r3, ip
 80082c6:	4303      	orrs	r3, r0
 80082c8:	461c      	mov	r4, r3
 80082ca:	ec45 4b10 	vmov	d0, r4, r5
 80082ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082d2:	45b8      	cmp	r8, r7
 80082d4:	bf3a      	itte	cc
 80082d6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80082da:	f1a6 0708 	subcc.w	r7, r6, #8
 80082de:	2300      	movcs	r3, #0
 80082e0:	380b      	subs	r0, #11
 80082e2:	d012      	beq.n	800830a <__b2d+0x8a>
 80082e4:	f1c0 0120 	rsb	r1, r0, #32
 80082e8:	fa23 f401 	lsr.w	r4, r3, r1
 80082ec:	4082      	lsls	r2, r0
 80082ee:	4322      	orrs	r2, r4
 80082f0:	4547      	cmp	r7, r8
 80082f2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80082f6:	bf8c      	ite	hi
 80082f8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80082fc:	2200      	movls	r2, #0
 80082fe:	4083      	lsls	r3, r0
 8008300:	40ca      	lsrs	r2, r1
 8008302:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008306:	4313      	orrs	r3, r2
 8008308:	e7de      	b.n	80082c8 <__b2d+0x48>
 800830a:	ea42 0501 	orr.w	r5, r2, r1
 800830e:	e7db      	b.n	80082c8 <__b2d+0x48>
 8008310:	3ff00000 	.word	0x3ff00000

08008314 <__d2b>:
 8008314:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008318:	460f      	mov	r7, r1
 800831a:	2101      	movs	r1, #1
 800831c:	ec59 8b10 	vmov	r8, r9, d0
 8008320:	4616      	mov	r6, r2
 8008322:	f7ff fc1b 	bl	8007b5c <_Balloc>
 8008326:	4604      	mov	r4, r0
 8008328:	b930      	cbnz	r0, 8008338 <__d2b+0x24>
 800832a:	4602      	mov	r2, r0
 800832c:	4b23      	ldr	r3, [pc, #140]	@ (80083bc <__d2b+0xa8>)
 800832e:	4824      	ldr	r0, [pc, #144]	@ (80083c0 <__d2b+0xac>)
 8008330:	f240 310f 	movw	r1, #783	@ 0x30f
 8008334:	f000 f962 	bl	80085fc <__assert_func>
 8008338:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800833c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008340:	b10d      	cbz	r5, 8008346 <__d2b+0x32>
 8008342:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008346:	9301      	str	r3, [sp, #4]
 8008348:	f1b8 0300 	subs.w	r3, r8, #0
 800834c:	d023      	beq.n	8008396 <__d2b+0x82>
 800834e:	4668      	mov	r0, sp
 8008350:	9300      	str	r3, [sp, #0]
 8008352:	f7ff fd14 	bl	8007d7e <__lo0bits>
 8008356:	e9dd 1200 	ldrd	r1, r2, [sp]
 800835a:	b1d0      	cbz	r0, 8008392 <__d2b+0x7e>
 800835c:	f1c0 0320 	rsb	r3, r0, #32
 8008360:	fa02 f303 	lsl.w	r3, r2, r3
 8008364:	430b      	orrs	r3, r1
 8008366:	40c2      	lsrs	r2, r0
 8008368:	6163      	str	r3, [r4, #20]
 800836a:	9201      	str	r2, [sp, #4]
 800836c:	9b01      	ldr	r3, [sp, #4]
 800836e:	61a3      	str	r3, [r4, #24]
 8008370:	2b00      	cmp	r3, #0
 8008372:	bf0c      	ite	eq
 8008374:	2201      	moveq	r2, #1
 8008376:	2202      	movne	r2, #2
 8008378:	6122      	str	r2, [r4, #16]
 800837a:	b1a5      	cbz	r5, 80083a6 <__d2b+0x92>
 800837c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008380:	4405      	add	r5, r0
 8008382:	603d      	str	r5, [r7, #0]
 8008384:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008388:	6030      	str	r0, [r6, #0]
 800838a:	4620      	mov	r0, r4
 800838c:	b003      	add	sp, #12
 800838e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008392:	6161      	str	r1, [r4, #20]
 8008394:	e7ea      	b.n	800836c <__d2b+0x58>
 8008396:	a801      	add	r0, sp, #4
 8008398:	f7ff fcf1 	bl	8007d7e <__lo0bits>
 800839c:	9b01      	ldr	r3, [sp, #4]
 800839e:	6163      	str	r3, [r4, #20]
 80083a0:	3020      	adds	r0, #32
 80083a2:	2201      	movs	r2, #1
 80083a4:	e7e8      	b.n	8008378 <__d2b+0x64>
 80083a6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80083aa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80083ae:	6038      	str	r0, [r7, #0]
 80083b0:	6918      	ldr	r0, [r3, #16]
 80083b2:	f7ff fcc5 	bl	8007d40 <__hi0bits>
 80083b6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083ba:	e7e5      	b.n	8008388 <__d2b+0x74>
 80083bc:	08008fe6 	.word	0x08008fe6
 80083c0:	0800906e 	.word	0x0800906e

080083c4 <__ratio>:
 80083c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083c8:	b085      	sub	sp, #20
 80083ca:	e9cd 1000 	strd	r1, r0, [sp]
 80083ce:	a902      	add	r1, sp, #8
 80083d0:	f7ff ff56 	bl	8008280 <__b2d>
 80083d4:	9800      	ldr	r0, [sp, #0]
 80083d6:	a903      	add	r1, sp, #12
 80083d8:	ec55 4b10 	vmov	r4, r5, d0
 80083dc:	f7ff ff50 	bl	8008280 <__b2d>
 80083e0:	9b01      	ldr	r3, [sp, #4]
 80083e2:	6919      	ldr	r1, [r3, #16]
 80083e4:	9b00      	ldr	r3, [sp, #0]
 80083e6:	691b      	ldr	r3, [r3, #16]
 80083e8:	1ac9      	subs	r1, r1, r3
 80083ea:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80083ee:	1a9b      	subs	r3, r3, r2
 80083f0:	ec5b ab10 	vmov	sl, fp, d0
 80083f4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	bfce      	itee	gt
 80083fc:	462a      	movgt	r2, r5
 80083fe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008402:	465a      	movle	r2, fp
 8008404:	462f      	mov	r7, r5
 8008406:	46d9      	mov	r9, fp
 8008408:	bfcc      	ite	gt
 800840a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800840e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008412:	464b      	mov	r3, r9
 8008414:	4652      	mov	r2, sl
 8008416:	4620      	mov	r0, r4
 8008418:	4639      	mov	r1, r7
 800841a:	f7f8 fa1f 	bl	800085c <__aeabi_ddiv>
 800841e:	ec41 0b10 	vmov	d0, r0, r1
 8008422:	b005      	add	sp, #20
 8008424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008428 <__copybits>:
 8008428:	3901      	subs	r1, #1
 800842a:	b570      	push	{r4, r5, r6, lr}
 800842c:	1149      	asrs	r1, r1, #5
 800842e:	6914      	ldr	r4, [r2, #16]
 8008430:	3101      	adds	r1, #1
 8008432:	f102 0314 	add.w	r3, r2, #20
 8008436:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800843a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800843e:	1f05      	subs	r5, r0, #4
 8008440:	42a3      	cmp	r3, r4
 8008442:	d30c      	bcc.n	800845e <__copybits+0x36>
 8008444:	1aa3      	subs	r3, r4, r2
 8008446:	3b11      	subs	r3, #17
 8008448:	f023 0303 	bic.w	r3, r3, #3
 800844c:	3211      	adds	r2, #17
 800844e:	42a2      	cmp	r2, r4
 8008450:	bf88      	it	hi
 8008452:	2300      	movhi	r3, #0
 8008454:	4418      	add	r0, r3
 8008456:	2300      	movs	r3, #0
 8008458:	4288      	cmp	r0, r1
 800845a:	d305      	bcc.n	8008468 <__copybits+0x40>
 800845c:	bd70      	pop	{r4, r5, r6, pc}
 800845e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008462:	f845 6f04 	str.w	r6, [r5, #4]!
 8008466:	e7eb      	b.n	8008440 <__copybits+0x18>
 8008468:	f840 3b04 	str.w	r3, [r0], #4
 800846c:	e7f4      	b.n	8008458 <__copybits+0x30>

0800846e <__any_on>:
 800846e:	f100 0214 	add.w	r2, r0, #20
 8008472:	6900      	ldr	r0, [r0, #16]
 8008474:	114b      	asrs	r3, r1, #5
 8008476:	4298      	cmp	r0, r3
 8008478:	b510      	push	{r4, lr}
 800847a:	db11      	blt.n	80084a0 <__any_on+0x32>
 800847c:	dd0a      	ble.n	8008494 <__any_on+0x26>
 800847e:	f011 011f 	ands.w	r1, r1, #31
 8008482:	d007      	beq.n	8008494 <__any_on+0x26>
 8008484:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008488:	fa24 f001 	lsr.w	r0, r4, r1
 800848c:	fa00 f101 	lsl.w	r1, r0, r1
 8008490:	428c      	cmp	r4, r1
 8008492:	d10b      	bne.n	80084ac <__any_on+0x3e>
 8008494:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008498:	4293      	cmp	r3, r2
 800849a:	d803      	bhi.n	80084a4 <__any_on+0x36>
 800849c:	2000      	movs	r0, #0
 800849e:	bd10      	pop	{r4, pc}
 80084a0:	4603      	mov	r3, r0
 80084a2:	e7f7      	b.n	8008494 <__any_on+0x26>
 80084a4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80084a8:	2900      	cmp	r1, #0
 80084aa:	d0f5      	beq.n	8008498 <__any_on+0x2a>
 80084ac:	2001      	movs	r0, #1
 80084ae:	e7f6      	b.n	800849e <__any_on+0x30>

080084b0 <__sread>:
 80084b0:	b510      	push	{r4, lr}
 80084b2:	460c      	mov	r4, r1
 80084b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084b8:	f000 f85c 	bl	8008574 <_read_r>
 80084bc:	2800      	cmp	r0, #0
 80084be:	bfab      	itete	ge
 80084c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80084c2:	89a3      	ldrhlt	r3, [r4, #12]
 80084c4:	181b      	addge	r3, r3, r0
 80084c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80084ca:	bfac      	ite	ge
 80084cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80084ce:	81a3      	strhlt	r3, [r4, #12]
 80084d0:	bd10      	pop	{r4, pc}

080084d2 <__swrite>:
 80084d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084d6:	461f      	mov	r7, r3
 80084d8:	898b      	ldrh	r3, [r1, #12]
 80084da:	05db      	lsls	r3, r3, #23
 80084dc:	4605      	mov	r5, r0
 80084de:	460c      	mov	r4, r1
 80084e0:	4616      	mov	r6, r2
 80084e2:	d505      	bpl.n	80084f0 <__swrite+0x1e>
 80084e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084e8:	2302      	movs	r3, #2
 80084ea:	2200      	movs	r2, #0
 80084ec:	f000 f830 	bl	8008550 <_lseek_r>
 80084f0:	89a3      	ldrh	r3, [r4, #12]
 80084f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80084fa:	81a3      	strh	r3, [r4, #12]
 80084fc:	4632      	mov	r2, r6
 80084fe:	463b      	mov	r3, r7
 8008500:	4628      	mov	r0, r5
 8008502:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008506:	f000 b857 	b.w	80085b8 <_write_r>

0800850a <__sseek>:
 800850a:	b510      	push	{r4, lr}
 800850c:	460c      	mov	r4, r1
 800850e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008512:	f000 f81d 	bl	8008550 <_lseek_r>
 8008516:	1c43      	adds	r3, r0, #1
 8008518:	89a3      	ldrh	r3, [r4, #12]
 800851a:	bf15      	itete	ne
 800851c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800851e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008522:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008526:	81a3      	strheq	r3, [r4, #12]
 8008528:	bf18      	it	ne
 800852a:	81a3      	strhne	r3, [r4, #12]
 800852c:	bd10      	pop	{r4, pc}

0800852e <__sclose>:
 800852e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008532:	f000 b853 	b.w	80085dc <_close_r>

08008536 <__ascii_wctomb>:
 8008536:	4603      	mov	r3, r0
 8008538:	4608      	mov	r0, r1
 800853a:	b141      	cbz	r1, 800854e <__ascii_wctomb+0x18>
 800853c:	2aff      	cmp	r2, #255	@ 0xff
 800853e:	d904      	bls.n	800854a <__ascii_wctomb+0x14>
 8008540:	228a      	movs	r2, #138	@ 0x8a
 8008542:	601a      	str	r2, [r3, #0]
 8008544:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008548:	4770      	bx	lr
 800854a:	700a      	strb	r2, [r1, #0]
 800854c:	2001      	movs	r0, #1
 800854e:	4770      	bx	lr

08008550 <_lseek_r>:
 8008550:	b538      	push	{r3, r4, r5, lr}
 8008552:	4d07      	ldr	r5, [pc, #28]	@ (8008570 <_lseek_r+0x20>)
 8008554:	4604      	mov	r4, r0
 8008556:	4608      	mov	r0, r1
 8008558:	4611      	mov	r1, r2
 800855a:	2200      	movs	r2, #0
 800855c:	602a      	str	r2, [r5, #0]
 800855e:	461a      	mov	r2, r3
 8008560:	f7f9 fe0d 	bl	800217e <_lseek>
 8008564:	1c43      	adds	r3, r0, #1
 8008566:	d102      	bne.n	800856e <_lseek_r+0x1e>
 8008568:	682b      	ldr	r3, [r5, #0]
 800856a:	b103      	cbz	r3, 800856e <_lseek_r+0x1e>
 800856c:	6023      	str	r3, [r4, #0]
 800856e:	bd38      	pop	{r3, r4, r5, pc}
 8008570:	20000628 	.word	0x20000628

08008574 <_read_r>:
 8008574:	b538      	push	{r3, r4, r5, lr}
 8008576:	4d07      	ldr	r5, [pc, #28]	@ (8008594 <_read_r+0x20>)
 8008578:	4604      	mov	r4, r0
 800857a:	4608      	mov	r0, r1
 800857c:	4611      	mov	r1, r2
 800857e:	2200      	movs	r2, #0
 8008580:	602a      	str	r2, [r5, #0]
 8008582:	461a      	mov	r2, r3
 8008584:	f7f9 fd9b 	bl	80020be <_read>
 8008588:	1c43      	adds	r3, r0, #1
 800858a:	d102      	bne.n	8008592 <_read_r+0x1e>
 800858c:	682b      	ldr	r3, [r5, #0]
 800858e:	b103      	cbz	r3, 8008592 <_read_r+0x1e>
 8008590:	6023      	str	r3, [r4, #0]
 8008592:	bd38      	pop	{r3, r4, r5, pc}
 8008594:	20000628 	.word	0x20000628

08008598 <_sbrk_r>:
 8008598:	b538      	push	{r3, r4, r5, lr}
 800859a:	4d06      	ldr	r5, [pc, #24]	@ (80085b4 <_sbrk_r+0x1c>)
 800859c:	2300      	movs	r3, #0
 800859e:	4604      	mov	r4, r0
 80085a0:	4608      	mov	r0, r1
 80085a2:	602b      	str	r3, [r5, #0]
 80085a4:	f7f9 fdf8 	bl	8002198 <_sbrk>
 80085a8:	1c43      	adds	r3, r0, #1
 80085aa:	d102      	bne.n	80085b2 <_sbrk_r+0x1a>
 80085ac:	682b      	ldr	r3, [r5, #0]
 80085ae:	b103      	cbz	r3, 80085b2 <_sbrk_r+0x1a>
 80085b0:	6023      	str	r3, [r4, #0]
 80085b2:	bd38      	pop	{r3, r4, r5, pc}
 80085b4:	20000628 	.word	0x20000628

080085b8 <_write_r>:
 80085b8:	b538      	push	{r3, r4, r5, lr}
 80085ba:	4d07      	ldr	r5, [pc, #28]	@ (80085d8 <_write_r+0x20>)
 80085bc:	4604      	mov	r4, r0
 80085be:	4608      	mov	r0, r1
 80085c0:	4611      	mov	r1, r2
 80085c2:	2200      	movs	r2, #0
 80085c4:	602a      	str	r2, [r5, #0]
 80085c6:	461a      	mov	r2, r3
 80085c8:	f7f9 fd96 	bl	80020f8 <_write>
 80085cc:	1c43      	adds	r3, r0, #1
 80085ce:	d102      	bne.n	80085d6 <_write_r+0x1e>
 80085d0:	682b      	ldr	r3, [r5, #0]
 80085d2:	b103      	cbz	r3, 80085d6 <_write_r+0x1e>
 80085d4:	6023      	str	r3, [r4, #0]
 80085d6:	bd38      	pop	{r3, r4, r5, pc}
 80085d8:	20000628 	.word	0x20000628

080085dc <_close_r>:
 80085dc:	b538      	push	{r3, r4, r5, lr}
 80085de:	4d06      	ldr	r5, [pc, #24]	@ (80085f8 <_close_r+0x1c>)
 80085e0:	2300      	movs	r3, #0
 80085e2:	4604      	mov	r4, r0
 80085e4:	4608      	mov	r0, r1
 80085e6:	602b      	str	r3, [r5, #0]
 80085e8:	f7f9 fda2 	bl	8002130 <_close>
 80085ec:	1c43      	adds	r3, r0, #1
 80085ee:	d102      	bne.n	80085f6 <_close_r+0x1a>
 80085f0:	682b      	ldr	r3, [r5, #0]
 80085f2:	b103      	cbz	r3, 80085f6 <_close_r+0x1a>
 80085f4:	6023      	str	r3, [r4, #0]
 80085f6:	bd38      	pop	{r3, r4, r5, pc}
 80085f8:	20000628 	.word	0x20000628

080085fc <__assert_func>:
 80085fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085fe:	4614      	mov	r4, r2
 8008600:	461a      	mov	r2, r3
 8008602:	4b09      	ldr	r3, [pc, #36]	@ (8008628 <__assert_func+0x2c>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4605      	mov	r5, r0
 8008608:	68d8      	ldr	r0, [r3, #12]
 800860a:	b14c      	cbz	r4, 8008620 <__assert_func+0x24>
 800860c:	4b07      	ldr	r3, [pc, #28]	@ (800862c <__assert_func+0x30>)
 800860e:	9100      	str	r1, [sp, #0]
 8008610:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008614:	4906      	ldr	r1, [pc, #24]	@ (8008630 <__assert_func+0x34>)
 8008616:	462b      	mov	r3, r5
 8008618:	f000 f874 	bl	8008704 <fiprintf>
 800861c:	f000 f884 	bl	8008728 <abort>
 8008620:	4b04      	ldr	r3, [pc, #16]	@ (8008634 <__assert_func+0x38>)
 8008622:	461c      	mov	r4, r3
 8008624:	e7f3      	b.n	800860e <__assert_func+0x12>
 8008626:	bf00      	nop
 8008628:	200001d4 	.word	0x200001d4
 800862c:	080090c7 	.word	0x080090c7
 8008630:	080090d4 	.word	0x080090d4
 8008634:	08009102 	.word	0x08009102

08008638 <_calloc_r>:
 8008638:	b570      	push	{r4, r5, r6, lr}
 800863a:	fba1 5402 	umull	r5, r4, r1, r2
 800863e:	b934      	cbnz	r4, 800864e <_calloc_r+0x16>
 8008640:	4629      	mov	r1, r5
 8008642:	f7ff f941 	bl	80078c8 <_malloc_r>
 8008646:	4606      	mov	r6, r0
 8008648:	b928      	cbnz	r0, 8008656 <_calloc_r+0x1e>
 800864a:	4630      	mov	r0, r6
 800864c:	bd70      	pop	{r4, r5, r6, pc}
 800864e:	220c      	movs	r2, #12
 8008650:	6002      	str	r2, [r0, #0]
 8008652:	2600      	movs	r6, #0
 8008654:	e7f9      	b.n	800864a <_calloc_r+0x12>
 8008656:	462a      	mov	r2, r5
 8008658:	4621      	mov	r1, r4
 800865a:	f7fe fd7b 	bl	8007154 <memset>
 800865e:	e7f4      	b.n	800864a <_calloc_r+0x12>

08008660 <_free_r>:
 8008660:	b538      	push	{r3, r4, r5, lr}
 8008662:	4605      	mov	r5, r0
 8008664:	2900      	cmp	r1, #0
 8008666:	d041      	beq.n	80086ec <_free_r+0x8c>
 8008668:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800866c:	1f0c      	subs	r4, r1, #4
 800866e:	2b00      	cmp	r3, #0
 8008670:	bfb8      	it	lt
 8008672:	18e4      	addlt	r4, r4, r3
 8008674:	f7ff fa66 	bl	8007b44 <__malloc_lock>
 8008678:	4a1d      	ldr	r2, [pc, #116]	@ (80086f0 <_free_r+0x90>)
 800867a:	6813      	ldr	r3, [r2, #0]
 800867c:	b933      	cbnz	r3, 800868c <_free_r+0x2c>
 800867e:	6063      	str	r3, [r4, #4]
 8008680:	6014      	str	r4, [r2, #0]
 8008682:	4628      	mov	r0, r5
 8008684:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008688:	f7ff ba62 	b.w	8007b50 <__malloc_unlock>
 800868c:	42a3      	cmp	r3, r4
 800868e:	d908      	bls.n	80086a2 <_free_r+0x42>
 8008690:	6820      	ldr	r0, [r4, #0]
 8008692:	1821      	adds	r1, r4, r0
 8008694:	428b      	cmp	r3, r1
 8008696:	bf01      	itttt	eq
 8008698:	6819      	ldreq	r1, [r3, #0]
 800869a:	685b      	ldreq	r3, [r3, #4]
 800869c:	1809      	addeq	r1, r1, r0
 800869e:	6021      	streq	r1, [r4, #0]
 80086a0:	e7ed      	b.n	800867e <_free_r+0x1e>
 80086a2:	461a      	mov	r2, r3
 80086a4:	685b      	ldr	r3, [r3, #4]
 80086a6:	b10b      	cbz	r3, 80086ac <_free_r+0x4c>
 80086a8:	42a3      	cmp	r3, r4
 80086aa:	d9fa      	bls.n	80086a2 <_free_r+0x42>
 80086ac:	6811      	ldr	r1, [r2, #0]
 80086ae:	1850      	adds	r0, r2, r1
 80086b0:	42a0      	cmp	r0, r4
 80086b2:	d10b      	bne.n	80086cc <_free_r+0x6c>
 80086b4:	6820      	ldr	r0, [r4, #0]
 80086b6:	4401      	add	r1, r0
 80086b8:	1850      	adds	r0, r2, r1
 80086ba:	4283      	cmp	r3, r0
 80086bc:	6011      	str	r1, [r2, #0]
 80086be:	d1e0      	bne.n	8008682 <_free_r+0x22>
 80086c0:	6818      	ldr	r0, [r3, #0]
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	6053      	str	r3, [r2, #4]
 80086c6:	4408      	add	r0, r1
 80086c8:	6010      	str	r0, [r2, #0]
 80086ca:	e7da      	b.n	8008682 <_free_r+0x22>
 80086cc:	d902      	bls.n	80086d4 <_free_r+0x74>
 80086ce:	230c      	movs	r3, #12
 80086d0:	602b      	str	r3, [r5, #0]
 80086d2:	e7d6      	b.n	8008682 <_free_r+0x22>
 80086d4:	6820      	ldr	r0, [r4, #0]
 80086d6:	1821      	adds	r1, r4, r0
 80086d8:	428b      	cmp	r3, r1
 80086da:	bf04      	itt	eq
 80086dc:	6819      	ldreq	r1, [r3, #0]
 80086de:	685b      	ldreq	r3, [r3, #4]
 80086e0:	6063      	str	r3, [r4, #4]
 80086e2:	bf04      	itt	eq
 80086e4:	1809      	addeq	r1, r1, r0
 80086e6:	6021      	streq	r1, [r4, #0]
 80086e8:	6054      	str	r4, [r2, #4]
 80086ea:	e7ca      	b.n	8008682 <_free_r+0x22>
 80086ec:	bd38      	pop	{r3, r4, r5, pc}
 80086ee:	bf00      	nop
 80086f0:	20000624 	.word	0x20000624

080086f4 <malloc>:
 80086f4:	4b02      	ldr	r3, [pc, #8]	@ (8008700 <malloc+0xc>)
 80086f6:	4601      	mov	r1, r0
 80086f8:	6818      	ldr	r0, [r3, #0]
 80086fa:	f7ff b8e5 	b.w	80078c8 <_malloc_r>
 80086fe:	bf00      	nop
 8008700:	200001d4 	.word	0x200001d4

08008704 <fiprintf>:
 8008704:	b40e      	push	{r1, r2, r3}
 8008706:	b503      	push	{r0, r1, lr}
 8008708:	4601      	mov	r1, r0
 800870a:	ab03      	add	r3, sp, #12
 800870c:	4805      	ldr	r0, [pc, #20]	@ (8008724 <fiprintf+0x20>)
 800870e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008712:	6800      	ldr	r0, [r0, #0]
 8008714:	9301      	str	r3, [sp, #4]
 8008716:	f000 f837 	bl	8008788 <_vfiprintf_r>
 800871a:	b002      	add	sp, #8
 800871c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008720:	b003      	add	sp, #12
 8008722:	4770      	bx	lr
 8008724:	200001d4 	.word	0x200001d4

08008728 <abort>:
 8008728:	b508      	push	{r3, lr}
 800872a:	2006      	movs	r0, #6
 800872c:	f000 fbee 	bl	8008f0c <raise>
 8008730:	2001      	movs	r0, #1
 8008732:	f7f9 fcb9 	bl	80020a8 <_exit>

08008736 <__sfputc_r>:
 8008736:	6893      	ldr	r3, [r2, #8]
 8008738:	3b01      	subs	r3, #1
 800873a:	2b00      	cmp	r3, #0
 800873c:	b410      	push	{r4}
 800873e:	6093      	str	r3, [r2, #8]
 8008740:	da08      	bge.n	8008754 <__sfputc_r+0x1e>
 8008742:	6994      	ldr	r4, [r2, #24]
 8008744:	42a3      	cmp	r3, r4
 8008746:	db01      	blt.n	800874c <__sfputc_r+0x16>
 8008748:	290a      	cmp	r1, #10
 800874a:	d103      	bne.n	8008754 <__sfputc_r+0x1e>
 800874c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008750:	f000 babe 	b.w	8008cd0 <__swbuf_r>
 8008754:	6813      	ldr	r3, [r2, #0]
 8008756:	1c58      	adds	r0, r3, #1
 8008758:	6010      	str	r0, [r2, #0]
 800875a:	7019      	strb	r1, [r3, #0]
 800875c:	4608      	mov	r0, r1
 800875e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008762:	4770      	bx	lr

08008764 <__sfputs_r>:
 8008764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008766:	4606      	mov	r6, r0
 8008768:	460f      	mov	r7, r1
 800876a:	4614      	mov	r4, r2
 800876c:	18d5      	adds	r5, r2, r3
 800876e:	42ac      	cmp	r4, r5
 8008770:	d101      	bne.n	8008776 <__sfputs_r+0x12>
 8008772:	2000      	movs	r0, #0
 8008774:	e007      	b.n	8008786 <__sfputs_r+0x22>
 8008776:	f814 1b01 	ldrb.w	r1, [r4], #1
 800877a:	463a      	mov	r2, r7
 800877c:	4630      	mov	r0, r6
 800877e:	f7ff ffda 	bl	8008736 <__sfputc_r>
 8008782:	1c43      	adds	r3, r0, #1
 8008784:	d1f3      	bne.n	800876e <__sfputs_r+0xa>
 8008786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008788 <_vfiprintf_r>:
 8008788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800878c:	460d      	mov	r5, r1
 800878e:	b09d      	sub	sp, #116	@ 0x74
 8008790:	4614      	mov	r4, r2
 8008792:	4698      	mov	r8, r3
 8008794:	4606      	mov	r6, r0
 8008796:	b118      	cbz	r0, 80087a0 <_vfiprintf_r+0x18>
 8008798:	6a03      	ldr	r3, [r0, #32]
 800879a:	b90b      	cbnz	r3, 80087a0 <_vfiprintf_r+0x18>
 800879c:	f7fd fe96 	bl	80064cc <__sinit>
 80087a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087a2:	07d9      	lsls	r1, r3, #31
 80087a4:	d405      	bmi.n	80087b2 <_vfiprintf_r+0x2a>
 80087a6:	89ab      	ldrh	r3, [r5, #12]
 80087a8:	059a      	lsls	r2, r3, #22
 80087aa:	d402      	bmi.n	80087b2 <_vfiprintf_r+0x2a>
 80087ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087ae:	f7fe fd16 	bl	80071de <__retarget_lock_acquire_recursive>
 80087b2:	89ab      	ldrh	r3, [r5, #12]
 80087b4:	071b      	lsls	r3, r3, #28
 80087b6:	d501      	bpl.n	80087bc <_vfiprintf_r+0x34>
 80087b8:	692b      	ldr	r3, [r5, #16]
 80087ba:	b99b      	cbnz	r3, 80087e4 <_vfiprintf_r+0x5c>
 80087bc:	4629      	mov	r1, r5
 80087be:	4630      	mov	r0, r6
 80087c0:	f000 fac4 	bl	8008d4c <__swsetup_r>
 80087c4:	b170      	cbz	r0, 80087e4 <_vfiprintf_r+0x5c>
 80087c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80087c8:	07dc      	lsls	r4, r3, #31
 80087ca:	d504      	bpl.n	80087d6 <_vfiprintf_r+0x4e>
 80087cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087d0:	b01d      	add	sp, #116	@ 0x74
 80087d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087d6:	89ab      	ldrh	r3, [r5, #12]
 80087d8:	0598      	lsls	r0, r3, #22
 80087da:	d4f7      	bmi.n	80087cc <_vfiprintf_r+0x44>
 80087dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087de:	f7fe fcff 	bl	80071e0 <__retarget_lock_release_recursive>
 80087e2:	e7f3      	b.n	80087cc <_vfiprintf_r+0x44>
 80087e4:	2300      	movs	r3, #0
 80087e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80087e8:	2320      	movs	r3, #32
 80087ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80087f2:	2330      	movs	r3, #48	@ 0x30
 80087f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80089a4 <_vfiprintf_r+0x21c>
 80087f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087fc:	f04f 0901 	mov.w	r9, #1
 8008800:	4623      	mov	r3, r4
 8008802:	469a      	mov	sl, r3
 8008804:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008808:	b10a      	cbz	r2, 800880e <_vfiprintf_r+0x86>
 800880a:	2a25      	cmp	r2, #37	@ 0x25
 800880c:	d1f9      	bne.n	8008802 <_vfiprintf_r+0x7a>
 800880e:	ebba 0b04 	subs.w	fp, sl, r4
 8008812:	d00b      	beq.n	800882c <_vfiprintf_r+0xa4>
 8008814:	465b      	mov	r3, fp
 8008816:	4622      	mov	r2, r4
 8008818:	4629      	mov	r1, r5
 800881a:	4630      	mov	r0, r6
 800881c:	f7ff ffa2 	bl	8008764 <__sfputs_r>
 8008820:	3001      	adds	r0, #1
 8008822:	f000 80a7 	beq.w	8008974 <_vfiprintf_r+0x1ec>
 8008826:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008828:	445a      	add	r2, fp
 800882a:	9209      	str	r2, [sp, #36]	@ 0x24
 800882c:	f89a 3000 	ldrb.w	r3, [sl]
 8008830:	2b00      	cmp	r3, #0
 8008832:	f000 809f 	beq.w	8008974 <_vfiprintf_r+0x1ec>
 8008836:	2300      	movs	r3, #0
 8008838:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800883c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008840:	f10a 0a01 	add.w	sl, sl, #1
 8008844:	9304      	str	r3, [sp, #16]
 8008846:	9307      	str	r3, [sp, #28]
 8008848:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800884c:	931a      	str	r3, [sp, #104]	@ 0x68
 800884e:	4654      	mov	r4, sl
 8008850:	2205      	movs	r2, #5
 8008852:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008856:	4853      	ldr	r0, [pc, #332]	@ (80089a4 <_vfiprintf_r+0x21c>)
 8008858:	f7f7 fcca 	bl	80001f0 <memchr>
 800885c:	9a04      	ldr	r2, [sp, #16]
 800885e:	b9d8      	cbnz	r0, 8008898 <_vfiprintf_r+0x110>
 8008860:	06d1      	lsls	r1, r2, #27
 8008862:	bf44      	itt	mi
 8008864:	2320      	movmi	r3, #32
 8008866:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800886a:	0713      	lsls	r3, r2, #28
 800886c:	bf44      	itt	mi
 800886e:	232b      	movmi	r3, #43	@ 0x2b
 8008870:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008874:	f89a 3000 	ldrb.w	r3, [sl]
 8008878:	2b2a      	cmp	r3, #42	@ 0x2a
 800887a:	d015      	beq.n	80088a8 <_vfiprintf_r+0x120>
 800887c:	9a07      	ldr	r2, [sp, #28]
 800887e:	4654      	mov	r4, sl
 8008880:	2000      	movs	r0, #0
 8008882:	f04f 0c0a 	mov.w	ip, #10
 8008886:	4621      	mov	r1, r4
 8008888:	f811 3b01 	ldrb.w	r3, [r1], #1
 800888c:	3b30      	subs	r3, #48	@ 0x30
 800888e:	2b09      	cmp	r3, #9
 8008890:	d94b      	bls.n	800892a <_vfiprintf_r+0x1a2>
 8008892:	b1b0      	cbz	r0, 80088c2 <_vfiprintf_r+0x13a>
 8008894:	9207      	str	r2, [sp, #28]
 8008896:	e014      	b.n	80088c2 <_vfiprintf_r+0x13a>
 8008898:	eba0 0308 	sub.w	r3, r0, r8
 800889c:	fa09 f303 	lsl.w	r3, r9, r3
 80088a0:	4313      	orrs	r3, r2
 80088a2:	9304      	str	r3, [sp, #16]
 80088a4:	46a2      	mov	sl, r4
 80088a6:	e7d2      	b.n	800884e <_vfiprintf_r+0xc6>
 80088a8:	9b03      	ldr	r3, [sp, #12]
 80088aa:	1d19      	adds	r1, r3, #4
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	9103      	str	r1, [sp, #12]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	bfbb      	ittet	lt
 80088b4:	425b      	neglt	r3, r3
 80088b6:	f042 0202 	orrlt.w	r2, r2, #2
 80088ba:	9307      	strge	r3, [sp, #28]
 80088bc:	9307      	strlt	r3, [sp, #28]
 80088be:	bfb8      	it	lt
 80088c0:	9204      	strlt	r2, [sp, #16]
 80088c2:	7823      	ldrb	r3, [r4, #0]
 80088c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80088c6:	d10a      	bne.n	80088de <_vfiprintf_r+0x156>
 80088c8:	7863      	ldrb	r3, [r4, #1]
 80088ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80088cc:	d132      	bne.n	8008934 <_vfiprintf_r+0x1ac>
 80088ce:	9b03      	ldr	r3, [sp, #12]
 80088d0:	1d1a      	adds	r2, r3, #4
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	9203      	str	r2, [sp, #12]
 80088d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088da:	3402      	adds	r4, #2
 80088dc:	9305      	str	r3, [sp, #20]
 80088de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80089b4 <_vfiprintf_r+0x22c>
 80088e2:	7821      	ldrb	r1, [r4, #0]
 80088e4:	2203      	movs	r2, #3
 80088e6:	4650      	mov	r0, sl
 80088e8:	f7f7 fc82 	bl	80001f0 <memchr>
 80088ec:	b138      	cbz	r0, 80088fe <_vfiprintf_r+0x176>
 80088ee:	9b04      	ldr	r3, [sp, #16]
 80088f0:	eba0 000a 	sub.w	r0, r0, sl
 80088f4:	2240      	movs	r2, #64	@ 0x40
 80088f6:	4082      	lsls	r2, r0
 80088f8:	4313      	orrs	r3, r2
 80088fa:	3401      	adds	r4, #1
 80088fc:	9304      	str	r3, [sp, #16]
 80088fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008902:	4829      	ldr	r0, [pc, #164]	@ (80089a8 <_vfiprintf_r+0x220>)
 8008904:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008908:	2206      	movs	r2, #6
 800890a:	f7f7 fc71 	bl	80001f0 <memchr>
 800890e:	2800      	cmp	r0, #0
 8008910:	d03f      	beq.n	8008992 <_vfiprintf_r+0x20a>
 8008912:	4b26      	ldr	r3, [pc, #152]	@ (80089ac <_vfiprintf_r+0x224>)
 8008914:	bb1b      	cbnz	r3, 800895e <_vfiprintf_r+0x1d6>
 8008916:	9b03      	ldr	r3, [sp, #12]
 8008918:	3307      	adds	r3, #7
 800891a:	f023 0307 	bic.w	r3, r3, #7
 800891e:	3308      	adds	r3, #8
 8008920:	9303      	str	r3, [sp, #12]
 8008922:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008924:	443b      	add	r3, r7
 8008926:	9309      	str	r3, [sp, #36]	@ 0x24
 8008928:	e76a      	b.n	8008800 <_vfiprintf_r+0x78>
 800892a:	fb0c 3202 	mla	r2, ip, r2, r3
 800892e:	460c      	mov	r4, r1
 8008930:	2001      	movs	r0, #1
 8008932:	e7a8      	b.n	8008886 <_vfiprintf_r+0xfe>
 8008934:	2300      	movs	r3, #0
 8008936:	3401      	adds	r4, #1
 8008938:	9305      	str	r3, [sp, #20]
 800893a:	4619      	mov	r1, r3
 800893c:	f04f 0c0a 	mov.w	ip, #10
 8008940:	4620      	mov	r0, r4
 8008942:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008946:	3a30      	subs	r2, #48	@ 0x30
 8008948:	2a09      	cmp	r2, #9
 800894a:	d903      	bls.n	8008954 <_vfiprintf_r+0x1cc>
 800894c:	2b00      	cmp	r3, #0
 800894e:	d0c6      	beq.n	80088de <_vfiprintf_r+0x156>
 8008950:	9105      	str	r1, [sp, #20]
 8008952:	e7c4      	b.n	80088de <_vfiprintf_r+0x156>
 8008954:	fb0c 2101 	mla	r1, ip, r1, r2
 8008958:	4604      	mov	r4, r0
 800895a:	2301      	movs	r3, #1
 800895c:	e7f0      	b.n	8008940 <_vfiprintf_r+0x1b8>
 800895e:	ab03      	add	r3, sp, #12
 8008960:	9300      	str	r3, [sp, #0]
 8008962:	462a      	mov	r2, r5
 8008964:	4b12      	ldr	r3, [pc, #72]	@ (80089b0 <_vfiprintf_r+0x228>)
 8008966:	a904      	add	r1, sp, #16
 8008968:	4630      	mov	r0, r6
 800896a:	f3af 8000 	nop.w
 800896e:	4607      	mov	r7, r0
 8008970:	1c78      	adds	r0, r7, #1
 8008972:	d1d6      	bne.n	8008922 <_vfiprintf_r+0x19a>
 8008974:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008976:	07d9      	lsls	r1, r3, #31
 8008978:	d405      	bmi.n	8008986 <_vfiprintf_r+0x1fe>
 800897a:	89ab      	ldrh	r3, [r5, #12]
 800897c:	059a      	lsls	r2, r3, #22
 800897e:	d402      	bmi.n	8008986 <_vfiprintf_r+0x1fe>
 8008980:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008982:	f7fe fc2d 	bl	80071e0 <__retarget_lock_release_recursive>
 8008986:	89ab      	ldrh	r3, [r5, #12]
 8008988:	065b      	lsls	r3, r3, #25
 800898a:	f53f af1f 	bmi.w	80087cc <_vfiprintf_r+0x44>
 800898e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008990:	e71e      	b.n	80087d0 <_vfiprintf_r+0x48>
 8008992:	ab03      	add	r3, sp, #12
 8008994:	9300      	str	r3, [sp, #0]
 8008996:	462a      	mov	r2, r5
 8008998:	4b05      	ldr	r3, [pc, #20]	@ (80089b0 <_vfiprintf_r+0x228>)
 800899a:	a904      	add	r1, sp, #16
 800899c:	4630      	mov	r0, r6
 800899e:	f000 f879 	bl	8008a94 <_printf_i>
 80089a2:	e7e4      	b.n	800896e <_vfiprintf_r+0x1e6>
 80089a4:	08009103 	.word	0x08009103
 80089a8:	0800910d 	.word	0x0800910d
 80089ac:	00000000 	.word	0x00000000
 80089b0:	08008765 	.word	0x08008765
 80089b4:	08009109 	.word	0x08009109

080089b8 <_printf_common>:
 80089b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089bc:	4616      	mov	r6, r2
 80089be:	4698      	mov	r8, r3
 80089c0:	688a      	ldr	r2, [r1, #8]
 80089c2:	690b      	ldr	r3, [r1, #16]
 80089c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80089c8:	4293      	cmp	r3, r2
 80089ca:	bfb8      	it	lt
 80089cc:	4613      	movlt	r3, r2
 80089ce:	6033      	str	r3, [r6, #0]
 80089d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80089d4:	4607      	mov	r7, r0
 80089d6:	460c      	mov	r4, r1
 80089d8:	b10a      	cbz	r2, 80089de <_printf_common+0x26>
 80089da:	3301      	adds	r3, #1
 80089dc:	6033      	str	r3, [r6, #0]
 80089de:	6823      	ldr	r3, [r4, #0]
 80089e0:	0699      	lsls	r1, r3, #26
 80089e2:	bf42      	ittt	mi
 80089e4:	6833      	ldrmi	r3, [r6, #0]
 80089e6:	3302      	addmi	r3, #2
 80089e8:	6033      	strmi	r3, [r6, #0]
 80089ea:	6825      	ldr	r5, [r4, #0]
 80089ec:	f015 0506 	ands.w	r5, r5, #6
 80089f0:	d106      	bne.n	8008a00 <_printf_common+0x48>
 80089f2:	f104 0a19 	add.w	sl, r4, #25
 80089f6:	68e3      	ldr	r3, [r4, #12]
 80089f8:	6832      	ldr	r2, [r6, #0]
 80089fa:	1a9b      	subs	r3, r3, r2
 80089fc:	42ab      	cmp	r3, r5
 80089fe:	dc26      	bgt.n	8008a4e <_printf_common+0x96>
 8008a00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008a04:	6822      	ldr	r2, [r4, #0]
 8008a06:	3b00      	subs	r3, #0
 8008a08:	bf18      	it	ne
 8008a0a:	2301      	movne	r3, #1
 8008a0c:	0692      	lsls	r2, r2, #26
 8008a0e:	d42b      	bmi.n	8008a68 <_printf_common+0xb0>
 8008a10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008a14:	4641      	mov	r1, r8
 8008a16:	4638      	mov	r0, r7
 8008a18:	47c8      	blx	r9
 8008a1a:	3001      	adds	r0, #1
 8008a1c:	d01e      	beq.n	8008a5c <_printf_common+0xa4>
 8008a1e:	6823      	ldr	r3, [r4, #0]
 8008a20:	6922      	ldr	r2, [r4, #16]
 8008a22:	f003 0306 	and.w	r3, r3, #6
 8008a26:	2b04      	cmp	r3, #4
 8008a28:	bf02      	ittt	eq
 8008a2a:	68e5      	ldreq	r5, [r4, #12]
 8008a2c:	6833      	ldreq	r3, [r6, #0]
 8008a2e:	1aed      	subeq	r5, r5, r3
 8008a30:	68a3      	ldr	r3, [r4, #8]
 8008a32:	bf0c      	ite	eq
 8008a34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a38:	2500      	movne	r5, #0
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	bfc4      	itt	gt
 8008a3e:	1a9b      	subgt	r3, r3, r2
 8008a40:	18ed      	addgt	r5, r5, r3
 8008a42:	2600      	movs	r6, #0
 8008a44:	341a      	adds	r4, #26
 8008a46:	42b5      	cmp	r5, r6
 8008a48:	d11a      	bne.n	8008a80 <_printf_common+0xc8>
 8008a4a:	2000      	movs	r0, #0
 8008a4c:	e008      	b.n	8008a60 <_printf_common+0xa8>
 8008a4e:	2301      	movs	r3, #1
 8008a50:	4652      	mov	r2, sl
 8008a52:	4641      	mov	r1, r8
 8008a54:	4638      	mov	r0, r7
 8008a56:	47c8      	blx	r9
 8008a58:	3001      	adds	r0, #1
 8008a5a:	d103      	bne.n	8008a64 <_printf_common+0xac>
 8008a5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a64:	3501      	adds	r5, #1
 8008a66:	e7c6      	b.n	80089f6 <_printf_common+0x3e>
 8008a68:	18e1      	adds	r1, r4, r3
 8008a6a:	1c5a      	adds	r2, r3, #1
 8008a6c:	2030      	movs	r0, #48	@ 0x30
 8008a6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008a72:	4422      	add	r2, r4
 8008a74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008a78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a7c:	3302      	adds	r3, #2
 8008a7e:	e7c7      	b.n	8008a10 <_printf_common+0x58>
 8008a80:	2301      	movs	r3, #1
 8008a82:	4622      	mov	r2, r4
 8008a84:	4641      	mov	r1, r8
 8008a86:	4638      	mov	r0, r7
 8008a88:	47c8      	blx	r9
 8008a8a:	3001      	adds	r0, #1
 8008a8c:	d0e6      	beq.n	8008a5c <_printf_common+0xa4>
 8008a8e:	3601      	adds	r6, #1
 8008a90:	e7d9      	b.n	8008a46 <_printf_common+0x8e>
	...

08008a94 <_printf_i>:
 8008a94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a98:	7e0f      	ldrb	r7, [r1, #24]
 8008a9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008a9c:	2f78      	cmp	r7, #120	@ 0x78
 8008a9e:	4691      	mov	r9, r2
 8008aa0:	4680      	mov	r8, r0
 8008aa2:	460c      	mov	r4, r1
 8008aa4:	469a      	mov	sl, r3
 8008aa6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008aaa:	d807      	bhi.n	8008abc <_printf_i+0x28>
 8008aac:	2f62      	cmp	r7, #98	@ 0x62
 8008aae:	d80a      	bhi.n	8008ac6 <_printf_i+0x32>
 8008ab0:	2f00      	cmp	r7, #0
 8008ab2:	f000 80d1 	beq.w	8008c58 <_printf_i+0x1c4>
 8008ab6:	2f58      	cmp	r7, #88	@ 0x58
 8008ab8:	f000 80b8 	beq.w	8008c2c <_printf_i+0x198>
 8008abc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ac0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008ac4:	e03a      	b.n	8008b3c <_printf_i+0xa8>
 8008ac6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008aca:	2b15      	cmp	r3, #21
 8008acc:	d8f6      	bhi.n	8008abc <_printf_i+0x28>
 8008ace:	a101      	add	r1, pc, #4	@ (adr r1, 8008ad4 <_printf_i+0x40>)
 8008ad0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008ad4:	08008b2d 	.word	0x08008b2d
 8008ad8:	08008b41 	.word	0x08008b41
 8008adc:	08008abd 	.word	0x08008abd
 8008ae0:	08008abd 	.word	0x08008abd
 8008ae4:	08008abd 	.word	0x08008abd
 8008ae8:	08008abd 	.word	0x08008abd
 8008aec:	08008b41 	.word	0x08008b41
 8008af0:	08008abd 	.word	0x08008abd
 8008af4:	08008abd 	.word	0x08008abd
 8008af8:	08008abd 	.word	0x08008abd
 8008afc:	08008abd 	.word	0x08008abd
 8008b00:	08008c3f 	.word	0x08008c3f
 8008b04:	08008b6b 	.word	0x08008b6b
 8008b08:	08008bf9 	.word	0x08008bf9
 8008b0c:	08008abd 	.word	0x08008abd
 8008b10:	08008abd 	.word	0x08008abd
 8008b14:	08008c61 	.word	0x08008c61
 8008b18:	08008abd 	.word	0x08008abd
 8008b1c:	08008b6b 	.word	0x08008b6b
 8008b20:	08008abd 	.word	0x08008abd
 8008b24:	08008abd 	.word	0x08008abd
 8008b28:	08008c01 	.word	0x08008c01
 8008b2c:	6833      	ldr	r3, [r6, #0]
 8008b2e:	1d1a      	adds	r2, r3, #4
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	6032      	str	r2, [r6, #0]
 8008b34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	e09c      	b.n	8008c7a <_printf_i+0x1e6>
 8008b40:	6833      	ldr	r3, [r6, #0]
 8008b42:	6820      	ldr	r0, [r4, #0]
 8008b44:	1d19      	adds	r1, r3, #4
 8008b46:	6031      	str	r1, [r6, #0]
 8008b48:	0606      	lsls	r6, r0, #24
 8008b4a:	d501      	bpl.n	8008b50 <_printf_i+0xbc>
 8008b4c:	681d      	ldr	r5, [r3, #0]
 8008b4e:	e003      	b.n	8008b58 <_printf_i+0xc4>
 8008b50:	0645      	lsls	r5, r0, #25
 8008b52:	d5fb      	bpl.n	8008b4c <_printf_i+0xb8>
 8008b54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b58:	2d00      	cmp	r5, #0
 8008b5a:	da03      	bge.n	8008b64 <_printf_i+0xd0>
 8008b5c:	232d      	movs	r3, #45	@ 0x2d
 8008b5e:	426d      	negs	r5, r5
 8008b60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b64:	4858      	ldr	r0, [pc, #352]	@ (8008cc8 <_printf_i+0x234>)
 8008b66:	230a      	movs	r3, #10
 8008b68:	e011      	b.n	8008b8e <_printf_i+0xfa>
 8008b6a:	6821      	ldr	r1, [r4, #0]
 8008b6c:	6833      	ldr	r3, [r6, #0]
 8008b6e:	0608      	lsls	r0, r1, #24
 8008b70:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b74:	d402      	bmi.n	8008b7c <_printf_i+0xe8>
 8008b76:	0649      	lsls	r1, r1, #25
 8008b78:	bf48      	it	mi
 8008b7a:	b2ad      	uxthmi	r5, r5
 8008b7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b7e:	4852      	ldr	r0, [pc, #328]	@ (8008cc8 <_printf_i+0x234>)
 8008b80:	6033      	str	r3, [r6, #0]
 8008b82:	bf14      	ite	ne
 8008b84:	230a      	movne	r3, #10
 8008b86:	2308      	moveq	r3, #8
 8008b88:	2100      	movs	r1, #0
 8008b8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008b8e:	6866      	ldr	r6, [r4, #4]
 8008b90:	60a6      	str	r6, [r4, #8]
 8008b92:	2e00      	cmp	r6, #0
 8008b94:	db05      	blt.n	8008ba2 <_printf_i+0x10e>
 8008b96:	6821      	ldr	r1, [r4, #0]
 8008b98:	432e      	orrs	r6, r5
 8008b9a:	f021 0104 	bic.w	r1, r1, #4
 8008b9e:	6021      	str	r1, [r4, #0]
 8008ba0:	d04b      	beq.n	8008c3a <_printf_i+0x1a6>
 8008ba2:	4616      	mov	r6, r2
 8008ba4:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ba8:	fb03 5711 	mls	r7, r3, r1, r5
 8008bac:	5dc7      	ldrb	r7, [r0, r7]
 8008bae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008bb2:	462f      	mov	r7, r5
 8008bb4:	42bb      	cmp	r3, r7
 8008bb6:	460d      	mov	r5, r1
 8008bb8:	d9f4      	bls.n	8008ba4 <_printf_i+0x110>
 8008bba:	2b08      	cmp	r3, #8
 8008bbc:	d10b      	bne.n	8008bd6 <_printf_i+0x142>
 8008bbe:	6823      	ldr	r3, [r4, #0]
 8008bc0:	07df      	lsls	r7, r3, #31
 8008bc2:	d508      	bpl.n	8008bd6 <_printf_i+0x142>
 8008bc4:	6923      	ldr	r3, [r4, #16]
 8008bc6:	6861      	ldr	r1, [r4, #4]
 8008bc8:	4299      	cmp	r1, r3
 8008bca:	bfde      	ittt	le
 8008bcc:	2330      	movle	r3, #48	@ 0x30
 8008bce:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008bd2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008bd6:	1b92      	subs	r2, r2, r6
 8008bd8:	6122      	str	r2, [r4, #16]
 8008bda:	f8cd a000 	str.w	sl, [sp]
 8008bde:	464b      	mov	r3, r9
 8008be0:	aa03      	add	r2, sp, #12
 8008be2:	4621      	mov	r1, r4
 8008be4:	4640      	mov	r0, r8
 8008be6:	f7ff fee7 	bl	80089b8 <_printf_common>
 8008bea:	3001      	adds	r0, #1
 8008bec:	d14a      	bne.n	8008c84 <_printf_i+0x1f0>
 8008bee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008bf2:	b004      	add	sp, #16
 8008bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bf8:	6823      	ldr	r3, [r4, #0]
 8008bfa:	f043 0320 	orr.w	r3, r3, #32
 8008bfe:	6023      	str	r3, [r4, #0]
 8008c00:	4832      	ldr	r0, [pc, #200]	@ (8008ccc <_printf_i+0x238>)
 8008c02:	2778      	movs	r7, #120	@ 0x78
 8008c04:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c08:	6823      	ldr	r3, [r4, #0]
 8008c0a:	6831      	ldr	r1, [r6, #0]
 8008c0c:	061f      	lsls	r7, r3, #24
 8008c0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008c12:	d402      	bmi.n	8008c1a <_printf_i+0x186>
 8008c14:	065f      	lsls	r7, r3, #25
 8008c16:	bf48      	it	mi
 8008c18:	b2ad      	uxthmi	r5, r5
 8008c1a:	6031      	str	r1, [r6, #0]
 8008c1c:	07d9      	lsls	r1, r3, #31
 8008c1e:	bf44      	itt	mi
 8008c20:	f043 0320 	orrmi.w	r3, r3, #32
 8008c24:	6023      	strmi	r3, [r4, #0]
 8008c26:	b11d      	cbz	r5, 8008c30 <_printf_i+0x19c>
 8008c28:	2310      	movs	r3, #16
 8008c2a:	e7ad      	b.n	8008b88 <_printf_i+0xf4>
 8008c2c:	4826      	ldr	r0, [pc, #152]	@ (8008cc8 <_printf_i+0x234>)
 8008c2e:	e7e9      	b.n	8008c04 <_printf_i+0x170>
 8008c30:	6823      	ldr	r3, [r4, #0]
 8008c32:	f023 0320 	bic.w	r3, r3, #32
 8008c36:	6023      	str	r3, [r4, #0]
 8008c38:	e7f6      	b.n	8008c28 <_printf_i+0x194>
 8008c3a:	4616      	mov	r6, r2
 8008c3c:	e7bd      	b.n	8008bba <_printf_i+0x126>
 8008c3e:	6833      	ldr	r3, [r6, #0]
 8008c40:	6825      	ldr	r5, [r4, #0]
 8008c42:	6961      	ldr	r1, [r4, #20]
 8008c44:	1d18      	adds	r0, r3, #4
 8008c46:	6030      	str	r0, [r6, #0]
 8008c48:	062e      	lsls	r6, r5, #24
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	d501      	bpl.n	8008c52 <_printf_i+0x1be>
 8008c4e:	6019      	str	r1, [r3, #0]
 8008c50:	e002      	b.n	8008c58 <_printf_i+0x1c4>
 8008c52:	0668      	lsls	r0, r5, #25
 8008c54:	d5fb      	bpl.n	8008c4e <_printf_i+0x1ba>
 8008c56:	8019      	strh	r1, [r3, #0]
 8008c58:	2300      	movs	r3, #0
 8008c5a:	6123      	str	r3, [r4, #16]
 8008c5c:	4616      	mov	r6, r2
 8008c5e:	e7bc      	b.n	8008bda <_printf_i+0x146>
 8008c60:	6833      	ldr	r3, [r6, #0]
 8008c62:	1d1a      	adds	r2, r3, #4
 8008c64:	6032      	str	r2, [r6, #0]
 8008c66:	681e      	ldr	r6, [r3, #0]
 8008c68:	6862      	ldr	r2, [r4, #4]
 8008c6a:	2100      	movs	r1, #0
 8008c6c:	4630      	mov	r0, r6
 8008c6e:	f7f7 fabf 	bl	80001f0 <memchr>
 8008c72:	b108      	cbz	r0, 8008c78 <_printf_i+0x1e4>
 8008c74:	1b80      	subs	r0, r0, r6
 8008c76:	6060      	str	r0, [r4, #4]
 8008c78:	6863      	ldr	r3, [r4, #4]
 8008c7a:	6123      	str	r3, [r4, #16]
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c82:	e7aa      	b.n	8008bda <_printf_i+0x146>
 8008c84:	6923      	ldr	r3, [r4, #16]
 8008c86:	4632      	mov	r2, r6
 8008c88:	4649      	mov	r1, r9
 8008c8a:	4640      	mov	r0, r8
 8008c8c:	47d0      	blx	sl
 8008c8e:	3001      	adds	r0, #1
 8008c90:	d0ad      	beq.n	8008bee <_printf_i+0x15a>
 8008c92:	6823      	ldr	r3, [r4, #0]
 8008c94:	079b      	lsls	r3, r3, #30
 8008c96:	d413      	bmi.n	8008cc0 <_printf_i+0x22c>
 8008c98:	68e0      	ldr	r0, [r4, #12]
 8008c9a:	9b03      	ldr	r3, [sp, #12]
 8008c9c:	4298      	cmp	r0, r3
 8008c9e:	bfb8      	it	lt
 8008ca0:	4618      	movlt	r0, r3
 8008ca2:	e7a6      	b.n	8008bf2 <_printf_i+0x15e>
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	4632      	mov	r2, r6
 8008ca8:	4649      	mov	r1, r9
 8008caa:	4640      	mov	r0, r8
 8008cac:	47d0      	blx	sl
 8008cae:	3001      	adds	r0, #1
 8008cb0:	d09d      	beq.n	8008bee <_printf_i+0x15a>
 8008cb2:	3501      	adds	r5, #1
 8008cb4:	68e3      	ldr	r3, [r4, #12]
 8008cb6:	9903      	ldr	r1, [sp, #12]
 8008cb8:	1a5b      	subs	r3, r3, r1
 8008cba:	42ab      	cmp	r3, r5
 8008cbc:	dcf2      	bgt.n	8008ca4 <_printf_i+0x210>
 8008cbe:	e7eb      	b.n	8008c98 <_printf_i+0x204>
 8008cc0:	2500      	movs	r5, #0
 8008cc2:	f104 0619 	add.w	r6, r4, #25
 8008cc6:	e7f5      	b.n	8008cb4 <_printf_i+0x220>
 8008cc8:	08009114 	.word	0x08009114
 8008ccc:	08009125 	.word	0x08009125

08008cd0 <__swbuf_r>:
 8008cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cd2:	460e      	mov	r6, r1
 8008cd4:	4614      	mov	r4, r2
 8008cd6:	4605      	mov	r5, r0
 8008cd8:	b118      	cbz	r0, 8008ce2 <__swbuf_r+0x12>
 8008cda:	6a03      	ldr	r3, [r0, #32]
 8008cdc:	b90b      	cbnz	r3, 8008ce2 <__swbuf_r+0x12>
 8008cde:	f7fd fbf5 	bl	80064cc <__sinit>
 8008ce2:	69a3      	ldr	r3, [r4, #24]
 8008ce4:	60a3      	str	r3, [r4, #8]
 8008ce6:	89a3      	ldrh	r3, [r4, #12]
 8008ce8:	071a      	lsls	r2, r3, #28
 8008cea:	d501      	bpl.n	8008cf0 <__swbuf_r+0x20>
 8008cec:	6923      	ldr	r3, [r4, #16]
 8008cee:	b943      	cbnz	r3, 8008d02 <__swbuf_r+0x32>
 8008cf0:	4621      	mov	r1, r4
 8008cf2:	4628      	mov	r0, r5
 8008cf4:	f000 f82a 	bl	8008d4c <__swsetup_r>
 8008cf8:	b118      	cbz	r0, 8008d02 <__swbuf_r+0x32>
 8008cfa:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008cfe:	4638      	mov	r0, r7
 8008d00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d02:	6823      	ldr	r3, [r4, #0]
 8008d04:	6922      	ldr	r2, [r4, #16]
 8008d06:	1a98      	subs	r0, r3, r2
 8008d08:	6963      	ldr	r3, [r4, #20]
 8008d0a:	b2f6      	uxtb	r6, r6
 8008d0c:	4283      	cmp	r3, r0
 8008d0e:	4637      	mov	r7, r6
 8008d10:	dc05      	bgt.n	8008d1e <__swbuf_r+0x4e>
 8008d12:	4621      	mov	r1, r4
 8008d14:	4628      	mov	r0, r5
 8008d16:	f7fe feed 	bl	8007af4 <_fflush_r>
 8008d1a:	2800      	cmp	r0, #0
 8008d1c:	d1ed      	bne.n	8008cfa <__swbuf_r+0x2a>
 8008d1e:	68a3      	ldr	r3, [r4, #8]
 8008d20:	3b01      	subs	r3, #1
 8008d22:	60a3      	str	r3, [r4, #8]
 8008d24:	6823      	ldr	r3, [r4, #0]
 8008d26:	1c5a      	adds	r2, r3, #1
 8008d28:	6022      	str	r2, [r4, #0]
 8008d2a:	701e      	strb	r6, [r3, #0]
 8008d2c:	6962      	ldr	r2, [r4, #20]
 8008d2e:	1c43      	adds	r3, r0, #1
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d004      	beq.n	8008d3e <__swbuf_r+0x6e>
 8008d34:	89a3      	ldrh	r3, [r4, #12]
 8008d36:	07db      	lsls	r3, r3, #31
 8008d38:	d5e1      	bpl.n	8008cfe <__swbuf_r+0x2e>
 8008d3a:	2e0a      	cmp	r6, #10
 8008d3c:	d1df      	bne.n	8008cfe <__swbuf_r+0x2e>
 8008d3e:	4621      	mov	r1, r4
 8008d40:	4628      	mov	r0, r5
 8008d42:	f7fe fed7 	bl	8007af4 <_fflush_r>
 8008d46:	2800      	cmp	r0, #0
 8008d48:	d0d9      	beq.n	8008cfe <__swbuf_r+0x2e>
 8008d4a:	e7d6      	b.n	8008cfa <__swbuf_r+0x2a>

08008d4c <__swsetup_r>:
 8008d4c:	b538      	push	{r3, r4, r5, lr}
 8008d4e:	4b29      	ldr	r3, [pc, #164]	@ (8008df4 <__swsetup_r+0xa8>)
 8008d50:	4605      	mov	r5, r0
 8008d52:	6818      	ldr	r0, [r3, #0]
 8008d54:	460c      	mov	r4, r1
 8008d56:	b118      	cbz	r0, 8008d60 <__swsetup_r+0x14>
 8008d58:	6a03      	ldr	r3, [r0, #32]
 8008d5a:	b90b      	cbnz	r3, 8008d60 <__swsetup_r+0x14>
 8008d5c:	f7fd fbb6 	bl	80064cc <__sinit>
 8008d60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d64:	0719      	lsls	r1, r3, #28
 8008d66:	d422      	bmi.n	8008dae <__swsetup_r+0x62>
 8008d68:	06da      	lsls	r2, r3, #27
 8008d6a:	d407      	bmi.n	8008d7c <__swsetup_r+0x30>
 8008d6c:	2209      	movs	r2, #9
 8008d6e:	602a      	str	r2, [r5, #0]
 8008d70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d74:	81a3      	strh	r3, [r4, #12]
 8008d76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008d7a:	e033      	b.n	8008de4 <__swsetup_r+0x98>
 8008d7c:	0758      	lsls	r0, r3, #29
 8008d7e:	d512      	bpl.n	8008da6 <__swsetup_r+0x5a>
 8008d80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d82:	b141      	cbz	r1, 8008d96 <__swsetup_r+0x4a>
 8008d84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d88:	4299      	cmp	r1, r3
 8008d8a:	d002      	beq.n	8008d92 <__swsetup_r+0x46>
 8008d8c:	4628      	mov	r0, r5
 8008d8e:	f7ff fc67 	bl	8008660 <_free_r>
 8008d92:	2300      	movs	r3, #0
 8008d94:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d96:	89a3      	ldrh	r3, [r4, #12]
 8008d98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008d9c:	81a3      	strh	r3, [r4, #12]
 8008d9e:	2300      	movs	r3, #0
 8008da0:	6063      	str	r3, [r4, #4]
 8008da2:	6923      	ldr	r3, [r4, #16]
 8008da4:	6023      	str	r3, [r4, #0]
 8008da6:	89a3      	ldrh	r3, [r4, #12]
 8008da8:	f043 0308 	orr.w	r3, r3, #8
 8008dac:	81a3      	strh	r3, [r4, #12]
 8008dae:	6923      	ldr	r3, [r4, #16]
 8008db0:	b94b      	cbnz	r3, 8008dc6 <__swsetup_r+0x7a>
 8008db2:	89a3      	ldrh	r3, [r4, #12]
 8008db4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008db8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008dbc:	d003      	beq.n	8008dc6 <__swsetup_r+0x7a>
 8008dbe:	4621      	mov	r1, r4
 8008dc0:	4628      	mov	r0, r5
 8008dc2:	f000 f83f 	bl	8008e44 <__smakebuf_r>
 8008dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dca:	f013 0201 	ands.w	r2, r3, #1
 8008dce:	d00a      	beq.n	8008de6 <__swsetup_r+0x9a>
 8008dd0:	2200      	movs	r2, #0
 8008dd2:	60a2      	str	r2, [r4, #8]
 8008dd4:	6962      	ldr	r2, [r4, #20]
 8008dd6:	4252      	negs	r2, r2
 8008dd8:	61a2      	str	r2, [r4, #24]
 8008dda:	6922      	ldr	r2, [r4, #16]
 8008ddc:	b942      	cbnz	r2, 8008df0 <__swsetup_r+0xa4>
 8008dde:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008de2:	d1c5      	bne.n	8008d70 <__swsetup_r+0x24>
 8008de4:	bd38      	pop	{r3, r4, r5, pc}
 8008de6:	0799      	lsls	r1, r3, #30
 8008de8:	bf58      	it	pl
 8008dea:	6962      	ldrpl	r2, [r4, #20]
 8008dec:	60a2      	str	r2, [r4, #8]
 8008dee:	e7f4      	b.n	8008dda <__swsetup_r+0x8e>
 8008df0:	2000      	movs	r0, #0
 8008df2:	e7f7      	b.n	8008de4 <__swsetup_r+0x98>
 8008df4:	200001d4 	.word	0x200001d4

08008df8 <__swhatbuf_r>:
 8008df8:	b570      	push	{r4, r5, r6, lr}
 8008dfa:	460c      	mov	r4, r1
 8008dfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e00:	2900      	cmp	r1, #0
 8008e02:	b096      	sub	sp, #88	@ 0x58
 8008e04:	4615      	mov	r5, r2
 8008e06:	461e      	mov	r6, r3
 8008e08:	da0d      	bge.n	8008e26 <__swhatbuf_r+0x2e>
 8008e0a:	89a3      	ldrh	r3, [r4, #12]
 8008e0c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008e10:	f04f 0100 	mov.w	r1, #0
 8008e14:	bf14      	ite	ne
 8008e16:	2340      	movne	r3, #64	@ 0x40
 8008e18:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008e1c:	2000      	movs	r0, #0
 8008e1e:	6031      	str	r1, [r6, #0]
 8008e20:	602b      	str	r3, [r5, #0]
 8008e22:	b016      	add	sp, #88	@ 0x58
 8008e24:	bd70      	pop	{r4, r5, r6, pc}
 8008e26:	466a      	mov	r2, sp
 8008e28:	f000 f89c 	bl	8008f64 <_fstat_r>
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	dbec      	blt.n	8008e0a <__swhatbuf_r+0x12>
 8008e30:	9901      	ldr	r1, [sp, #4]
 8008e32:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008e36:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008e3a:	4259      	negs	r1, r3
 8008e3c:	4159      	adcs	r1, r3
 8008e3e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008e42:	e7eb      	b.n	8008e1c <__swhatbuf_r+0x24>

08008e44 <__smakebuf_r>:
 8008e44:	898b      	ldrh	r3, [r1, #12]
 8008e46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e48:	079d      	lsls	r5, r3, #30
 8008e4a:	4606      	mov	r6, r0
 8008e4c:	460c      	mov	r4, r1
 8008e4e:	d507      	bpl.n	8008e60 <__smakebuf_r+0x1c>
 8008e50:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008e54:	6023      	str	r3, [r4, #0]
 8008e56:	6123      	str	r3, [r4, #16]
 8008e58:	2301      	movs	r3, #1
 8008e5a:	6163      	str	r3, [r4, #20]
 8008e5c:	b003      	add	sp, #12
 8008e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e60:	ab01      	add	r3, sp, #4
 8008e62:	466a      	mov	r2, sp
 8008e64:	f7ff ffc8 	bl	8008df8 <__swhatbuf_r>
 8008e68:	9f00      	ldr	r7, [sp, #0]
 8008e6a:	4605      	mov	r5, r0
 8008e6c:	4639      	mov	r1, r7
 8008e6e:	4630      	mov	r0, r6
 8008e70:	f7fe fd2a 	bl	80078c8 <_malloc_r>
 8008e74:	b948      	cbnz	r0, 8008e8a <__smakebuf_r+0x46>
 8008e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e7a:	059a      	lsls	r2, r3, #22
 8008e7c:	d4ee      	bmi.n	8008e5c <__smakebuf_r+0x18>
 8008e7e:	f023 0303 	bic.w	r3, r3, #3
 8008e82:	f043 0302 	orr.w	r3, r3, #2
 8008e86:	81a3      	strh	r3, [r4, #12]
 8008e88:	e7e2      	b.n	8008e50 <__smakebuf_r+0xc>
 8008e8a:	89a3      	ldrh	r3, [r4, #12]
 8008e8c:	6020      	str	r0, [r4, #0]
 8008e8e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008e92:	81a3      	strh	r3, [r4, #12]
 8008e94:	9b01      	ldr	r3, [sp, #4]
 8008e96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008e9a:	b15b      	cbz	r3, 8008eb4 <__smakebuf_r+0x70>
 8008e9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ea0:	4630      	mov	r0, r6
 8008ea2:	f000 f83b 	bl	8008f1c <_isatty_r>
 8008ea6:	b128      	cbz	r0, 8008eb4 <__smakebuf_r+0x70>
 8008ea8:	89a3      	ldrh	r3, [r4, #12]
 8008eaa:	f023 0303 	bic.w	r3, r3, #3
 8008eae:	f043 0301 	orr.w	r3, r3, #1
 8008eb2:	81a3      	strh	r3, [r4, #12]
 8008eb4:	89a3      	ldrh	r3, [r4, #12]
 8008eb6:	431d      	orrs	r5, r3
 8008eb8:	81a5      	strh	r5, [r4, #12]
 8008eba:	e7cf      	b.n	8008e5c <__smakebuf_r+0x18>

08008ebc <_raise_r>:
 8008ebc:	291f      	cmp	r1, #31
 8008ebe:	b538      	push	{r3, r4, r5, lr}
 8008ec0:	4605      	mov	r5, r0
 8008ec2:	460c      	mov	r4, r1
 8008ec4:	d904      	bls.n	8008ed0 <_raise_r+0x14>
 8008ec6:	2316      	movs	r3, #22
 8008ec8:	6003      	str	r3, [r0, #0]
 8008eca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008ece:	bd38      	pop	{r3, r4, r5, pc}
 8008ed0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008ed2:	b112      	cbz	r2, 8008eda <_raise_r+0x1e>
 8008ed4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ed8:	b94b      	cbnz	r3, 8008eee <_raise_r+0x32>
 8008eda:	4628      	mov	r0, r5
 8008edc:	f000 f840 	bl	8008f60 <_getpid_r>
 8008ee0:	4622      	mov	r2, r4
 8008ee2:	4601      	mov	r1, r0
 8008ee4:	4628      	mov	r0, r5
 8008ee6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008eea:	f000 b827 	b.w	8008f3c <_kill_r>
 8008eee:	2b01      	cmp	r3, #1
 8008ef0:	d00a      	beq.n	8008f08 <_raise_r+0x4c>
 8008ef2:	1c59      	adds	r1, r3, #1
 8008ef4:	d103      	bne.n	8008efe <_raise_r+0x42>
 8008ef6:	2316      	movs	r3, #22
 8008ef8:	6003      	str	r3, [r0, #0]
 8008efa:	2001      	movs	r0, #1
 8008efc:	e7e7      	b.n	8008ece <_raise_r+0x12>
 8008efe:	2100      	movs	r1, #0
 8008f00:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008f04:	4620      	mov	r0, r4
 8008f06:	4798      	blx	r3
 8008f08:	2000      	movs	r0, #0
 8008f0a:	e7e0      	b.n	8008ece <_raise_r+0x12>

08008f0c <raise>:
 8008f0c:	4b02      	ldr	r3, [pc, #8]	@ (8008f18 <raise+0xc>)
 8008f0e:	4601      	mov	r1, r0
 8008f10:	6818      	ldr	r0, [r3, #0]
 8008f12:	f7ff bfd3 	b.w	8008ebc <_raise_r>
 8008f16:	bf00      	nop
 8008f18:	200001d4 	.word	0x200001d4

08008f1c <_isatty_r>:
 8008f1c:	b538      	push	{r3, r4, r5, lr}
 8008f1e:	4d06      	ldr	r5, [pc, #24]	@ (8008f38 <_isatty_r+0x1c>)
 8008f20:	2300      	movs	r3, #0
 8008f22:	4604      	mov	r4, r0
 8008f24:	4608      	mov	r0, r1
 8008f26:	602b      	str	r3, [r5, #0]
 8008f28:	f7f9 f91e 	bl	8002168 <_isatty>
 8008f2c:	1c43      	adds	r3, r0, #1
 8008f2e:	d102      	bne.n	8008f36 <_isatty_r+0x1a>
 8008f30:	682b      	ldr	r3, [r5, #0]
 8008f32:	b103      	cbz	r3, 8008f36 <_isatty_r+0x1a>
 8008f34:	6023      	str	r3, [r4, #0]
 8008f36:	bd38      	pop	{r3, r4, r5, pc}
 8008f38:	20000628 	.word	0x20000628

08008f3c <_kill_r>:
 8008f3c:	b538      	push	{r3, r4, r5, lr}
 8008f3e:	4d07      	ldr	r5, [pc, #28]	@ (8008f5c <_kill_r+0x20>)
 8008f40:	2300      	movs	r3, #0
 8008f42:	4604      	mov	r4, r0
 8008f44:	4608      	mov	r0, r1
 8008f46:	4611      	mov	r1, r2
 8008f48:	602b      	str	r3, [r5, #0]
 8008f4a:	f7f9 f89d 	bl	8002088 <_kill>
 8008f4e:	1c43      	adds	r3, r0, #1
 8008f50:	d102      	bne.n	8008f58 <_kill_r+0x1c>
 8008f52:	682b      	ldr	r3, [r5, #0]
 8008f54:	b103      	cbz	r3, 8008f58 <_kill_r+0x1c>
 8008f56:	6023      	str	r3, [r4, #0]
 8008f58:	bd38      	pop	{r3, r4, r5, pc}
 8008f5a:	bf00      	nop
 8008f5c:	20000628 	.word	0x20000628

08008f60 <_getpid_r>:
 8008f60:	f7f9 b88a 	b.w	8002078 <_getpid>

08008f64 <_fstat_r>:
 8008f64:	b538      	push	{r3, r4, r5, lr}
 8008f66:	4d07      	ldr	r5, [pc, #28]	@ (8008f84 <_fstat_r+0x20>)
 8008f68:	2300      	movs	r3, #0
 8008f6a:	4604      	mov	r4, r0
 8008f6c:	4608      	mov	r0, r1
 8008f6e:	4611      	mov	r1, r2
 8008f70:	602b      	str	r3, [r5, #0]
 8008f72:	f7f9 f8e9 	bl	8002148 <_fstat>
 8008f76:	1c43      	adds	r3, r0, #1
 8008f78:	d102      	bne.n	8008f80 <_fstat_r+0x1c>
 8008f7a:	682b      	ldr	r3, [r5, #0]
 8008f7c:	b103      	cbz	r3, 8008f80 <_fstat_r+0x1c>
 8008f7e:	6023      	str	r3, [r4, #0]
 8008f80:	bd38      	pop	{r3, r4, r5, pc}
 8008f82:	bf00      	nop
 8008f84:	20000628 	.word	0x20000628

08008f88 <_init>:
 8008f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f8a:	bf00      	nop
 8008f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f8e:	bc08      	pop	{r3}
 8008f90:	469e      	mov	lr, r3
 8008f92:	4770      	bx	lr

08008f94 <_fini>:
 8008f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f96:	bf00      	nop
 8008f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f9a:	bc08      	pop	{r3}
 8008f9c:	469e      	mov	lr, r3
 8008f9e:	4770      	bx	lr
