{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "CONSTANT": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/utils/constant.v:1.1-10.10"
      },
      "parameter_default_values": {
        "VALUE": "00000000000000000000000000000000",
        "WIDTH": "00000000000000000000000000000100"
      },
      "ports": {
        "constant_out": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0" ]
        }
      },
      "cells": {
      },
      "netnames": {
        "constant_out": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "src": "{workspace}/verilog/utils/constant.v:5.29-5.41"
          }
        }
      }
    }
  }
}
