INFO-FLOW: Workspace /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1 opened at Mon Mar 10 19:10:39 EET 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.04 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.11 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.223 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.66 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.59 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.08 seconds. CPU system time: 1.12 seconds. Elapsed time: 10.47 seconds; current allocated memory: 314.371 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.17 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.26 sec.
Execute         run_link_or_opt -opt -out /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.56 sec.
Execute         run_link_or_opt -out /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 17,259 Compile/Link /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,259 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 229,363 Unroll/Inline /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 229,363 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 68,158 Unroll/Inline (step 2) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 68,158 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 67,333 Unroll/Inline (step 3) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 67,333 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 66,551 Unroll/Inline (step 4) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 66,551 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 35,366 Array/Struct (step 1) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 35,366 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,290 Array/Struct (step 2) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,290 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,290 Array/Struct (step 3) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,994 Array/Struct (step 4) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,994 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,849 Array/Struct (step 5) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,849 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,448 Performance (step 1) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,448 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,072 Performance (step 2) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,072 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,878 Performance (step 3) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,878 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,878 Performance (step 4) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,878 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,440 HW Transforms (step 1) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,440 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,297 HW Transforms (step 2) /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,297 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>::dense(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<20, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>::dense(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>::dense(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>::dense(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<7, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_quantize<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_3_quantizer<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:82:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:80:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_relu_quantizer<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_2_relu_quantizer<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:76:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:56:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_1_relu_quantizer<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:64:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' into 'myproject(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:68:2)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config16>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config11>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config6>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(config8::accum_t)' into 'void nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(config13::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(config18::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b13': Complete partitioning on dimension 1. (firmware/weights/b13.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b3': Complete partitioning on dimension 1. (firmware/weights/b3.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:38:15)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:42:15)
INFO: [HLS 214-248] Applying array_partition to 'layer6_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:46:13)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:50:30)
INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:54:17)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:58:15)
INFO: [HLS 214-248] Applying array_partition to 'layer12_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:62:32)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:66:17)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:70:15)
INFO: [HLS 214-248] Applying array_partition to 'layer17_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:74:32)
INFO: [HLS 214-248] Applying array_partition to 'layer18_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:78:17)
INFO: [HLS 214-248] Applying array_partition to 'layer20_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_1': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(config3::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 48.43 seconds. CPU system time: 1.3 seconds. Elapsed time: 54.41 seconds; current allocated memory: 329.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 329.621 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.11 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 335.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 338.941 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.14 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:13:1)...43 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<11, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_mult.h:33:12)...100 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:33:21)...210 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<12, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:33:21)...287 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 366.520 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.22 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 434.230 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.74 sec.
Command       elaborate done; 65.63 sec.
Execute       ap_eval exec zip -j /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3>' to 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6>' to 'relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8>' to 'dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>' to 'relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13>' to 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16>' to 'relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>' to 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         preproc_iomode -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> 
Execute         preproc_iomode -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> 
Execute         preproc_iomode -model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> 
Execute         preproc_iomode -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3>} {relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8>} {relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13>} {relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> ...
Execute         set_default_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> ...
Execute         set_default_model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> 
Execute         apply_spec_resource_limit relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> 
INFO-FLOW: Configuring Module : relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> ...
Execute         set_default_model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         apply_spec_resource_limit relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> ...
Execute         set_default_model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> 
Execute         apply_spec_resource_limit relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3>} {relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8>} {relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13>} {relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> ...
Execute         set_default_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> ...
Execute         set_default_model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> 
Execute         cdfg_preprocess -model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> 
Execute         rtl_gen_preprocess relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> ...
Execute         set_default_model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         cdfg_preprocess -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         rtl_gen_preprocess relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> ...
Execute         set_default_model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> 
Execute         cdfg_preprocess -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> 
Execute         rtl_gen_preprocess relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3>} {relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8>} {relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13>} {relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> 
Execute         schedule -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, function 'dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 443.441 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3>.
Execute         set_default_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> 
Execute         bind -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 443.441 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> 
Execute         schedule -model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 443.441 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6>.
Execute         set_default_model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> 
Execute         bind -model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 443.441 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> 
Execute         schedule -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (5.415ns)  of 'mul' operation 15 bit ('mult', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/myproject.cpp:54) exceeds the target cycle time (target cycle time: 5.000ns, clock uncertainty: 1.350ns, effective cycle time: 3.650ns).

INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8>'
WARNING: [HLS 200-871] Estimated clock period (5.415 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s' consists of the following:
	wire read operation ('conv8_i_i_i535_i_read') on port 'conv8_i_i_i535_i' [40]  (0.000 ns)
	'mul' operation 15 bit ('mult', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/myproject.cpp:54) [289]  (5.415 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 450.875 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8>.
Execute         set_default_model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> 
Execute         bind -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 450.875 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         schedule -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 450.875 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>.
Execute         set_default_model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         bind -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 450.875 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> 
Execute         schedule -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 454.051 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13>.
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> 
Execute         bind -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 454.051 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> 
Execute         schedule -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 454.051 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16>.
Execute         set_default_model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> 
Execute         bind -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 454.051 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         schedule -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.016ns)  of 'mul' operation 12 bit ('mul_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) exceeds the target cycle time (target cycle time: 5.000ns, clock uncertainty: 1.350ns, effective cycle time: 3.650ns).

INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>'
WARNING: [HLS 200-871] Estimated clock period (6.016 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s' consists of the following:
	wire read operation ('data_11_val_read', firmware/nnet_utils/nnet_dense_latency.h:13) on port 'data_11_val' (firmware/nnet_utils/nnet_dense_latency.h:13) [21]  (0.000 ns)
	'mul' operation 12 bit ('mul_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (6.016 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 456.270 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>.
Execute         set_default_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         bind -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 456.270 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (6.016ns)  of 'call' operation 60 bit ('call_ret6', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80) to 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>' exceeds the target cycle time (target cycle time: 5.000ns, clock uncertainty: 1.350ns, effective cycle time: 3.650ns).

INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, function 'myproject'
WARNING: [HLS 200-871] Estimated clock period (6.016 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'myproject' consists of the following:
	'call' operation 60 bit ('call_ret6', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/myproject.cpp:80) to 'dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>' [305]  (6.016 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 458.152 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 458.648 MB.
Execute         syn_report -verbosereport -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3>} {relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8>} {relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13>} {relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s' is 10104 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'mul_11s_7s_18_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_8s_19_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 468.113 MB.
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s 
Execute         gen_rtl dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> -f -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s.adb 
Execute         db_write -model dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> -bindview -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3> -p /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.4 seconds; current allocated memory: 486.465 MB.
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> -style xilinx -f -lang vhdl -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s 
Execute         gen_rtl relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> -style xilinx -f -lang vlog -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s 
Execute         syn_report -csynth -model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> -f -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s.adb 
Execute         db_write -model relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> -bindview -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6> -p /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7s_15_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 494.309 MB.
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> -style xilinx -f -lang vhdl -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s 
Execute         gen_rtl dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> -style xilinx -f -lang vlog -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> -f -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> -bindview -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8> -p /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.32 seconds; current allocated memory: 511.344 MB.
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -style xilinx -f -lang vhdl -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s 
Execute         gen_rtl relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -style xilinx -f -lang vlog -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s 
Execute         syn_report -csynth -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -f -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.adb 
Execute         db_write -model relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -bindview -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11> -p /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 513.809 MB.
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> -f -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> -bindview -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13> -p /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 521.883 MB.
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> -style xilinx -f -lang vhdl -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s 
Execute         gen_rtl relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> -style xilinx -f -lang vlog -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s 
Execute         syn_report -csynth -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> -f -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s.adb 
Execute         db_write -model relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> -bindview -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16> -p /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_6ns_12_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 527.754 MB.
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -style xilinx -f -lang vhdl -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -style xilinx -f -lang vlog -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -f -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -bindview -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -p /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'myproject' is 11321 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp123_grp0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 537.316 MB.
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model myproject -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model myproject -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model myproject -f -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         syn_report -csynthDesign -model myproject -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -wcfg -model myproject -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {dense_latency<ap_fixed<12, 5, 5, 3, 0>, ap_fixed<12, 8, 5, 3, 0>, config3>} {relu<ap_fixed<12, 8, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 10, 5, 3, 0>, config8>} {relu<ap_fixed<12, 10, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<11, 9, 5, 3, 0>, config13>} {relu<ap_fixed<11, 9, 5, 3, 0>, ap_ufixed<9, 7, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<9, 7, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s] ... 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_12s_8s_19_2_0.
INFO-FLOW: Append model myproject_mul_12s_8s_19_2_0
INFO-FLOW: Found component myproject_mul_11s_7s_18_2_0.
INFO-FLOW: Append model myproject_mul_11s_7s_18_2_0
INFO-FLOW: Handling components in module [relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s] ... 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s] ... 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_8ns_7s_15_5_0.
INFO-FLOW: Append model myproject_mul_8ns_7s_15_5_0
INFO-FLOW: Handling components in module [relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s] ... 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s] ... 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s] ... 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s] ... 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_9ns_6ns_14_5_0.
INFO-FLOW: Append model myproject_mul_9ns_6ns_14_5_0
INFO-FLOW: Found component myproject_mul_7ns_6ns_12_5_0.
INFO-FLOW: Append model myproject_mul_7ns_6ns_12_5_0
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s
INFO-FLOW: Append model relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s
INFO-FLOW: Append model dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s
INFO-FLOW: Append model relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s
INFO-FLOW: Append model relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_12s_8s_19_2_0 myproject_mul_11s_7s_18_2_0 myproject_mul_8ns_7s_15_5_0 myproject_mul_9ns_6ns_14_5_0 myproject_mul_7ns_6ns_12_5_0 dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s myproject
INFO-FLOW: Generating /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_12s_8s_19_2_0
INFO-FLOW: To file: write model myproject_mul_11s_7s_18_2_0
INFO-FLOW: To file: write model myproject_mul_8ns_7s_15_5_0
INFO-FLOW: To file: write model myproject_mul_9ns_6ns_14_5_0
INFO-FLOW: To file: write model myproject_mul_7ns_6ns_12_5_0
INFO-FLOW: To file: write model dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s
INFO-FLOW: To file: write model relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s
INFO-FLOW: To file: write model relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s
INFO-FLOW: To file: write model relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db' modelList='myproject_mul_12s_8s_19_2_0
myproject_mul_11s_7s_18_2_0
myproject_mul_8ns_7s_15_5_0
myproject_mul_9ns_6ns_14_5_0
myproject_mul_7ns_6ns_12_5_0
dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s
relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s
dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s
relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s
relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s
dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s
myproject
' expOnly='0'
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s.compgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s.compgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s.compgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.compgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s.compgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s.compgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s.compgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 543.492 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_12s_8s_19_2_0
myproject_mul_11s_7s_18_2_0
myproject_mul_8ns_7s_15_5_0
myproject_mul_9ns_6ns_14_5_0
myproject_mul_7ns_6ns_12_5_0
dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s
relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s
dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s
relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s
dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s
relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s
dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s.tbgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s.tbgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s.tbgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s.tbgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s.tbgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/minh/Documents/UTU-Doctorate/control_theory/hls4ml-tutorial/model_3.1/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303 relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323 dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356 relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389 dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406 relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423 dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439} INST2MODULE {myproject myproject grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303 dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323 relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356 dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389 relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406 dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423 relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439 dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s} INSTDATA {myproject {DEPTH 1 CHILDREN {grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303 call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323 grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356 call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389 grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406 call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423 grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439}} grp_dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s_fu_303 {DEPTH 2 CHILDREN {}} call_ret_relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s_fu_323 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s_fu_356 {DEPTH 2 CHILDREN {}} call_ret3_relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s_fu_389 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s_fu_406 {DEPTH 2 CHILDREN {}} call_ret5_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s_fu_423 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_439 {DEPTH 2 CHILDREN {}}} MODULEDATA {dense_latency_ap_fixed_12_5_5_3_0_ap_fixed_12_8_5_3_0_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_145_fu_3243_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_147_fu_5206_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_fu_3572_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_148_fu_3577_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_152_fu_3182_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_153_fu_3608_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_156_fu_3640_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_1_fu_3657_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_157_fu_3666_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_160_fu_3689_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_11s_7s_18_2_0_U2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_162 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_164_fu_3725_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_2_fu_3735_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_165_fu_3752_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_166_fu_3762_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_170_fu_3199_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_172_fu_3814_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_173_fu_3820_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_174_fu_3830_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_175_fu_3836_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_fu_3154_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_177_fu_3216_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_180_fu_3889_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_181_fu_3344_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_183_fu_3361_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_186_fu_3941_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_3962_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE add_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_189_fu_3996_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_190_fu_5254_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_191_fu_3381_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_196_fu_5273_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_197_fu_4061_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_199_fu_4078_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_201_fu_4102_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_203_fu_5303_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_204_fu_4123_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_209_fu_4185_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_210_fu_4202_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_3_fu_3302_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_4_fu_3404_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_211_fu_5317_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_212_fu_4233_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_213_fu_4242_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_1_fu_4259_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE add_ln17_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_214_fu_4276_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_219_fu_4319_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_221_fu_4350_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_222_fu_4367_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_5_fu_4411_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_6_fu_4439_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_2_fu_4445_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE add_ln17_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_12s_8s_19_2_0_U1 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_3_fu_4480_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE add_ln17_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_7_fu_3448_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_8_fu_3454_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_9_fu_4492_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_233_fu_4501_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_10_fu_3460_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_11_fu_4511_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_4516_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_295_fu_4522_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_29_fu_5378_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_53_fu_4528_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_297_fu_5383_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_54_fu_4534_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_298_fu_5391_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_299_fu_6165_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_300_fu_3266_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_301_fu_3308_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_302_fu_3271_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_303_fu_3276_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_304_fu_3316_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_305_fu_3472_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_4540_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_1_fu_6706_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_306_fu_5396_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_2_fu_6170_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_307_fu_6710_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_55_fu_5401_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_308_fu_5410_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_309_fu_7150_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_3_fu_7351_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_310_fu_5415_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_56_fu_4545_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_57_fu_5422_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_311_fu_6181_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_58_fu_5427_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_59_fu_4551_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_312_fu_5432_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_313_fu_6190_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_28_fu_6718_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp39_fu_4557_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_4566_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5_fu_4572_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_315_fu_5451_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_60_fu_5459_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_316_fu_6201_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_317_fu_5464_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_318_fu_4577_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_319_fu_4586_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_320_fu_6210_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_321_fu_6726_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_4_fu_7155_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_61_fu_5473_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_36_fu_7358_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp737_fu_3481_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp737 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_62_fu_4607_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_323_fu_4613_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_324_fu_5484_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_325_fu_4618_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_63_fu_4624_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_326_fu_5493_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_51_fu_6218_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_64_fu_4630_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_65_fu_5504_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_328_fu_4636_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_329_fu_5513_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_330_fu_6226_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_331_fu_4642_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_332_fu_5518_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_333_fu_4647_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_334_fu_4653_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_335_fu_5529_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_336_fu_6237_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_fu_6737_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1035_fu_4661_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp1035 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_338_fu_4679_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_339_fu_5535_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_66_fu_4685_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_67_fu_5543_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_340_fu_6249_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_68_fu_4690_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_341_fu_5551_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_342_fu_4696_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_343_fu_5560_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_344_fu_6258_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_30_fu_6746_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_346_fu_6263_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_31_fu_7387_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_348_fu_4702_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_349_fu_5568_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_69_fu_4707_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_350_fu_5577_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_351_fu_6271_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_70_fu_5582_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_71_fu_6282_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_352_fu_5587_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_72_fu_6291_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_353_fu_6754_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_32_fu_7166_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_355_fu_4713_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_356_fu_4719_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_73_fu_6310_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_74_fu_5598_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_357_fu_6319_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_33_fu_6765_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_359_fu_4725_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_75_fu_5615_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_360_fu_4730_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_361_fu_5624_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_76_fu_6327_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_77_fu_4743_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_362_fu_5629_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_363_fu_4749_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_78_fu_5637_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_364_fu_6335_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_34_fu_6777_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_366_fu_4754_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_79_fu_4760_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_80_fu_5649_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_367_fu_6343_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_81_fu_4770_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_82_fu_5661_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_368_fu_4776_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_369_fu_5667_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_370_fu_6351_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_35_fu_6789_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_83_fu_5672_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_372_fu_6356_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_373_fu_3487_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_374_fu_4782_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_84_fu_6809_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_85_fu_4787_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_375_fu_5677_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_86_fu_4793_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_376_fu_5685_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_377_fu_6364_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_37_fu_7178_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1333_fu_4798_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp1333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_379_fu_5701_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_87_fu_6372_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_88_fu_5706_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_380_fu_6381_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_381_fu_6818_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_382_fu_5711_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_383_fu_6386_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_384_fu_5716_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_385_fu_6393_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_386_fu_6829_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_38_fu_7187_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp16_fu_3493_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_89_fu_4822_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_388_fu_5721_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_389_fu_6401_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_90_fu_4832_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_390_fu_5726_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_391_fu_6841_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_91_fu_5730_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_92_fu_6413_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_392_fu_5735_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_93_fu_5740_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_393_fu_6422_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_394_fu_6850_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_39_fu_7195_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_396_fu_4838_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_94_fu_4844_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_397_fu_5752_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_398_fu_4849_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_95_fu_4855_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_399_fu_5761_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_40_fu_6433_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_401_fu_5766_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_96_fu_4865_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_402_fu_5770_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_403_fu_6445_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_404_fu_5774_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_405_fu_6451_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_97_fu_5779_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_98_fu_6459_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_406_fu_6858_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_41_fu_7206_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_408_fu_5784_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_409_fu_5788_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_410_fu_6467_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_99_fu_5793_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_100_fu_5798_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_411_fu_6475_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_412_fu_6869_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_101_fu_4870_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_413_fu_5810_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_414_fu_5816_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_102_fu_5821_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_415_fu_6483_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_416_fu_6878_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_42_fu_7218_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1931_fu_4879_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp1931 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_103_fu_4897_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_418_fu_5826_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_104_fu_4903_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_419_fu_5830_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_420_fu_6491_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_421_fu_6889_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_422_fu_4908_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_423_fu_5837_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_424_fu_5842_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_105_fu_5847_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_425_fu_6499_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_426_fu_6898_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_43_fu_7230_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp2229_fu_4917_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp2229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_106_fu_4922_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_107_fu_5862_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_428_fu_6507_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_108_fu_5874_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_109_fu_4927_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_429_fu_5883_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_430_fu_6515_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_44_fu_6909_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_432_fu_7236_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_110_fu_5892_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_433_fu_7366_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_434_fu_6520_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_435_fu_4932_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_436_fu_5900_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_437_fu_6918_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_45_fu_7399_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_111_fu_5905_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_112_fu_4937_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_113_fu_5914_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_439_fu_6531_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_440_fu_4942_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_114_fu_4960_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_115_fu_3499_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_116_fu_4969_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_441_fu_5922_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_46_fu_6926_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_443_fu_4975_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_444_fu_5927_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_117_fu_4988_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_445_fu_6543_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_118_fu_4994_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_446_fu_5934_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_447_fu_5000_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_119_fu_5006_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_448_fu_5943_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_449_fu_6552_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_47_fu_6937_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_451_fu_5011_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_120_fu_3505_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_452_fu_5019_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_48_fu_5951_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_454_fu_5956_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_455_fu_6557_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_121_fu_5961_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_122_fu_5966_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_456_fu_6565_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_457_fu_6949_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_123_fu_5025_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_124_fu_5034_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_458_fu_5977_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_125_fu_5044_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_459_fu_5050_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_460_fu_5986_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_461_fu_6573_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_49_fu_7247_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_463_fu_5991_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_464_fu_6578_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_126_fu_5055_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_127_fu_5061_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_465_fu_5998_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_466_fu_6961_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_128_fu_5066_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_467_fu_5072_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_468_fu_6009_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_129_fu_6015_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_469_fu_6020_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_470_fu_6589_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_471_fu_6970_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_50_fu_7256_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp24_fu_3321_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp25_fu_3533_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_473_fu_5078_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_474_fu_6028_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_130_fu_5082_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_475_fu_5087_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_476_fu_6039_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_477_fu_6601_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_478_fu_5093_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_479_fu_6045_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_131_fu_5099_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_480_fu_5105_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_481_fu_6053_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_482_fu_6610_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_52_fu_6978_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_132_fu_5118_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_484_fu_6058_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_485_fu_6621_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_133_fu_6063_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_134_fu_5124_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_486_fu_6067_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_487_fu_6633_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_53_fu_6986_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_489_fu_6072_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_490_fu_5129_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_135_fu_6080_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_491_fu_6642_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_136_fu_6086_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_492_fu_5134_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_493_fu_6094_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_494_fu_6653_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_54_fu_6997_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp26_fu_3539_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp27_fu_5158_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp28_fu_3545_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_137_fu_5182_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_496_fu_6099_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_138_fu_6104_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_497_fu_6665_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_498_fu_6108_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_499_fu_6113_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_500_fu_6677_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_55_fu_7006_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} relu_ap_fixed_12_8_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config6_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_248_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_258_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_1_fu_266_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_1_fu_276_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_2_fu_284_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_2_fu_294_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_3_fu_302_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_3_fu_312_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_4_fu_320_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_4_fu_330_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_5_fu_338_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_5_fu_348_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_6_fu_356_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_6_fu_366_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_7_fu_374_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_7_fu_384_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_8_fu_392_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_8_fu_402_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_9_fu_410_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_9_fu_420_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_10_fu_428_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_10_fu_438_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_11_fu_446_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_11_fu_456_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_12_fu_464_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_12_fu_474_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_13_fu_482_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_13_fu_492_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_14_fu_500_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_14_fu_510_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_15_fu_518_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_15_fu_528_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_16_fu_536_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_16_fu_546_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_17_fu_554_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_17_fu_564_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_18_fu_572_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_18_fu_582_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_19_fu_590_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_19_fu_600_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_20_fu_608_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_20_fu_618_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_21_fu_626_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_21_fu_636_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_22_fu_644_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_22_fu_654_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_23_fu_662_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_23_fu_672_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_24_fu_680_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_24_fu_690_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_25_fu_698_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_25_fu_708_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_26_fu_716_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_26_fu_726_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_27_fu_734_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_27_fu_744_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_28_fu_752_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_28_fu_762_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_10_5_3_0_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_4494_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_57_fu_2379_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_58_fu_2406_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_62_fu_2427_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_65_fu_1866_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_68_fu_2488_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_70_fu_2513_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_71_fu_2537_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_72_fu_2558_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_74_fu_2580_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_76_fu_2631_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_78_fu_2659_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_79_fu_2673_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_81_fu_2709_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_82_fu_2730_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_84_fu_1906_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_86_fu_2775_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_87_fu_1934_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_88_fu_2796_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_92_fu_2847_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_93_fu_2872_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_100_fu_3005_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_102_fu_3026_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_105_fu_3058_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_106_fu_3071_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_107_fu_1954_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_108_fu_3096_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_110_fu_3124_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_113_fu_3149_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_115_fu_3170_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_15_5_0_U50 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_117_fu_3197_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_118_fu_3214_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_120_fu_1988_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_122_fu_5470_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_125_fu_1719_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_128_fu_3350_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_129_fu_1737_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_130_fu_3366_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_131_fu_1755_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_132_fu_3386_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_133_fu_3407_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_135_fu_3432_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_136_fu_2023_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_138_fu_3460_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_139_fu_3481_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_143_fu_3550_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_1773_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp2_fu_2046_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_4632_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_3563_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_121_fu_4642_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_23_fu_3569_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_122_fu_3575_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_123_fu_4650_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_124_fu_5204_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_125_fu_3581_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_24_fu_3587_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_126_fu_4661_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_25_fu_3593_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_127_fu_4670_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_128_fu_4680_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_129_fu_5213_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_22_fu_5486_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp343_fu_2055_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp541_fu_2067_p2 SOURCE {} VARIABLE tmp541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp7_fu_2073_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp8_fu_3632_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_131_fu_4686_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_132_fu_3642_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_133_fu_4699_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_134_fu_3648_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_135_fu_3654_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_136_fu_3664_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_137_fu_5224_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_138_fu_4705_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_139_fu_3670_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_140_fu_4714_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_26_fu_3676_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_141_fu_3682_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_142_fu_3692_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_143_fu_5236_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_27_fu_5498_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1039_fu_3698_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp1039 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_27_fu_4719_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_145_fu_4729_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_146_fu_3715_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_147_fu_3721_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_148_fu_4738_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_149_fu_5248_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_28_fu_3727_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_150_fu_4743_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_29_fu_3733_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_30_fu_4751_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_151_fu_4760_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_152_fu_5260_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_16_fu_5510_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_2081_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1537_fu_3742_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp1537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1835_fu_2086_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp1835 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2033_fu_2091_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp2033 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_154_fu_3782_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_155_fu_4766_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_156_fu_3788_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_157_fu_3793_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_158_fu_4777_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_159_fu_5269_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_160_fu_3799_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_161_fu_3805_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_162_fu_4789_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_31_fu_4795_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_32_fu_3811_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_163_fu_4807_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_164_fu_5280_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_21_fu_5519_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_29_fu_1791_p2 SOURCE {} VARIABLE empty_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2431_fu_1801_p2 SOURCE {} VARIABLE tmp2431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_166_fu_3817_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_33_fu_3834_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_167_fu_4819_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_34_fu_3840_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_168_fu_2108_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_169_fu_3846_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_170_fu_4831_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_24_fu_5289_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp27_fu_2114_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp28_fu_2140_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3029_fu_3854_p2 SOURCE {} VARIABLE tmp3029 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp32_fu_2146_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_35_fu_4837_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_36_fu_3882_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_172_fu_3892_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_173_fu_4847_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_174_fu_3898_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_37_fu_3904_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_175_fu_3914_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_176_fu_4855_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_177_fu_5297_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_178_fu_3920_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_179_fu_3926_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_180_fu_3936_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_181_fu_4866_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_38_fu_3942_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_182_fu_3948_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_183_fu_3957_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_184_fu_4875_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_185_fu_5305_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_fu_5530_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3427_fu_2152_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp3427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_187_fu_4880_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_188_fu_3974_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_189_fu_4889_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_190_fu_5313_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_191_fu_3980_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_192_fu_3985_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_193_fu_3995_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_194_fu_4897_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_195_fu_5542_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_196_fu_4902_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_197_fu_5548_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_198_fu_5713_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_199_fu_5739_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_200_fu_4001_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_39_fu_4007_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_201_fu_4017_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_202_fu_4914_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_203_fu_5747_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_17_fu_5755_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_30_fu_1815_p2 SOURCE {} VARIABLE empty_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3925_fu_2161_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp3925 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp42_fu_2166_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp43_fu_4056_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_205_fu_4062_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_40_fu_4931_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_206_fu_4068_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_207_fu_4944_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_41_fu_4074_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_42_fu_4080_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_208_fu_4090_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_209_fu_4956_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_210_fu_5321_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_211_fu_4962_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_212_fu_4096_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_213_fu_4972_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_214_fu_4981_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_215_fu_4102_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_216_fu_4108_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_217_fu_4114_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_218_fu_4990_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_219_fu_5332_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_18_fu_5557_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp149_fu_1821_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp150_fu_1827_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp46_fu_2178_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp48_fu_4131_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_43_fu_4148_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_221_fu_4995_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_222_fu_4154_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_223_fu_4160_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_224_fu_5003_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_225_fu_5344_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_44_fu_4166_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_226_fu_5011_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_227_fu_4172_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_45_fu_4178_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_228_fu_5020_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_229_fu_5356_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_19_fu_5568_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp5023_fu_2187_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp5023 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp5321_fu_2196_p2 SOURCE {} VARIABLE tmp5321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp56_fu_2201_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp57_fu_2231_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp59_fu_1833_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp60_fu_2255_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp6219_fu_4209_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp6219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_231_fu_5036_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_232_fu_4214_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_233_fu_4224_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_234_fu_5049_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_235_fu_4230_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_236_fu_4236_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_237_fu_4242_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_238_fu_5061_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_239_fu_5368_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_240_fu_4248_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_241_fu_4254_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_242_fu_5067_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_243_fu_5380_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_244_fu_4259_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_245_fu_2261_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_46_fu_4272_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_246_fu_4282_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_247_fu_5577_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_20_fu_5721_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp6517_fu_2270_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp6517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_249_fu_4288_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_250_fu_4294_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_251_fu_5075_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_252_fu_4300_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_47_fu_4305_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_253_fu_4311_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_254_fu_5083_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_255_fu_5392_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_256_fu_4317_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_48_fu_4323_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_257_fu_5091_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_258_fu_5100_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_259_fu_4329_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_260_fu_2287_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_261_fu_4339_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_262_fu_4348_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_263_fu_5404_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_23_fu_5585_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_31_fu_1843_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE empty_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_2296_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE empty_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_33_fu_2305_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE empty_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp7315_fu_4357_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp7315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_34_fu_1849_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE empty_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp7813_fu_2314_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp7813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_265_fu_5106_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_266_fu_4374_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_267_fu_5115_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_268_fu_4380_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_269_fu_2332_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_270_fu_4389_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_271_fu_5123_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_272_fu_5416_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_273_fu_4395_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_274_fu_5131_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_275_fu_4401_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_49_fu_4407_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_276_fu_4417_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_277_fu_5142_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_278_fu_5425_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_25_fu_5596_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_50_fu_4423_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_280_fu_4429_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_281_fu_5154_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_51_fu_4435_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_282_fu_4441_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_283_fu_4451_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_284_fu_5166_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_285_fu_5433_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_52_fu_4457_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_286_fu_2338_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_287_fu_4463_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_288_fu_5175_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_289_fu_4468_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_290_fu_4474_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_291_fu_5183_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_292_fu_5192_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_293_fu_5441_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_26_fu_5605_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_120_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_130_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_29_fu_138_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_29_fu_148_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_30_fu_156_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_30_fu_166_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_31_fu_174_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_31_fu_184_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_32_fu_192_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_32_fu_202_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_33_fu_210_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_33_fu_220_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_34_fu_228_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_34_fu_238_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_35_fu_246_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_35_fu_256_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_36_fu_264_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_36_fu_274_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_37_fu_282_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_37_fu_292_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_38_fu_300_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_38_fu_310_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_39_fu_318_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_39_fu_328_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_40_fu_336_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_40_fu_346_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_11_9_5_3_0_config13_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_1299_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_1_fu_1309_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_2_fu_1330_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_3_fu_1358_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_5_fu_1382_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_6_fu_405_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_7_fu_1406_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_8_fu_1438_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_9_fu_1451_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_10_fu_1472_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_13_fu_430_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_15_fu_476_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_18_fu_286_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_20_fu_529_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_21_fu_546_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_22_fu_552_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_23_fu_573_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_24_fu_587_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_26_fu_312_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_27_fu_619_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_28_fu_1520_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_29_fu_662_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_fu_683_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_31_fu_693_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_32_fu_703_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_33_fu_1548_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_34_fu_1569_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_35_fu_717_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_36_fu_723_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_38_fu_1635_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_39_fu_1645_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_41_fu_1680_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_42_fu_754_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_764_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_43_fu_1693_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_45_fu_788_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_46_fu_802_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_47_fu_823_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_49_fu_876_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_51_fu_886_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_52_fu_907_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_53_fu_917_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_54_fu_934_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_6_fu_940_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_fu_946_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp220_fu_956_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_7_fu_1750_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_2126_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_38_fu_962_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_8_fu_980_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_39_fu_2139_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_40_fu_1756_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_9_fu_1766_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_41_fu_1772_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_42_fu_1778_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_43_fu_2151_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_fu_2370_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp518_fu_338_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp816_fu_1003_p2 SOURCE {} VARIABLE tmp816 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_45_fu_1795_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_46_fu_1009_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_47_fu_1019_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_48_fu_1808_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_2157_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_5_fu_2375_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_50_fu_1814_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_51_fu_1024_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_52_fu_2168_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_53_fu_1820_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_10_fu_1030_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_54_fu_1040_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_55_fu_1829_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_6_fu_2178_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp10_fu_1046_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp11_fu_1075_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_57_fu_1834_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_58_fu_1081_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_59_fu_2189_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_11_fu_1840_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_60_fu_1846_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_61_fu_1855_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_62_fu_2198_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_7_fu_2383_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp12_fu_1087_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp13_fu_1878_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_64_fu_1888_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_65_fu_2203_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_12_fu_1894_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_66_fu_1104_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_67_fu_2214_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_8_fu_2391_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_13_fu_1900_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_14_fu_1110_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_69_fu_1913_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_70_fu_1919_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_71_fu_1925_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_72_fu_1934_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_73_fu_2226_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_9_fu_2396_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_fu_344_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE sum LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp20_fu_1118_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_15_fu_1144_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_75_fu_1150_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_76_fu_1940_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_77_fu_1949_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_78_fu_2235_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_79_fu_1955_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_80_fu_1961_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_81_fu_1967_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_82_fu_2246_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_10_fu_2406_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_84_fu_1973_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_85_fu_1982_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_86_fu_1156_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_87_fu_1991_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_88_fu_2258_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_16_fu_1162_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_89_fu_1997_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_90_fu_2002_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_91_fu_1168_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_92_fu_2014_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_93_fu_2267_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_11_fu_2415_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_95_fu_2020_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_17_fu_1174_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_96_fu_2278_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_97_fu_2026_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_98_fu_2038_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_99_fu_2287_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_12_fu_2423_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2214_fu_350_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp2214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2412_fu_360_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE tmp2412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_18_fu_1212_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_101_fu_2295_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_19_fu_1218_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_102_fu_1224_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_103_fu_1234_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_104_fu_2047_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_13_fu_2305_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_106_fu_2052_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_107_fu_1240_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_108_fu_2062_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_109_fu_2067_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_20_fu_2073_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_21_fu_1246_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_110_fu_1256_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_111_fu_2086_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_14_fu_2313_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp26_fu_366_p2 SOURCE {} VARIABLE tmp26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_113_fu_2092_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_114_fu_1269_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_115_fu_2098_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_116_fu_2321_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_117_fu_2103_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_22_fu_1275_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_118_fu_2109_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_119_fu_2329_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_15_fu_2431_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_112_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_122_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_41_fu_130_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_41_fu_140_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_42_fu_148_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_42_fu_158_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_43_fu_166_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_43_fu_176_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_44_fu_184_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_44_fu_194_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_45_fu_202_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_45_fu_212_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_46_fu_220_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_46_fu_230_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_47_fu_238_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_47_fu_248_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_48_fu_256_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_48_fu_266_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_49_fu_274_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_49_fu_284_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_50_fu_292_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_50_fu_302_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_51_fu_310_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_51_fu_320_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_7_5_3_0_ap_fixed_12_6_5_3_0_config18_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_fu_861_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_886_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_1_fu_899_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_2_fu_930_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_3_fu_955_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_4_fu_982_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_5_fu_1021_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_6_fu_1042_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_7_fu_1052_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_6ns_12_5_0_U120 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_8_fu_1311_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_9_fu_1340_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_5_0_U119 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_1383_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_10_fu_1411_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_11_fu_1446_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_12_fu_1481_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_fu_1085_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_1115_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_1121_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1127_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_1133_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_1508_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_1514_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_1887_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_4_fu_1892_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_5_fu_1520_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_6_fu_1530_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_7_fu_1539_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_fu_2016_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp6_fu_1139_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp8_fu_1145_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp9_fu_1567_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp109_fu_1577_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_9_fu_1151_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_10_fu_1597_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_11_fu_1607_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_12_fu_1613_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_1_fu_1619_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_13_fu_1901_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_14_fu_1911_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_1_fu_2027_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp147_fu_1628_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp16_fu_1157_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp17_fu_1652_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp19_fu_1163_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp20_fu_1193_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_16_fu_1199_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_17_fu_1661_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_18_fu_1666_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_19_fu_1672_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_20_fu_1690_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_21_fu_1925_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_2_fu_1931_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp21_fu_1696_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp24_fu_1205_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_2_fu_1231_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_23_fu_1237_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_24_fu_1713_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_25_fu_1943_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_26_fu_1953_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_27_fu_1719_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_28_fu_1728_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_3_fu_1734_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_4_fu_1744_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_29_fu_1962_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_3_fu_2033_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp26_fu_1243_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp27_fu_1772_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp285_fu_1788_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:13 VARIABLE tmp285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp30_fu_1249_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp31_fu_1279_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp33_fu_1285_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp34_fu_1828_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_31_fu_1834_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_5_fu_1840_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_32_fu_1973_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_33_fu_1846_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_34_fu_1852_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_35_fu_1861_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_36_fu_1982_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_4_fu_1987_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE x_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} myproject {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_477_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_505_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:31 VARIABLE add_ln31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_533_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:32 VARIABLE add_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_561_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:33 VARIABLE add_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_589_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:34 VARIABLE add_ln34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_617_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:35 VARIABLE add_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_645_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:36 VARIABLE add_ln36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_673_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:37 VARIABLE add_ln37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_701_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:38 VARIABLE add_ln38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_729_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:39 VARIABLE add_ln39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_757_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:40 VARIABLE add_ln40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_785_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:41 VARIABLE add_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_813_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_841_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:43 VARIABLE add_ln43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME layer2_out_15_fu_869_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:44 VARIABLE layer2_out_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_897_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:45 VARIABLE add_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.45 seconds; current allocated memory: 560.574 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 166.22 MHz
Command       autosyn done; 4.21 sec.
Command     csynth_design done; 69.93 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:09; Allocated memory: 252.352 MB.
Execute     cleanup_all 
