{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 15:31:52 2014 " "Info: Processing started: Tue Dec 23 15:31:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off jiaotong -c jiaotong --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } } { "d:/program/alter/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program/alter/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register \\cnt:s\[1\] register \\cnt:nclr 149.57 MHz 6.686 ns Internal " "Info: Clock \"clk\" has Internal fmax of 149.57 MHz between source register \"\\cnt:s\[1\]\" and destination register \"\\cnt:nclr\" (period= 6.686 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.425 ns + Longest register register " "Info: + Longest register to register delay is 6.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\cnt:s\[1\] 1 REG LC_X66_Y31_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X66_Y31_N4; Fanout = 3; REG Node = '\\cnt:s\[1\]'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { \cnt:s[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.432 ns) 1.566 ns Add0~12COUT1_38 2 COMB LC_X65_Y31_N6 2 " "Info: 2: + IC(1.134 ns) + CELL(0.432 ns) = 1.566 ns; Loc. = LC_X65_Y31_N6; Fanout = 2; COMB Node = 'Add0~12COUT1_38'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { \cnt:s[1] Add0~12COUT1_38 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 2.174 ns Add0~16 3 COMB LC_X65_Y31_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 2.174 ns; Loc. = LC_X65_Y31_N7; Fanout = 2; COMB Node = 'Add0~16'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Add0~12COUT1_38 Add0~16 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.114 ns) 2.997 ns Add0~21 4 COMB LC_X66_Y31_N5 2 " "Info: 4: + IC(0.709 ns) + CELL(0.114 ns) = 2.997 ns; Loc. = LC_X66_Y31_N5; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { Add0~16 Add0~21 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.109 ns) + CELL(0.292 ns) 4.398 ns Equal0~1 5 COMB LC_X66_Y31_N6 1 " "Info: 5: + IC(1.109 ns) + CELL(0.292 ns) = 4.398 ns; Loc. = LC_X66_Y31_N6; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { Add0~21 Equal0~1 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.590 ns) 5.418 ns Equal0~3 6 COMB LC_X66_Y31_N8 5 " "Info: 6: + IC(0.430 ns) + CELL(0.590 ns) = 5.418 ns; Loc. = LC_X66_Y31_N8; Fanout = 5; COMB Node = 'Equal0~3'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { Equal0~1 Equal0~3 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.309 ns) 6.425 ns \\cnt:nclr 7 REG LC_X65_Y31_N0 12 " "Info: 7: + IC(0.698 ns) + CELL(0.309 ns) = 6.425 ns; Loc. = LC_X65_Y31_N0; Fanout = 12; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Equal0~3 \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.345 ns ( 36.50 % ) " "Info: Total cell delay = 2.345 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.080 ns ( 63.50 % ) " "Info: Total interconnect delay = 4.080 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.425 ns" { \cnt:s[1] Add0~12COUT1_38 Add0~16 Add0~21 Equal0~1 Equal0~3 \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "6.425 ns" { \cnt:s[1] {} Add0~12COUT1_38 {} Add0~16 {} Add0~21 {} Equal0~1 {} Equal0~3 {} \cnt:nclr {} } { 0.000ns 1.134ns 0.000ns 0.709ns 1.109ns 0.430ns 0.698ns } { 0.000ns 0.432ns 0.608ns 0.114ns 0.292ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns \\cnt:nclr 2 REG LC_X65_Y31_N0 12 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X65_Y31_N0; Fanout = 12; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.116 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns \\cnt:s\[1\] 2 REG LC_X66_Y31_N4 3 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X66_Y31_N4; Fanout = 3; REG Node = '\\cnt:s\[1\]'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk \cnt:s[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:s[1] } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:s[1] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:s[1] } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:s[1] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.425 ns" { \cnt:s[1] Add0~12COUT1_38 Add0~16 Add0~21 Equal0~1 Equal0~3 \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "6.425 ns" { \cnt:s[1] {} Add0~12COUT1_38 {} Add0~16 {} Add0~21 {} Equal0~1 {} Equal0~3 {} \cnt:nclr {} } { 0.000ns 1.134ns 0.000ns 0.709ns 1.109ns 0.430ns 0.698ns } { 0.000ns 0.432ns 0.608ns 0.114ns 0.292ns 0.590ns 0.309ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:s[1] } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:s[1] {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "\\cnt:nclr i clk 9.210 ns register " "Info: tsu for register \"\\cnt:nclr\" (data pin = \"i\", clock pin = \"clk\") is 9.210 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.289 ns + Longest pin register " "Info: + Longest pin to register delay is 12.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns i 1 PIN PIN_U16 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_U16; Fanout = 3; PIN Node = 'i'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { i } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.339 ns) + CELL(0.442 ns) 10.256 ns Equal0~0 2 COMB LC_X66_Y31_N0 1 " "Info: 2: + IC(8.339 ns) + CELL(0.442 ns) = 10.256 ns; Loc. = LC_X66_Y31_N0; Fanout = 1; COMB Node = 'Equal0~0'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "8.781 ns" { i Equal0~0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.292 ns) 11.282 ns Equal0~3 3 COMB LC_X66_Y31_N8 5 " "Info: 3: + IC(0.734 ns) + CELL(0.292 ns) = 11.282 ns; Loc. = LC_X66_Y31_N8; Fanout = 5; COMB Node = 'Equal0~3'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { Equal0~0 Equal0~3 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.309 ns) 12.289 ns \\cnt:nclr 4 REG LC_X65_Y31_N0 12 " "Info: 4: + IC(0.698 ns) + CELL(0.309 ns) = 12.289 ns; Loc. = LC_X65_Y31_N0; Fanout = 12; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { Equal0~3 \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.518 ns ( 20.49 % ) " "Info: Total cell delay = 2.518 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.771 ns ( 79.51 % ) " "Info: Total interconnect delay = 9.771 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "12.289 ns" { i Equal0~0 Equal0~3 \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "12.289 ns" { i {} i~out0 {} Equal0~0 {} Equal0~3 {} \cnt:nclr {} } { 0.000ns 0.000ns 8.339ns 0.734ns 0.698ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns \\cnt:nclr 2 REG LC_X65_Y31_N0 12 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X65_Y31_N0; Fanout = 12; REG Node = '\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk \cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "12.289 ns" { i Equal0~0 Equal0~3 \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "12.289 ns" { i {} i~out0 {} Equal0~0 {} Equal0~3 {} \cnt:nclr {} } { 0.000ns 0.000ns 8.339ns 0.734ns 0.698ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.309ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk \cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} \cnt:nclr {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk gm gm~reg0 10.629 ns register " "Info: tco from clock \"clk\" to destination pin \"gm\" through register \"gm~reg0\" is 10.629 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns gm~reg0 2 REG LC_X48_Y30_N6 1 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X48_Y30_N6; Fanout = 1; REG Node = 'gm~reg0'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk gm~reg0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk gm~reg0 } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} gm~reg0 {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 24 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.289 ns + Longest register pin " "Info: + Longest register to pin delay is 7.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gm~reg0 1 REG LC_X48_Y30_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X48_Y30_N6; Fanout = 1; REG Node = 'gm~reg0'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { gm~reg0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.165 ns) + CELL(2.124 ns) 7.289 ns gm 2 PIN PIN_E5 0 " "Info: 2: + IC(5.165 ns) + CELL(2.124 ns) = 7.289 ns; Loc. = PIN_E5; Fanout = 0; PIN Node = 'gm'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { gm~reg0 gm } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 29.14 % ) " "Info: Total cell delay = 2.124 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.165 ns ( 70.86 % ) " "Info: Total interconnect delay = 5.165 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { gm~reg0 gm } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { gm~reg0 {} gm {} } { 0.000ns 5.165ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk gm~reg0 } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} gm~reg0 {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "7.289 ns" { gm~reg0 gm } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "7.289 ns" { gm~reg0 {} gm {} } { 0.000ns 5.165ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "state.d j clk -5.801 ns register " "Info: th for register \"state.d\" (data pin = \"j\", clock pin = \"clk\") is -5.801 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.116 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 16; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.711 ns) 3.116 ns state.d 2 REG LC_X66_Y31_N7 4 " "Info: 2: + IC(0.936 ns) + CELL(0.711 ns) = 3.116 ns; Loc. = LC_X66_Y31_N7; Fanout = 4; REG Node = 'state.d'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { clk state.d } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.96 % ) " "Info: Total cell delay = 2.180 ns ( 69.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.936 ns ( 30.04 % ) " "Info: Total interconnect delay = 0.936 ns ( 30.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk state.d } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} state.d {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.932 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns j 1 PIN PIN_A17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_A17; Fanout = 3; PIN Node = 'j'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.071 ns) + CELL(0.590 ns) 7.136 ns Equal0~2 2 COMB LC_X66_Y31_N3 1 " "Info: 2: + IC(5.071 ns) + CELL(0.590 ns) = 7.136 ns; Loc. = LC_X66_Y31_N3; Fanout = 1; COMB Node = 'Equal0~2'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "5.661 ns" { j Equal0~2 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.442 ns) 7.977 ns Equal0~3 3 COMB LC_X66_Y31_N8 5 " "Info: 3: + IC(0.399 ns) + CELL(0.442 ns) = 7.977 ns; Loc. = LC_X66_Y31_N8; Fanout = 5; COMB Node = 'Equal0~3'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { Equal0~2 Equal0~3 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.478 ns) 8.932 ns state.d 4 REG LC_X66_Y31_N7 4 " "Info: 4: + IC(0.477 ns) + CELL(0.478 ns) = 8.932 ns; Loc. = LC_X66_Y31_N7; Fanout = 4; REG Node = 'state.d'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { Equal0~3 state.d } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.985 ns ( 33.42 % ) " "Info: Total cell delay = 2.985 ns ( 33.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.947 ns ( 66.58 % ) " "Info: Total interconnect delay = 5.947 ns ( 66.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "8.932 ns" { j Equal0~2 Equal0~3 state.d } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "8.932 ns" { j {} j~out0 {} Equal0~2 {} Equal0~3 {} state.d {} } { 0.000ns 0.000ns 5.071ns 0.399ns 0.477ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { clk state.d } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { clk {} clk~out0 {} state.d {} } { 0.000ns 0.000ns 0.936ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "8.932 ns" { j Equal0~2 Equal0~3 state.d } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "8.932 ns" { j {} j~out0 {} Equal0~2 {} Equal0~3 {} state.d {} } { 0.000ns 0.000ns 5.071ns 0.399ns 0.477ns } { 0.000ns 1.475ns 0.590ns 0.442ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 15:31:52 2014 " "Info: Processing ended: Tue Dec 23 15:31:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
