13:05:03 INFO  : Registering command handlers for SDK TCF services
13:05:04 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
13:05:06 INFO  : XSCT server has started successfully.
13:05:06 INFO  : Successfully done setting XSCT server connection channel  
13:05:06 INFO  : Successfully done setting SDK workspace  
13:05:06 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
13:08:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:25 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
13:08:25 INFO  : 'jtag frequency' command is executed.
13:08:25 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:08:25 INFO  : Context for 'APU' is selected.
13:08:26 INFO  : System reset is completed.
13:08:29 INFO  : 'after 3000' command is executed.
13:08:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
13:08:31 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
13:08:31 INFO  : Context for 'APU' is selected.
13:08:31 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
13:08:31 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:31 INFO  : Context for 'APU' is selected.
13:08:32 INFO  : 'ps7_init' command is executed.
13:08:32 INFO  : 'ps7_post_config' command is executed.
13:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:32 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:32 INFO  : Memory regions updated for context APU
13:08:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:32 INFO  : 'con' command is executed.
13:08:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

13:08:32 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
13:15:55 INFO  : Disconnected from the channel tcfchan#1.
13:15:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:15:56 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
13:15:56 INFO  : 'jtag frequency' command is executed.
13:15:56 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:15:56 INFO  : Context for 'APU' is selected.
13:15:57 INFO  : System reset is completed.
13:16:00 INFO  : 'after 3000' command is executed.
13:16:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
13:16:02 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
13:16:02 INFO  : Context for 'APU' is selected.
13:16:05 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
13:16:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:16:05 INFO  : Context for 'APU' is selected.
13:16:06 INFO  : 'ps7_init' command is executed.
13:16:06 INFO  : 'ps7_post_config' command is executed.
13:16:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:06 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:16:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:16:06 INFO  : Memory regions updated for context APU
13:16:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:06 INFO  : 'con' command is executed.
13:16:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

13:16:06 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
14:01:26 INFO  : Disconnected from the channel tcfchan#2.
14:01:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:27 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
14:01:27 INFO  : 'jtag frequency' command is executed.
14:01:27 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:28 INFO  : Context for 'APU' is selected.
14:01:28 INFO  : System reset is completed.
14:01:31 INFO  : 'after 3000' command is executed.
14:01:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
14:01:34 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
14:01:34 INFO  : Context for 'APU' is selected.
14:01:37 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
14:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:37 INFO  : Context for 'APU' is selected.
14:01:37 INFO  : 'ps7_init' command is executed.
14:01:37 INFO  : 'ps7_post_config' command is executed.
14:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:38 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:38 INFO  : Memory regions updated for context APU
14:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:38 INFO  : 'con' command is executed.
14:01:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

14:01:38 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
14:03:16 INFO  : Disconnected from the channel tcfchan#3.
14:03:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:18 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
14:03:18 INFO  : 'jtag frequency' command is executed.
14:03:18 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:18 INFO  : Context for 'APU' is selected.
14:03:18 INFO  : System reset is completed.
14:03:21 INFO  : 'after 3000' command is executed.
14:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
14:03:24 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
14:03:24 INFO  : Context for 'APU' is selected.
14:03:26 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
14:03:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:26 INFO  : Context for 'APU' is selected.
14:03:26 INFO  : 'ps7_init' command is executed.
14:03:26 INFO  : 'ps7_post_config' command is executed.
14:03:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:27 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:27 INFO  : Memory regions updated for context APU
14:03:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:27 INFO  : 'con' command is executed.
14:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

14:03:27 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
14:12:13 INFO  : Disconnected from the channel tcfchan#4.
14:12:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:14 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
14:12:14 INFO  : 'jtag frequency' command is executed.
14:12:14 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:12:14 INFO  : Context for 'APU' is selected.
14:12:14 INFO  : System reset is completed.
14:12:17 INFO  : 'after 3000' command is executed.
14:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
14:12:20 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
14:12:20 INFO  : Context for 'APU' is selected.
14:12:22 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
14:12:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:22 INFO  : Context for 'APU' is selected.
14:12:22 INFO  : 'ps7_init' command is executed.
14:12:22 INFO  : 'ps7_post_config' command is executed.
14:12:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:23 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:12:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:23 INFO  : Memory regions updated for context APU
14:12:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:12:23 INFO  : 'con' command is executed.
14:12:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

14:12:23 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
14:17:11 INFO  : Disconnected from the channel tcfchan#5.
14:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:12 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
14:17:12 INFO  : 'jtag frequency' command is executed.
14:17:12 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:12 INFO  : Context for 'APU' is selected.
14:17:12 INFO  : System reset is completed.
14:17:15 INFO  : 'after 3000' command is executed.
14:17:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
14:17:18 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
14:17:18 INFO  : Context for 'APU' is selected.
14:17:20 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
14:17:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:20 INFO  : Context for 'APU' is selected.
14:17:20 INFO  : 'ps7_init' command is executed.
14:17:20 INFO  : 'ps7_post_config' command is executed.
14:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:21 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:21 INFO  : Memory regions updated for context APU
14:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:21 INFO  : 'con' command is executed.
14:17:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

14:17:21 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
14:19:19 INFO  : Disconnected from the channel tcfchan#6.
14:19:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:20 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
14:19:20 INFO  : 'jtag frequency' command is executed.
14:19:20 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:20 INFO  : Context for 'APU' is selected.
14:19:21 INFO  : System reset is completed.
14:19:24 INFO  : 'after 3000' command is executed.
14:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
14:19:26 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
14:19:26 INFO  : Context for 'APU' is selected.
14:19:29 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
14:19:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:29 INFO  : Context for 'APU' is selected.
14:19:29 INFO  : 'ps7_init' command is executed.
14:19:29 INFO  : 'ps7_post_config' command is executed.
14:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:29 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:30 INFO  : Memory regions updated for context APU
14:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:30 INFO  : 'con' command is executed.
14:19:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

14:19:30 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
14:28:01 INFO  : Disconnected from the channel tcfchan#7.
14:28:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:02 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
14:28:02 INFO  : 'jtag frequency' command is executed.
14:28:02 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:02 INFO  : Context for 'APU' is selected.
14:28:03 INFO  : System reset is completed.
14:28:06 INFO  : 'after 3000' command is executed.
14:28:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
14:28:09 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
14:28:09 INFO  : Context for 'APU' is selected.
14:28:11 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
14:28:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:12 INFO  : Context for 'APU' is selected.
14:28:12 INFO  : 'ps7_init' command is executed.
14:28:12 INFO  : 'ps7_post_config' command is executed.
14:28:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:12 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:12 INFO  : Memory regions updated for context APU
14:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:13 INFO  : 'con' command is executed.
14:28:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

14:28:13 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
14:32:03 INFO  : Disconnected from the channel tcfchan#8.
14:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:04 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
14:32:04 INFO  : 'jtag frequency' command is executed.
14:32:04 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:04 INFO  : Context for 'APU' is selected.
14:32:05 INFO  : System reset is completed.
14:32:08 INFO  : 'after 3000' command is executed.
14:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
14:32:10 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
14:32:10 INFO  : Context for 'APU' is selected.
14:32:13 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
14:32:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:13 INFO  : Context for 'APU' is selected.
14:32:13 INFO  : 'ps7_init' command is executed.
14:32:13 INFO  : 'ps7_post_config' command is executed.
14:32:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:13 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:13 INFO  : Memory regions updated for context APU
14:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:14 INFO  : 'con' command is executed.
14:32:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

14:32:14 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
14:34:29 INFO  : Disconnected from the channel tcfchan#9.
14:34:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:51 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
14:34:51 INFO  : 'jtag frequency' command is executed.
14:34:51 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:51 INFO  : Context for 'APU' is selected.
14:34:51 INFO  : System reset is completed.
14:34:54 INFO  : 'after 3000' command is executed.
14:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
14:34:57 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
14:34:57 INFO  : Context for 'APU' is selected.
14:34:57 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
14:34:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:57 INFO  : Context for 'APU' is selected.
14:34:58 INFO  : 'ps7_init' command is executed.
14:34:58 INFO  : 'ps7_post_config' command is executed.
14:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:58 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:58 INFO  : Memory regions updated for context APU
14:34:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:58 INFO  : 'con' command is executed.
14:34:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

14:34:58 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
15:09:53 INFO  : Disconnected from the channel tcfchan#10.
15:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:55 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
15:37:55 INFO  : 'jtag frequency' command is executed.
15:37:55 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:55 INFO  : Context for 'APU' is selected.
15:37:56 INFO  : System reset is completed.
15:37:59 INFO  : 'after 3000' command is executed.
15:37:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
15:38:02 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
15:38:02 INFO  : Context for 'APU' is selected.
15:38:06 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
15:38:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:06 INFO  : Context for 'APU' is selected.
15:38:07 INFO  : 'ps7_init' command is executed.
15:38:07 INFO  : 'ps7_post_config' command is executed.
15:38:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:07 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:07 INFO  : Memory regions updated for context APU
15:38:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:08 INFO  : 'con' command is executed.
15:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

15:38:08 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
15:49:14 ERROR : (XSDB Server)couldn't open "D:HLS_PROJECTCONTRAST_HISTOGRAMinal.bin": no such file or directory

15:56:40 ERROR : (XSDB Server)wrong # of args: should be "mrd [options] address [count]"

15:57:01 ERROR : (XSDB Server)wrong # of args: should be "mrd [options] address [count]"

23:20:38 INFO  : Disconnected from the channel tcfchan#11.
19:26:47 INFO  : Registering command handlers for SDK TCF services
19:26:48 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
19:26:51 INFO  : XSCT server has started successfully.
19:26:55 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
19:26:55 INFO  : Checking for hwspec changes in the project Block_design_wrapper_hw_platform_0.
19:26:55 INFO  : Successfully done setting XSCT server connection channel  
19:27:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1668851839131,  Project:1668840157271
19:27:01 INFO  : The hardware specification for project 'Block_design_wrapper_hw_platform_0' is different from D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
19:27:01 INFO  : Successfully done setting SDK workspace  
19:27:01 INFO  : Copied contents of D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf into \Block_design_wrapper_hw_platform_0\system.hdf.
19:27:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:27:09 INFO  : 
19:27:12 INFO  : 
19:27:15 INFO  : 
19:27:16 INFO  : Updating hardware inferred compiler options for final1.
19:27:17 INFO  : Updating hardware inferred compiler options for finalP.
19:27:18 INFO  : Updating hardware inferred compiler options for finalsw.
19:27:18 INFO  : Clearing existing target manager status.
19:37:32 INFO  : Registering command handlers for SDK TCF services
19:37:33 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
19:37:35 INFO  : XSCT server has started successfully.
19:37:35 INFO  : Successfully done setting XSCT server connection channel  
19:37:35 INFO  : Successfully done setting SDK workspace  
19:37:35 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
19:37:35 INFO  : Checking for hwspec changes in the project Block_design_wrapper_hw_platform_0.
19:37:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1669385208469,  Project:1668851839131
19:37:40 INFO  : The hardware specification for project 'Block_design_wrapper_hw_platform_0' is different from D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
19:38:09 INFO  : Copied contents of D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf into \Block_design_wrapper_hw_platform_0\system.hdf.
19:38:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:38:18 INFO  : 
19:38:19 INFO  : Updating hardware inferred compiler options for finalP.
19:38:19 INFO  : Clearing existing target manager status.
19:38:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:38:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:28:26 INFO  : Registering command handlers for SDK TCF services
21:28:27 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
21:28:31 INFO  : XSCT server has started successfully.
21:28:31 INFO  : Successfully done setting XSCT server connection channel  
21:28:32 INFO  : Successfully done setting SDK workspace  
21:28:32 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
21:28:32 INFO  : Checking for hwspec changes in the project Block_design_wrapper_hw_platform_0.
22:27:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:21 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
22:27:21 INFO  : 'jtag frequency' command is executed.
22:27:21 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:21 INFO  : Context for 'APU' is selected.
22:27:21 INFO  : System reset is completed.
22:27:24 INFO  : 'after 3000' command is executed.
22:27:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
22:27:27 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
22:27:27 INFO  : Context for 'APU' is selected.
22:27:27 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
22:27:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:27 INFO  : Context for 'APU' is selected.
22:27:28 INFO  : 'ps7_init' command is executed.
22:27:28 INFO  : 'ps7_post_config' command is executed.
22:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:29 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:29 INFO  : Memory regions updated for context APU
22:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:29 INFO  : 'con' command is executed.
22:27:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

22:27:29 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
22:29:13 INFO  : Disconnected from the channel tcfchan#1.
22:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:16 INFO  : Jtag cable 'Digilent Zed 210248AA58D1' is selected.
22:29:16 INFO  : 'jtag frequency' command is executed.
22:29:16 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:16 INFO  : Context for 'APU' is selected.
22:29:16 INFO  : System reset is completed.
22:29:19 INFO  : 'after 3000' command is executed.
22:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1' command is executed.
22:29:22 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
22:29:22 INFO  : Context for 'APU' is selected.
22:29:32 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
22:29:32 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:32 INFO  : Context for 'APU' is selected.
22:29:32 INFO  : 'ps7_init' command is executed.
22:29:32 INFO  : 'ps7_post_config' command is executed.
22:29:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:33 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58D1" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:33 INFO  : Memory regions updated for context APU
22:29:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:33 INFO  : 'con' command is executed.
22:29:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58D1"} -index 0
con
----------------End of Script----------------

22:29:33 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
22:30:21 INFO  : Disconnected from the channel tcfchan#2.
22:55:53 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
22:55:53 INFO  : Registering command handlers for SDK TCF services
22:55:56 INFO  : XSCT server has started successfully.
22:55:56 INFO  : Successfully done setting XSCT server connection channel  
22:55:58 INFO  : Successfully done setting SDK workspace  
22:55:58 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
22:55:58 INFO  : Checking for hwspec changes in the project Block_design_wrapper_hw_platform_0.
23:52:10 INFO  : Registering command handlers for SDK TCF services
23:52:11 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
23:52:15 INFO  : XSCT server has started successfully.
23:52:18 INFO  : Successfully done setting XSCT server connection channel  
23:52:18 INFO  : Successfully done setting SDK workspace  
23:52:18 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
23:52:18 INFO  : Checking for hwspec changes in the project Block_design_wrapper_hw_platform_0.
23:52:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1669659679497,  Project:1669385208469
23:52:25 INFO  : The hardware specification for project 'Block_design_wrapper_hw_platform_0' is different from D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
23:52:25 INFO  : Copied contents of D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf into \Block_design_wrapper_hw_platform_0\system.hdf.
23:53:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:53:09 INFO  : 
23:53:10 INFO  : Updating hardware inferred compiler options for finalP.
23:53:10 INFO  : Clearing existing target manager status.
23:53:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
23:53:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:05 INFO  : Jtag cable 'Digilent Zed 210248AA58C5' is selected.
00:54:05 INFO  : 'jtag frequency' command is executed.
00:54:05 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:05 INFO  : Context for 'APU' is selected.
00:54:05 INFO  : System reset is completed.
00:54:08 INFO  : 'after 3000' command is executed.
00:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58C5" && level==0} -index 1' command is executed.
00:54:11 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
00:54:11 INFO  : Context for 'APU' is selected.
00:54:11 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
00:54:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:11 INFO  : Context for 'APU' is selected.
00:54:12 INFO  : 'ps7_init' command is executed.
00:54:12 INFO  : 'ps7_post_config' command is executed.
00:54:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:13 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:13 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58C5"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58C5" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58C5"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58C5"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58C5"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:13 INFO  : Memory regions updated for context APU
00:54:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:13 INFO  : 'con' command is executed.
00:54:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58C5"} -index 0
con
----------------End of Script----------------

00:54:13 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
01:03:53 INFO  : Registering command handlers for SDK TCF services
01:03:54 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
01:03:58 INFO  : XSCT server has started successfully.
01:03:58 INFO  : Successfully done setting XSCT server connection channel  
01:03:59 INFO  : Successfully done setting SDK workspace  
01:03:59 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
01:03:59 INFO  : Checking for hwspec changes in the project Block_design_wrapper_hw_platform_0.
01:05:55 INFO  : Registering command handlers for SDK TCF services
01:05:56 INFO  : Launching XSCT server: xsct.bat -interactive D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\temp_xsdb_launch_script.tcl
01:06:00 INFO  : XSCT server has started successfully.
01:06:06 INFO  : Processing command line option -hwspec D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper.hdf.
01:06:06 INFO  : Successfully done setting XSCT server connection channel  
01:06:06 INFO  : Successfully done setting SDK workspace  
01:06:07 INFO  : Checking for hwspec changes in the project Block_design_wrapper_hw_platform_0.
01:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:06:39 INFO  : Jtag cable 'Digilent Zed 210248AA58C5' is selected.
01:06:39 INFO  : 'jtag frequency' command is executed.
01:06:40 INFO  : Sourcing of 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:06:40 INFO  : Context for 'APU' is selected.
01:06:40 INFO  : System reset is completed.
01:06:43 INFO  : 'after 3000' command is executed.
01:06:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58C5" && level==0} -index 1' command is executed.
01:06:46 INFO  : FPGA configured successfully with bitstream "D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit"
01:06:46 INFO  : Context for 'APU' is selected.
01:06:46 INFO  : Hardware design information is loaded from 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf'.
01:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
01:06:46 INFO  : Context for 'APU' is selected.
01:06:47 INFO  : 'ps7_init' command is executed.
01:06:47 INFO  : 'ps7_post_config' command is executed.
01:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:49 INFO  : The application 'D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:06:49 INFO  : 'configparams force-mem-access 0' command is executed.
01:06:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58C5"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248AA58C5" && level==0} -index 1
fpga -file D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/Block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58C5"} -index 0
loadhw -hw D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/Block_design_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248AA58C5"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58C5"} -index 0
dow D:/HLS_PROJECT/CONTRAST_HISTOGRAM/CONTRAST_HISTOGRAM.sdk/finalP/Debug/finalP.elf
configparams force-mem-access 0
----------------End of Script----------------

01:06:49 INFO  : Memory regions updated for context APU
01:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:06:50 INFO  : 'con' command is executed.
01:06:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248AA58C5"} -index 0
con
----------------End of Script----------------

01:06:50 INFO  : Launch script is exported to file 'D:\HLS_PROJECT\CONTRAST_HISTOGRAM\CONTRAST_HISTOGRAM.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_finalp.elf_on_local.tcl'
01:11:37 ERROR : (XSDB Server)couldn't change working directory to "desktop": no such file or directory

01:11:43 ERROR : (XSDB Server)couldn't change working directory to "Desktop": no such file or directory

