# 
# Synthesis run script generated by Vivado
# 

debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
set_msg_config -id {Synth 8-256} -limit 10000
set_msg_config -id {Synth 8-638} -limit 10000
create_project -in_memory -part xc7z020clg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir H:/ECE527/ECE_527_MP/mp2/OLED_porting/OLED_porting.cache/wt [current_project]
set_property parent.project_path H:/ECE527/ECE_527_MP/mp2/OLED_porting/OLED_porting.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
read_mem H:/ECE527/ECE_527_MP/mp2/OLED_porting/ipcore_dir/charLib.mif
read_verilog -library xil_defaultlib -sv H:/ECE527/ECE_527_MP/mp2/OLED_porting/OledEX.sv
read_verilog -library xil_defaultlib {
  H:/ECE527/ECE_527_MP/mp2/OLED_porting/SpiCtrl.v
  H:/ECE527/ECE_527_MP/mp2/OLED_porting/Delay.v
  H:/ECE527/ECE_527_MP/mp2/OLED_porting/ipcore_dir/charLib.v
  H:/ECE527/ECE_527_MP/mp2/OLED_porting/OledInit.v
  H:/ECE527/ECE_527_MP/mp2/OLED_porting/PmodOLEDCtrl.v
}
read_edif H:/ECE527/ECE_527_MP/mp2/OLED_porting/ipcore_dir/charLib.ngc
synth_design -top PmodOLEDCtrl -part xc7z020clg484-1
write_checkpoint -noxdef PmodOLEDCtrl.dcp
catch { report_utilization -file PmodOLEDCtrl_utilization_synth.rpt -pb PmodOLEDCtrl_utilization_synth.pb }
