RTL Netlist  
  â†“  
  (High-level digital circuit description written in Verilog or VHDL)

Synthesis  
  â†“  
  (Convert RTL to gate-level netlist using logic optimization)

ğŸ§® Key Formula:  
  **Delay (gate) â‰ˆ f(C_load, V_dd, I_drive)**  
  - C_load: Load capacitance  
  - V_dd: Supply voltage  
  - I_drive: Drive current

Floorplanning  
  â†“  
  (Define core area, place I/Os and macros, power grid planning)

ğŸ“ Estimation Formula:  
  **Die Area â‰ˆ âˆ‘(Macro Area + Cell Area + Routing Overhead)**

Placement  
  â†“  
  (Place standard cells to optimize timing, congestion, and area)

ğŸ§® Key Concept:  
  **Total Wirelength â‰ˆ âˆ‘ Manhattan Distance between connected cells**

Clock Tree Synthesis (CTS)  
  â†“  
  (Build balanced clock network, reduce skew and insertion delay)

ğŸ§® Key Formulas:  
  - **Skew = |Arrival time(farthest FF) - Arrival time(nearest FF)|**  
  - **Insertion Delay = Clock Arrival Time - Clock Source Time**

Routing  
  â†“  
  (Connect all nets using available metal layers while respecting DRC)

ğŸ§® RC Delay Estimation:  
  - **Elmore Delay â‰ˆ R Ã— C_total**  
  - R: Wire resistance, C_total: total capacitance

Post-Route Optimization & ECOs  
  â†“  
  (Fix timing violations, logic changes, incremental placement/routing)

ğŸ“ˆ Timing Fix Example:  
  - Add **buffers** to reduce net delay  
  - Gate resizing for improving **setup/hold**

Physical Verification  
  â”œâ”€ DRC: (Design Rule Check â€“ ensures layout follows manufacturing rules)  
  â”œâ”€ LVS: (Layout vs Schematic â€“ validates layout matches netlist)  
  â”œâ”€ ERC: (Electrical Rule Check â€“ checks power/ground connectivity)  
  â”œâ”€ Antenna Check: (Prevents charge damage during fabrication)  
  â””â”€ ESD Analysis: (Validates ESD structures for I/O protection)

Power Integrity Analysis  
  â”œâ”€ IR Drop  
      - Voltage drop due to resistance in power grid

    ğŸ§® Formula:  
    **V_drop = I Ã— R**  
    - I: Current, R: Resistance of power path

  â””â”€ EM Analysis (Electromigration)  
      - Checks if current density causes metal degradation

    ğŸ§® EM Current Density:  
    **J = I / A**  
    - J: Current Density, A: Cross-sectional area

Timing Signoff (STA)  
  â†“  
  (Static Timing Analysis checks timing across all paths)

ğŸ§® Setup and Hold Slack:  
- **Setup Slack = Data Arrival - Required Time**  
- **Hold Slack = Data Arrival - Earliest Latching Time**

ğŸ§® Worst Negative Slack (WNS) and Total Negative Slack (TNS)

GDSII Generation (Tapeout)  
  â†“  
  (Final layout database sent to foundry for mask generation)
