Actel. 2008. Igloo Handbook. Actel.
Altera. 2006. Stratix III Device Handbook. Altera.
Altera. 2007. Cyclone II Device Handbook. Altera.
Jason H. Anderson , Farid N. Najm, Power estimation techniques for FPGAs, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.10, p.1015-1027, October 2004[doi>10.1109/TVLS1.2004.831478]
Becker, T., Jamieson, P., Luk, W., Cheung, P., and Rissa, T. 2008. Towards benchmarking energy efficiency of reconfigurable architectures. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 691--694.
Becker, T., Jamieson, P., Luk, W., Cheung, P., and Rissa, T. 2009. Power characterisation for the fabric in fine-grain reconfigurable architectures. In Proceedings of the Southern Programmabla Logic Conference.
Vaughn Betz , Jonathan Rose, Directional bias and non-uniformity in FPGA global routing architectures, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.652-659, November 10-14, 1996, San Jose, California, USA
Vaughn Betz , Jonathan Rose , Alexander Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, Norwell, MA, 1999
W. Burleson , R. Tessier , D. Goeckel , S. Swaminathan , P. Jain , J. Euh , S. Venkatraman , V. Thyagarajan, Dynamically parameterized algorithms and architectures to exploit signal variations for improved performance and reduced power, Proceedings of the Acoustics, Speech, and Signal Processing, 200. on IEEE International Conference, p.901-904, May 07-11, 2001[doi>10.1109/ICASSP.2001.941061]
Gayasen, A., Lee, K., Vijaykrishnan, N., Kandemir, M., Irwin, M., and Tuan, T. 2004. A dual-Vdd low power FPGA architecture. In Proceedings of the International Conference on Field Programmable Logic and Application. 145--157.
John Gustafson , Diane Rover , Stephen Elbert , Michael Carter, The design of a scalable, fixed-time computer benchmark, Journal of Parallel and Distributed Computing, v.12 n.4, p.388-401, Aug. 1991[doi>10.1016/0743-7315(91)90008-W]
Paul J. M. Havinga , Lodewijk T. Smit , Gerard J. M. Smit , Martinus Bos , Paul M. Heysters, Energy Management for Dynamically Reconfigurable Heterogeneous Mobile Systems, Proceedings of the 15th International Parallel & Distributed Processing Symposium, p.86, April 23-27, 2001
Peter Jamieson , Tobias Becker , Wayne Luk , Peter Y. K. Cheung , Tero Rissa , Teemu Pitkanen, Benchmarking Reconfigurable Architectures in the Mobile Domain, Proceedings of the 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines, p.131-138, April 05-07, 2009[doi>10.1109/FCCM.2009.13]
Jamieson, P. and Rose, J. 2005. A Verilog RTL synthesis tool for heterogeneous FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications. 305--310.
Ian Kuon , Jonathan Rose, Automated transistor sizing for FPGA architecture exploration, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391671]
Lamoureux, J. 2007. On the interaction between power-aware computer-aided design algorithms for field-programmable gate arrays. Ph.D. thesis, University of British Columbia.
Guy Lemieux , David Lewis, Using sparse crossbars within LUT, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays, p.59-68, February 2001, Monterey, California, USA[doi>10.1145/360276.360299]
Lemieux, G. and Lewis, D. 2004. Directional and single-driver wires in FPGA interconnect. In Proceedings of the IEEE International Conference on Field-Programmable Technology. 41--48.
David Lewis , Elias Ahmed , Gregg Baeckler , Vaughn Betz , Mark Bourgeault , David Cashman , David Galloway , Mike Hutton , Chris Lane , Andy Lee , Paul Leventis , Sandy Marquardt , Cameron McClintock , Ketan Padalia , Bruce Pedersen , Giles Powell , Boris Ratchev , Srinivas Reddy , Jay Schleicher , Kevin Stevens , Richard Yuan , Richard Cliff , Jonathan Rose, The Stratix II logic and routing architecture, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA[doi>10.1145/1046192.1046195]
Jian Liang , Russell Tessier , Dennis Goeckel, A Dynamically-Reconfigurable, Power-Efficient Turbo Decoder, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.91-100, April 20-23, 2004
Jason Luu , Ian Kuon , Peter Jamieson , Ted Campbell , Andy Ye , Wei Mark Fang , Jonathan Rose, VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 22-24, 2009, Monterey, California, USA[doi>10.1145/1508128.1508150]
Alexander (Sandy) Marquardt , Vaughn Betz , Jonathan Rose, Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.37-46, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296426]
A. Mishchenko , S. Chatterjee , R. K. Brayton, Improvements to Technology Mapping for LUT-Based FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.2, p.240-253, February 2007[doi>10.1109/TCAD.2006.887925]
National Instruments. 2008. NI PXI-4130 - 20V 2A Source Measure Unit. National Instruments.
Noguera, J. and Kennedy, I. 2007. Power reduction in network equipment through adaptive partial reconfiguration. In Proceedings of the International Conference on Field Programmable Logic and Application. 240--245.
Christian Plessl , Rolf Enzler , Herbert Walder , Jan Beutel , Marco Platzner , Lothar Thiele , Gerhard Tröster, The case for reconfigurable hardware in wearable computing, Personal and Ubiquitous Computing, v.7 n.5, p.299-308, October 2003[doi>10.1007/s00779-003-0243-x]
Kara K. W. Poon , Andy Yan , Steven J. E. Wilton, A Flexible Power Model for FPGAs, Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications, p.312-321, September 02-04, 2002
Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtex™-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503072]
SiliconBlue 2008. iCE DiCE: iCE65L04 Ultra Low-Power FPGA Known Good Die. SiliconBlue.
Amit Singh , Malgorzata Marek-Sadowska, Efficient circuit clustering for area and power reduction in FPGAs, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503058]
Kevin Oo Tinmaung , David Howland , Russell Tessier, Power-aware FPGA logic synthesis using binary decision diagrams, Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, February 18-20, 2007, Monterey, California, USA[doi>10.1145/1216919.1216945]
Tim Tuan , Sean Kao , Arif Rahman , Satyaki Das , Steve Trimberger, A 90nm low-power FPGA for battery-powered applications, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA[doi>10.1145/1117201.1117203]
Xilinx. 2003. Virtex-II Pro Platform FPGAs: Functional Description. Xilinx.
Xilinx. 2006. Virtex-5 Family Overview. Xilinx.
Yang, S. 1991. Logic synthesis and optimization benchmarks, version 3.0. Tech. rep. Microelectronics Centre of North Carolina. Research Triangle Park, NC.
