Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Sep  7 19:29:11 2022
| Host         : BCC4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LogisimToplevelShell_timing_summary_routed.rpt -pb LogisimToplevelShell_timing_summary_routed.pb -rpx LogisimToplevelShell_timing_summary_routed.rpx -warn_on_violation
| Design       : LogisimToplevelShell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: single_cycle_riscv_0/FPGADigit_1/u_divider/clk_N_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.185   -25330.771                   3026                 3719        0.055        0.000                      0                 3719        3.750        0.000                       0                   569  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -15.185   -25330.771                   3026                 3719        0.055        0.000                      0                 3719        3.750        0.000                       0                   569  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         3026  Failing Endpoints,  Worst Slack      -15.185ns,  Total Violation   -25330.772ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.185ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.870ns  (logic 4.195ns (16.868%)  route 20.675ns (83.132%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT6=11 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.598     5.200    single_cycle_riscv_0/REGISTER_FILE_3/CLK
    SLICE_X55Y131        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.456     5.656 r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/Q
                         net (fo=162, routed)         1.664     7.321    single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[31]_0[4]
    SLICE_X53Y132        LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44/O
                         net (fo=5, routed)           1.211     8.656    single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40/O
                         net (fo=4, routed)           1.448    10.228    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40_n_0
    SLICE_X49Y133        LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13/O
                         net (fo=7, routed)           1.350    11.702    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.826 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12/O
                         net (fo=8, routed)           1.072    12.898    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          2.287    15.310    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X42Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    15.462 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           1.695    17.157    single_cycle_riscv_0/MUX_9/rdata20[2]
    SLICE_X39Y131        LUT6 (Prop_lut6_I4_O)        0.348    17.505 r  single_cycle_riscv_0/MUX_9/A_EQ_B_carry_i_16/O
                         net (fo=113, routed)         1.372    18.877    single_cycle_riscv_0/REGISTER_FILE_3/s_LOGISIM_BUS_38[2]
    SLICE_X40Y138        LUT3 (Prop_lut3_I0_O)        0.124    19.001 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_140/O
                         net (fo=1, routed)           0.000    19.001    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_140_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.399 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.399    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_125_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.733 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_120/O[1]
                         net (fo=1, routed)           0.924    20.657    single_cycle_riscv_0/REGISTER_FILE_3/ALU_1/s_LOGISIM_BUS_8[5]
    SLICE_X45Y138        LUT6 (Prop_lut6_I4_O)        0.303    20.960 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_77/O
                         net (fo=1, routed)           1.234    22.194    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_77_n_0
    SLICE_X44Y137        LUT6 (Prop_lut6_I4_O)        0.124    22.318 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           1.361    23.679    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_35_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_8/O
                         net (fo=290, routed)         2.221    26.024    single_cycle_riscv_0/RAM_1/mem_reg_256_511_16_16/A3
    SLICE_X46Y141        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.300    26.324 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_16_16/RAMS64E_C/O
                         net (fo=1, routed)           0.000    26.324    single_cycle_riscv_0/RAM_1/mem_reg_256_511_16_16/OC
    SLICE_X46Y141        MUXF7 (Prop_muxf7_I1_O)      0.247    26.571 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_16_16/F7.B/O
                         net (fo=1, routed)           0.000    26.571    single_cycle_riscv_0/RAM_1/mem_reg_256_511_16_16/O0
    SLICE_X46Y141        MUXF8 (Prop_muxf8_I0_O)      0.098    26.669 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_16_16/F8/O
                         net (fo=1, routed)           0.813    27.481    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_12_17_i_14_0
    SLICE_X43Y131        LUT6 (Prop_lut6_I3_O)        0.319    27.800 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=2, routed)           0.426    28.226    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_53[8]
    SLICE_X44Y131        LUT6 (Prop_lut6_I2_O)        0.124    28.350 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_12_17_i_14/O
                         net (fo=1, routed)           0.795    29.145    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_32[8]
    SLICE_X47Y128        LUT3 (Prop_lut3_I2_O)        0.124    29.269 r  single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.801    30.070    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/DIC0
    SLICE_X50Y131        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.485    14.907    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X50Y131        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.188    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X50Y131        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.885    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -30.070    
  -------------------------------------------------------------------
                         slack                                -15.185    

Slack (VIOLATED) :        -15.169ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.769ns  (logic 3.021ns (12.196%)  route 21.748ns (87.804%))
  Logic Levels:           17  (LUT5=1 LUT6=12 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.598     5.200    single_cycle_riscv_0/REGISTER_FILE_3/CLK
    SLICE_X55Y131        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.456     5.656 r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/Q
                         net (fo=162, routed)         1.664     7.321    single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[31]_0[4]
    SLICE_X53Y132        LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44/O
                         net (fo=5, routed)           1.211     8.656    single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40/O
                         net (fo=4, routed)           1.448    10.228    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40_n_0
    SLICE_X49Y133        LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13/O
                         net (fo=7, routed)           1.350    11.702    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.826 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12/O
                         net (fo=8, routed)           1.072    12.898    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          2.287    15.310    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X42Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    15.434 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.952    17.386    single_cycle_riscv_0/MUX_9/rdata20[3]
    SLICE_X41Y132        LUT6 (Prop_lut6_I4_O)        0.124    17.510 r  single_cycle_riscv_0/MUX_9/A_EQ_B_carry_i_14/O
                         net (fo=87, routed)          1.634    19.143    single_cycle_riscv_0/REGISTER_FILE_3/s_LOGISIM_BUS_38[3]
    SLICE_X47Y135        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96/O
                         net (fo=4, routed)           1.452    20.719    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.843 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82/O
                         net (fo=2, routed)           1.309    22.152    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82_n_0
    SLICE_X41Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.276 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           1.262    23.537    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    23.661 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_11/O
                         net (fo=290, routed)         2.288    25.950    single_cycle_riscv_0/RAM_1/mem_reg_256_511_7_7/A0
    SLICE_X42Y140        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.332    26.281 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.281    single_cycle_riscv_0/RAM_1/mem_reg_256_511_7_7/OA
    SLICE_X42Y140        MUXF7 (Prop_muxf7_I1_O)      0.214    26.495 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_7_7/F7.A/O
                         net (fo=1, routed)           0.000    26.495    single_cycle_riscv_0/RAM_1/mem_reg_256_511_7_7/O1
    SLICE_X42Y140        MUXF8 (Prop_muxf8_I1_O)      0.088    26.583 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_7_7/F8/O
                         net (fo=2, routed)           1.121    27.704    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_6_11_i_9_0
    SLICE_X40Y132        LUT6 (Prop_lut6_I3_O)        0.319    28.023 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_6_11_i_17/O
                         net (fo=1, routed)           0.293    28.317    single_cycle_riscv_0/MUX_11/s_LOGISIM_BUS_53[6]
    SLICE_X41Y130        LUT5 (Prop_lut5_I2_O)        0.124    28.441 r  single_cycle_riscv_0/MUX_11/rf_reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           0.696    29.137    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_74[6]
    SLICE_X47Y131        LUT6 (Prop_lut6_I5_O)        0.124    29.261 r  single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.708    29.969    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X46Y127        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.483    14.905    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X46Y127        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.188    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X46Y127        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.800    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -29.969    
  -------------------------------------------------------------------
                         slack                                -15.169    

Slack (VIOLATED) :        -15.124ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.819ns  (logic 2.568ns (10.347%)  route 22.251ns (89.653%))
  Logic Levels:           15  (LUT4=1 LUT6=12 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.598     5.200    single_cycle_riscv_0/REGISTER_FILE_3/CLK
    SLICE_X55Y131        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.456     5.656 r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/Q
                         net (fo=162, routed)         1.664     7.321    single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[31]_0[4]
    SLICE_X53Y132        LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44/O
                         net (fo=5, routed)           1.211     8.656    single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40/O
                         net (fo=4, routed)           1.448    10.228    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40_n_0
    SLICE_X49Y133        LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13/O
                         net (fo=7, routed)           1.350    11.702    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.826 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12/O
                         net (fo=8, routed)           1.072    12.898    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          2.287    15.310    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X42Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    15.434 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.952    17.386    single_cycle_riscv_0/MUX_9/rdata20[3]
    SLICE_X41Y132        LUT6 (Prop_lut6_I4_O)        0.124    17.510 r  single_cycle_riscv_0/MUX_9/A_EQ_B_carry_i_14/O
                         net (fo=87, routed)          1.634    19.143    single_cycle_riscv_0/REGISTER_FILE_3/s_LOGISIM_BUS_38[3]
    SLICE_X47Y135        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96/O
                         net (fo=4, routed)           1.452    20.719    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.843 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82/O
                         net (fo=2, routed)           1.309    22.152    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82_n_0
    SLICE_X41Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.276 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           1.262    23.537    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    23.661 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_11/O
                         net (fo=290, routed)         2.542    26.203    single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__27/A0
    SLICE_X30Y139        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.376    26.579 r  single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__27/SP/O
                         net (fo=1, routed)           1.278    27.857    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_24_29_i_14_1
    SLICE_X43Y136        LUT6 (Prop_lut6_I4_O)        0.124    27.981 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_73/O
                         net (fo=2, routed)           0.754    28.735    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_15_0_0_i_2_0[23]
    SLICE_X40Y132        LUT4 (Prop_lut4_I3_O)        0.124    28.859 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.416    29.275    single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_0_5_2
    SLICE_X40Y130        LUT6 (Prop_lut6_I3_O)        0.124    29.399 r  single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.620    30.019    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X38Y133        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.495    14.917    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X38Y133        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.188    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X38Y133        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.895    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -30.019    
  -------------------------------------------------------------------
                         slack                                -15.124    

Slack (VIOLATED) :        -15.123ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.727ns  (logic 3.079ns (12.451%)  route 21.648ns (87.549%))
  Logic Levels:           17  (LUT6=13 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.598     5.200    single_cycle_riscv_0/REGISTER_FILE_3/CLK
    SLICE_X55Y131        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.456     5.656 r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/Q
                         net (fo=162, routed)         1.664     7.321    single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[31]_0[4]
    SLICE_X53Y132        LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44/O
                         net (fo=5, routed)           1.211     8.656    single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40/O
                         net (fo=4, routed)           1.448    10.228    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40_n_0
    SLICE_X49Y133        LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13/O
                         net (fo=7, routed)           1.350    11.702    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.826 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12/O
                         net (fo=8, routed)           1.072    12.898    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          2.287    15.310    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X42Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    15.434 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.952    17.386    single_cycle_riscv_0/MUX_9/rdata20[3]
    SLICE_X41Y132        LUT6 (Prop_lut6_I4_O)        0.124    17.510 r  single_cycle_riscv_0/MUX_9/A_EQ_B_carry_i_14/O
                         net (fo=87, routed)          1.634    19.143    single_cycle_riscv_0/REGISTER_FILE_3/s_LOGISIM_BUS_38[3]
    SLICE_X47Y135        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96/O
                         net (fo=4, routed)           1.452    20.719    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.843 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82/O
                         net (fo=2, routed)           1.309    22.152    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82_n_0
    SLICE_X41Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.276 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           1.262    23.537    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    23.661 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_11/O
                         net (fo=290, routed)         2.240    25.902    single_cycle_riscv_0/RAM_1/mem_reg_0_255_1_1/A0
    SLICE_X42Y139        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.390    26.291 r  single_cycle_riscv_0/RAM_1/mem_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.291    single_cycle_riscv_0/RAM_1/mem_reg_0_255_1_1/OA
    SLICE_X42Y139        MUXF7 (Prop_muxf7_I1_O)      0.214    26.505 r  single_cycle_riscv_0/RAM_1/mem_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000    26.505    single_cycle_riscv_0/RAM_1/mem_reg_0_255_1_1/O1
    SLICE_X42Y139        MUXF8 (Prop_muxf8_I1_O)      0.088    26.593 r  single_cycle_riscv_0/RAM_1/mem_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           1.057    27.650    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_18
    SLICE_X41Y134        LUT6 (Prop_lut6_I1_O)        0.319    27.969 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_46/O
                         net (fo=2, routed)           0.585    28.554    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_15_0_0_i_2_0[0]
    SLICE_X41Y132        LUT6 (Prop_lut6_I3_O)        0.124    28.678 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_15_comp/O
                         net (fo=1, routed)           0.482    29.160    single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_0_5_7
    SLICE_X41Y132        LUT6 (Prop_lut6_I2_O)        0.124    29.284 r  single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.643    29.927    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X42Y130        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.488    14.910    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y130        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X42Y130        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.805    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -29.927    
  -------------------------------------------------------------------
                         slack                                -15.123    

Slack (VIOLATED) :        -15.101ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.779ns  (logic 3.055ns (12.329%)  route 21.724ns (87.671%))
  Logic Levels:           17  (LUT3=1 LUT6=12 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.598     5.200    single_cycle_riscv_0/REGISTER_FILE_3/CLK
    SLICE_X55Y131        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.456     5.656 r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/Q
                         net (fo=162, routed)         1.664     7.321    single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[31]_0[4]
    SLICE_X53Y132        LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44/O
                         net (fo=5, routed)           1.211     8.656    single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40/O
                         net (fo=4, routed)           1.448    10.228    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40_n_0
    SLICE_X49Y133        LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13/O
                         net (fo=7, routed)           1.350    11.702    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.826 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12/O
                         net (fo=8, routed)           1.072    12.898    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          2.287    15.310    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X42Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    15.434 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.952    17.386    single_cycle_riscv_0/MUX_9/rdata20[3]
    SLICE_X41Y132        LUT6 (Prop_lut6_I4_O)        0.124    17.510 r  single_cycle_riscv_0/MUX_9/A_EQ_B_carry_i_14/O
                         net (fo=87, routed)          1.634    19.143    single_cycle_riscv_0/REGISTER_FILE_3/s_LOGISIM_BUS_38[3]
    SLICE_X47Y135        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96/O
                         net (fo=4, routed)           1.452    20.719    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.843 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82/O
                         net (fo=2, routed)           1.309    22.152    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82_n_0
    SLICE_X41Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.276 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           1.262    23.537    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    23.661 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_11/O
                         net (fo=290, routed)         2.391    26.052    single_cycle_riscv_0/RAM_1/mem_reg_0_255_8_8/A0
    SLICE_X38Y138        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.323    26.375 r  single_cycle_riscv_0/RAM_1/mem_reg_0_255_8_8/RAMS64E_C/O
                         net (fo=1, routed)           0.000    26.375    single_cycle_riscv_0/RAM_1/mem_reg_0_255_8_8/OC
    SLICE_X38Y138        MUXF7 (Prop_muxf7_I1_O)      0.247    26.622 r  single_cycle_riscv_0/RAM_1/mem_reg_0_255_8_8/F7.B/O
                         net (fo=1, routed)           0.000    26.622    single_cycle_riscv_0/RAM_1/mem_reg_0_255_8_8/O0
    SLICE_X38Y138        MUXF8 (Prop_muxf8_I0_O)      0.098    26.720 r  single_cycle_riscv_0/RAM_1/mem_reg_0_255_8_8/F8/O
                         net (fo=1, routed)           0.788    27.508    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_6_11_i_14
    SLICE_X41Y136        LUT6 (Prop_lut6_I1_O)        0.319    27.827 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_56/O
                         net (fo=2, routed)           0.503    28.330    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_53[0]
    SLICE_X47Y132        LUT6 (Prop_lut6_I2_O)        0.124    28.454 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_6_11_i_14/O
                         net (fo=1, routed)           0.442    28.896    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_32[0]
    SLICE_X47Y128        LUT3 (Prop_lut3_I2_O)        0.124    29.020 r  single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.959    29.979    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/DIB0
    SLICE_X46Y132        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.489    14.911    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X46Y132        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.188    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X46Y132        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.879    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -29.979    
  -------------------------------------------------------------------
                         slack                                -15.101    

Slack (VIOLATED) :        -15.019ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.632ns  (logic 3.242ns (13.163%)  route 21.390ns (86.837%))
  Logic Levels:           17  (LUT6=13 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.598     5.200    single_cycle_riscv_0/REGISTER_FILE_3/CLK
    SLICE_X55Y131        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.456     5.656 r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/Q
                         net (fo=162, routed)         1.664     7.321    single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[31]_0[4]
    SLICE_X53Y132        LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44/O
                         net (fo=5, routed)           1.211     8.656    single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40/O
                         net (fo=4, routed)           1.448    10.228    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40_n_0
    SLICE_X49Y133        LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13/O
                         net (fo=7, routed)           1.350    11.702    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.826 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12/O
                         net (fo=8, routed)           1.072    12.898    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          2.287    15.310    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X42Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    15.434 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.952    17.386    single_cycle_riscv_0/MUX_9/rdata20[3]
    SLICE_X41Y132        LUT6 (Prop_lut6_I4_O)        0.124    17.510 r  single_cycle_riscv_0/MUX_9/A_EQ_B_carry_i_14/O
                         net (fo=87, routed)          1.634    19.143    single_cycle_riscv_0/REGISTER_FILE_3/s_LOGISIM_BUS_38[3]
    SLICE_X47Y135        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96/O
                         net (fo=4, routed)           1.452    20.719    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.843 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82/O
                         net (fo=2, routed)           1.309    22.152    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82_n_0
    SLICE_X41Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.276 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           1.262    23.537    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    23.661 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_11/O
                         net (fo=290, routed)         2.184    25.845    single_cycle_riscv_0/RAM_1/mem_reg_256_511_13_13/A0
    SLICE_X42Y131        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.558    26.404 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_13_13/RAMS64E_B/O
                         net (fo=1, routed)           0.000    26.404    single_cycle_riscv_0/RAM_1/mem_reg_256_511_13_13/OB
    SLICE_X42Y131        MUXF7 (Prop_muxf7_I0_O)      0.209    26.613 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_13_13/F7.A/O
                         net (fo=1, routed)           0.000    26.613    single_cycle_riscv_0/RAM_1/mem_reg_256_511_13_13/O1
    SLICE_X42Y131        MUXF8 (Prop_muxf8_I1_O)      0.088    26.701 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           0.854    27.554    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_12_17_i_8_0
    SLICE_X43Y137        LUT6 (Prop_lut6_I3_O)        0.319    27.873 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_67/O
                         net (fo=2, routed)           0.595    28.468    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_15_0_0_i_2_0[10]
    SLICE_X43Y132        LUT6 (Prop_lut6_I3_O)        0.124    28.592 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_28_comp/O
                         net (fo=1, routed)           0.620    29.213    single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_0_5
    SLICE_X43Y133        LUT6 (Prop_lut6_I2_O)        0.124    29.337 r  single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.496    29.832    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X42Y130        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.488    14.910    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X42Y130        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X42Y130        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.814    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -29.832    
  -------------------------------------------------------------------
                         slack                                -15.019    

Slack (VIOLATED) :        -15.000ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.687ns  (logic 3.094ns (12.534%)  route 21.593ns (87.466%))
  Logic Levels:           17  (LUT3=1 LUT6=12 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.598     5.200    single_cycle_riscv_0/REGISTER_FILE_3/CLK
    SLICE_X55Y131        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.456     5.656 r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/Q
                         net (fo=162, routed)         1.664     7.321    single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[31]_0[4]
    SLICE_X53Y132        LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44/O
                         net (fo=5, routed)           1.211     8.656    single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40/O
                         net (fo=4, routed)           1.448    10.228    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40_n_0
    SLICE_X49Y133        LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13/O
                         net (fo=7, routed)           1.350    11.702    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.826 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12/O
                         net (fo=8, routed)           1.072    12.898    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          2.287    15.310    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X42Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    15.434 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.952    17.386    single_cycle_riscv_0/MUX_9/rdata20[3]
    SLICE_X41Y132        LUT6 (Prop_lut6_I4_O)        0.124    17.510 r  single_cycle_riscv_0/MUX_9/A_EQ_B_carry_i_14/O
                         net (fo=87, routed)          1.634    19.143    single_cycle_riscv_0/REGISTER_FILE_3/s_LOGISIM_BUS_38[3]
    SLICE_X47Y135        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96/O
                         net (fo=4, routed)           1.452    20.719    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.843 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82/O
                         net (fo=2, routed)           1.309    22.152    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82_n_0
    SLICE_X41Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.276 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           1.262    23.537    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    23.661 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_11/O
                         net (fo=290, routed)         2.244    25.905    single_cycle_riscv_0/RAM_1/mem_reg_256_511_22_22/A0
    SLICE_X50Y142        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.405    26.310 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_22_22/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.310    single_cycle_riscv_0/RAM_1/mem_reg_256_511_22_22/OA
    SLICE_X50Y142        MUXF7 (Prop_muxf7_I1_O)      0.214    26.524 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_22_22/F7.A/O
                         net (fo=1, routed)           0.000    26.524    single_cycle_riscv_0/RAM_1/mem_reg_256_511_22_22/O1
    SLICE_X50Y142        MUXF8 (Prop_muxf8_I1_O)      0.088    26.612 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_22_22/F8/O
                         net (fo=1, routed)           0.799    27.411    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_18_23_i_13_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I3_O)        0.319    27.730 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_6_11_i_24/O
                         net (fo=2, routed)           0.787    28.517    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_53[14]
    SLICE_X48Y140        LUT6 (Prop_lut6_I2_O)        0.124    28.641 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_18_23_i_13/O
                         net (fo=1, routed)           0.161    28.803    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_32[14]
    SLICE_X48Y140        LUT3 (Prop_lut3_I2_O)        0.124    28.927 r  single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.961    29.888    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/DIC0
    SLICE_X50Y133        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.488    14.910    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X50Y133        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.188    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X50Y133        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.888    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -29.888    
  -------------------------------------------------------------------
                         slack                                -15.000    

Slack (VIOLATED) :        -14.999ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.619ns  (logic 3.242ns (13.170%)  route 21.377ns (86.830%))
  Logic Levels:           17  (LUT6=13 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.598     5.200    single_cycle_riscv_0/REGISTER_FILE_3/CLK
    SLICE_X55Y131        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.456     5.656 r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/Q
                         net (fo=162, routed)         1.664     7.321    single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[31]_0[4]
    SLICE_X53Y132        LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44/O
                         net (fo=5, routed)           1.211     8.656    single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40/O
                         net (fo=4, routed)           1.448    10.228    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40_n_0
    SLICE_X49Y133        LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13/O
                         net (fo=7, routed)           1.350    11.702    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.826 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12/O
                         net (fo=8, routed)           1.072    12.898    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          2.287    15.310    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X42Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    15.434 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.952    17.386    single_cycle_riscv_0/MUX_9/rdata20[3]
    SLICE_X41Y132        LUT6 (Prop_lut6_I4_O)        0.124    17.510 r  single_cycle_riscv_0/MUX_9/A_EQ_B_carry_i_14/O
                         net (fo=87, routed)          1.634    19.143    single_cycle_riscv_0/REGISTER_FILE_3/s_LOGISIM_BUS_38[3]
    SLICE_X47Y135        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96/O
                         net (fo=4, routed)           1.452    20.719    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.843 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82/O
                         net (fo=2, routed)           1.309    22.152    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82_n_0
    SLICE_X41Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.276 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           1.262    23.537    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    23.661 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_11/O
                         net (fo=290, routed)         2.184    25.845    single_cycle_riscv_0/RAM_1/mem_reg_256_511_13_13/A0
    SLICE_X42Y131        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.558    26.404 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_13_13/RAMS64E_B/O
                         net (fo=1, routed)           0.000    26.404    single_cycle_riscv_0/RAM_1/mem_reg_256_511_13_13/OB
    SLICE_X42Y131        MUXF7 (Prop_muxf7_I0_O)      0.209    26.613 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_13_13/F7.A/O
                         net (fo=1, routed)           0.000    26.613    single_cycle_riscv_0/RAM_1/mem_reg_256_511_13_13/O1
    SLICE_X42Y131        MUXF8 (Prop_muxf8_I1_O)      0.088    26.701 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_13_13/F8/O
                         net (fo=1, routed)           0.854    27.554    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_12_17_i_8_0
    SLICE_X43Y137        LUT6 (Prop_lut6_I3_O)        0.319    27.873 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_67/O
                         net (fo=2, routed)           0.595    28.468    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_15_0_0_i_2_0[10]
    SLICE_X43Y132        LUT6 (Prop_lut6_I3_O)        0.124    28.592 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_28_comp/O
                         net (fo=1, routed)           0.620    29.213    single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_0_5
    SLICE_X43Y133        LUT6 (Prop_lut6_I2_O)        0.124    29.337 r  single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.483    29.820    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X38Y133        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.495    14.917    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X38Y133        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.188    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X38Y133        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.821    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -29.820    
  -------------------------------------------------------------------
                         slack                                -14.999    

Slack (VIOLATED) :        -14.992ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.701ns  (logic 2.966ns (12.007%)  route 21.735ns (87.993%))
  Logic Levels:           17  (LUT4=1 LUT6=12 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.598     5.200    single_cycle_riscv_0/REGISTER_FILE_3/CLK
    SLICE_X55Y131        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.456     5.656 r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/Q
                         net (fo=162, routed)         1.664     7.321    single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[31]_0[4]
    SLICE_X53Y132        LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44/O
                         net (fo=5, routed)           1.211     8.656    single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40/O
                         net (fo=4, routed)           1.448    10.228    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40_n_0
    SLICE_X49Y133        LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13/O
                         net (fo=7, routed)           1.350    11.702    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.826 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12/O
                         net (fo=8, routed)           1.072    12.898    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          2.287    15.310    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X42Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124    15.434 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=2, routed)           1.952    17.386    single_cycle_riscv_0/MUX_9/rdata20[3]
    SLICE_X41Y132        LUT6 (Prop_lut6_I4_O)        0.124    17.510 r  single_cycle_riscv_0/MUX_9/A_EQ_B_carry_i_14/O
                         net (fo=87, routed)          1.634    19.143    single_cycle_riscv_0/REGISTER_FILE_3/s_LOGISIM_BUS_38[3]
    SLICE_X47Y135        LUT6 (Prop_lut6_I2_O)        0.124    19.267 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96/O
                         net (fo=4, routed)           1.452    20.719    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_96_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    20.843 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82/O
                         net (fo=2, routed)           1.309    22.152    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_82_n_0
    SLICE_X41Y134        LUT6 (Prop_lut6_I1_O)        0.124    22.276 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45/O
                         net (fo=1, routed)           1.262    23.537    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_45_n_0
    SLICE_X43Y134        LUT6 (Prop_lut6_I3_O)        0.124    23.661 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_11/O
                         net (fo=290, routed)         2.529    26.190    single_cycle_riscv_0/RAM_1/mem_reg_0_255_0_0/A0
    SLICE_X34Y136        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.277    26.467 r  single_cycle_riscv_0/RAM_1/mem_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.467    single_cycle_riscv_0/RAM_1/mem_reg_0_255_0_0/OA
    SLICE_X34Y136        MUXF7 (Prop_muxf7_I1_O)      0.214    26.681 r  single_cycle_riscv_0/RAM_1/mem_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000    26.681    single_cycle_riscv_0/RAM_1/mem_reg_0_255_0_0/O1
    SLICE_X34Y136        MUXF8 (Prop_muxf8_I1_O)      0.088    26.769 r  single_cycle_riscv_0/RAM_1/mem_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.766    27.535    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_19_0
    SLICE_X39Y132        LUT6 (Prop_lut6_I1_O)        0.319    27.854 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_53/O
                         net (fo=2, routed)           0.777    28.631    single_cycle_riscv_0/REGISTER_FILE_3/s_LOGISIM_BUS_53[0]
    SLICE_X40Y133        LUT4 (Prop_lut4_I2_O)        0.124    28.755 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r1_0_31_0_5_i_21/O
                         net (fo=1, routed)           0.343    29.098    single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_0_5_11
    SLICE_X41Y133        LUT6 (Prop_lut6_I1_O)        0.124    29.222 r  single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_0_5_i_3_comp/O
                         net (fo=2, routed)           0.679    29.901    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X38Y133        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.495    14.917    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X38Y133        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.188    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X38Y133        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.909    single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -29.901    
  -------------------------------------------------------------------
                         slack                                -14.992    

Slack (VIOLATED) :        -14.987ns  (required time - arrival time)
  Source:                 single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        24.609ns  (logic 4.013ns (16.307%)  route 20.596ns (83.693%))
  Logic Levels:           19  (CARRY4=2 LUT3=2 LUT6=11 MUXF7=1 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.598     5.200    single_cycle_riscv_0/REGISTER_FILE_3/CLK
    SLICE_X55Y131        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.456     5.656 r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[5]/Q
                         net (fo=162, routed)         1.664     7.321    single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[31]_0[4]
    SLICE_X53Y132        LUT6 (Prop_lut6_I3_O)        0.124     7.445 r  single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44/O
                         net (fo=5, routed)           1.211     8.656    single_cycle_riscv_0/REGISTER_FILE_3/p_0_out_i_44_n_0
    SLICE_X53Y133        LUT6 (Prop_lut6_I1_O)        0.124     8.780 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40/O
                         net (fo=4, routed)           1.448    10.228    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_40_n_0
    SLICE_X49Y133        LUT6 (Prop_lut6_I4_O)        0.124    10.352 r  single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13/O
                         net (fo=7, routed)           1.350    11.702    single_cycle_riscv_0/REGISTER_FILE_3/Result_i_13_n_0
    SLICE_X49Y132        LUT6 (Prop_lut6_I2_O)        0.124    11.826 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12/O
                         net (fo=8, routed)           1.072    12.898    single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_12_n_0
    SLICE_X48Y131        LUT6 (Prop_lut6_I3_O)        0.124    13.022 r  single_cycle_riscv_0/REGISTER_FILE_3/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          2.287    15.310    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/ADDRB1
    SLICE_X42Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152    15.462 r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/O
                         net (fo=2, routed)           1.695    17.157    single_cycle_riscv_0/MUX_9/rdata20[2]
    SLICE_X39Y131        LUT6 (Prop_lut6_I4_O)        0.348    17.505 r  single_cycle_riscv_0/MUX_9/A_EQ_B_carry_i_16/O
                         net (fo=113, routed)         1.372    18.877    single_cycle_riscv_0/REGISTER_FILE_3/s_LOGISIM_BUS_38[2]
    SLICE_X40Y138        LUT3 (Prop_lut3_I0_O)        0.124    19.001 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_140/O
                         net (fo=1, routed)           0.000    19.001    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_140_n_0
    SLICE_X40Y138        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.399 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_125/CO[3]
                         net (fo=1, routed)           0.000    19.399    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_125_n_0
    SLICE_X40Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.733 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_120/O[1]
                         net (fo=1, routed)           0.924    20.657    single_cycle_riscv_0/REGISTER_FILE_3/ALU_1/s_LOGISIM_BUS_8[5]
    SLICE_X45Y138        LUT6 (Prop_lut6_I4_O)        0.303    20.960 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_77/O
                         net (fo=1, routed)           1.234    22.194    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_77_n_0
    SLICE_X44Y137        LUT6 (Prop_lut6_I4_O)        0.124    22.318 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_35/O
                         net (fo=1, routed)           1.361    23.679    single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_35_n_0
    SLICE_X45Y135        LUT6 (Prop_lut6_I5_O)        0.124    23.803 r  single_cycle_riscv_0/REGISTER_FILE_3/mem_reg_0_255_0_0_i_8/O
                         net (fo=290, routed)         2.251    26.054    single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23/A3
    SLICE_X50Y137        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124    26.178 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000    26.178    single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23/OD
    SLICE_X50Y137        MUXF7 (Prop_muxf7_I0_O)      0.241    26.419 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23/F7.B/O
                         net (fo=1, routed)           0.000    26.419    single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23/O0
    SLICE_X50Y137        MUXF8 (Prop_muxf8_I0_O)      0.098    26.517 r  single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23/F8/O
                         net (fo=1, routed)           0.985    27.502    single_cycle_riscv_0/RAM_1/mem_reg_256_511_23_23_n_0
    SLICE_X48Y132        LUT6 (Prop_lut6_I3_O)        0.319    27.821 r  single_cycle_riscv_0/RAM_1/rf_reg_r1_0_31_6_11_i_19/O
                         net (fo=2, routed)           0.698    28.518    single_cycle_riscv_0/MUX_8/s_LOGISIM_BUS_53[15]
    SLICE_X49Y136        LUT6 (Prop_lut6_I2_O)        0.124    28.642 r  single_cycle_riscv_0/MUX_8/rf_reg_r1_0_31_18_23_i_12/O
                         net (fo=1, routed)           0.350    28.992    single_cycle_riscv_0/MUX_12/s_LOGISIM_BUS_32[15]
    SLICE_X48Y136        LUT3 (Prop_lut3_I2_O)        0.124    29.116 r  single_cycle_riscv_0/MUX_12/rf_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.694    29.810    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/DIC1
    SLICE_X46Y144        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000    10.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.497    14.919    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X46Y144        RAMD32                                       r  single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.188    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X46Y144        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.823    single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -29.810    
  -------------------------------------------------------------------
                         slack                                -14.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.420ns (82.192%)  route 0.091ns (17.808%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.479    LogisimTickGenerator_0/CLK
    SLICE_X57Y147        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LogisimTickGenerator_0/s_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.090     1.711    LogisimTickGenerator_0/s_count_reg[2]
    SLICE_X57Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.858 r  LogisimTickGenerator_0/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.858    LogisimTickGenerator_0/_carry_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  LogisimTickGenerator_0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.897    LogisimTickGenerator_0/_carry__0_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  LogisimTickGenerator_0/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    LogisimTickGenerator_0/_carry__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.990 r  LogisimTickGenerator_0/_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.990    LogisimTickGenerator_0/s_count_next[13]
    SLICE_X57Y150        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.916     2.081    LogisimTickGenerator_0/CLK
    SLICE_X57Y150        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[13]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X57Y150        FDRE (Hold_fdre_C_D)         0.105     1.936    LogisimTickGenerator_0/s_count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.431ns (82.568%)  route 0.091ns (17.433%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.479    LogisimTickGenerator_0/CLK
    SLICE_X57Y147        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LogisimTickGenerator_0/s_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.090     1.711    LogisimTickGenerator_0/s_count_reg[2]
    SLICE_X57Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.858 r  LogisimTickGenerator_0/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.858    LogisimTickGenerator_0/_carry_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  LogisimTickGenerator_0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.897    LogisimTickGenerator_0/_carry__0_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  LogisimTickGenerator_0/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    LogisimTickGenerator_0/_carry__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.001 r  LogisimTickGenerator_0/_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.001    LogisimTickGenerator_0/s_count_next[15]
    SLICE_X57Y150        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.916     2.081    LogisimTickGenerator_0/CLK
    SLICE_X57Y150        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[15]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X57Y150        FDRE (Hold_fdre_C_D)         0.105     1.936    LogisimTickGenerator_0/s_count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.456ns (83.364%)  route 0.091ns (16.636%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.479    LogisimTickGenerator_0/CLK
    SLICE_X57Y147        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LogisimTickGenerator_0/s_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.090     1.711    LogisimTickGenerator_0/s_count_reg[2]
    SLICE_X57Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.858 r  LogisimTickGenerator_0/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.858    LogisimTickGenerator_0/_carry_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  LogisimTickGenerator_0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.897    LogisimTickGenerator_0/_carry__0_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  LogisimTickGenerator_0/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    LogisimTickGenerator_0/_carry__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.026 r  LogisimTickGenerator_0/_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.026    LogisimTickGenerator_0/s_count_next[14]
    SLICE_X57Y150        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.916     2.081    LogisimTickGenerator_0/CLK
    SLICE_X57Y150        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[14]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X57Y150        FDRE (Hold_fdre_C_D)         0.105     1.936    LogisimTickGenerator_0/s_count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.456ns (83.364%)  route 0.091ns (16.636%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.479    LogisimTickGenerator_0/CLK
    SLICE_X57Y147        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LogisimTickGenerator_0/s_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.090     1.711    LogisimTickGenerator_0/s_count_reg[2]
    SLICE_X57Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.858 r  LogisimTickGenerator_0/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.858    LogisimTickGenerator_0/_carry_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  LogisimTickGenerator_0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.897    LogisimTickGenerator_0/_carry__0_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  LogisimTickGenerator_0/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    LogisimTickGenerator_0/_carry__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.026 r  LogisimTickGenerator_0/_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.026    LogisimTickGenerator_0/s_count_next[16]
    SLICE_X57Y150        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.916     2.081    LogisimTickGenerator_0/CLK
    SLICE_X57Y150        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[16]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X57Y150        FDRE (Hold_fdre_C_D)         0.105     1.936    LogisimTickGenerator_0/s_count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.459ns (83.455%)  route 0.091ns (16.545%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.479    LogisimTickGenerator_0/CLK
    SLICE_X57Y147        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LogisimTickGenerator_0/s_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.090     1.711    LogisimTickGenerator_0/s_count_reg[2]
    SLICE_X57Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.858 r  LogisimTickGenerator_0/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.858    LogisimTickGenerator_0/_carry_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  LogisimTickGenerator_0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.897    LogisimTickGenerator_0/_carry__0_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  LogisimTickGenerator_0/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    LogisimTickGenerator_0/_carry__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.975 r  LogisimTickGenerator_0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.975    LogisimTickGenerator_0/_carry__2_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.029 r  LogisimTickGenerator_0/_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.029    LogisimTickGenerator_0/s_count_next[17]
    SLICE_X57Y151        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.916     2.081    LogisimTickGenerator_0/CLK
    SLICE_X57Y151        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[17]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X57Y151        FDRE (Hold_fdre_C_D)         0.105     1.936    LogisimTickGenerator_0/s_count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 CLOCKGEN_0/s_output_regs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.226ns (49.708%)  route 0.229ns (50.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.558     1.477    CLOCKGEN_0/CLK
    SLICE_X52Y145        FDRE                                         r  CLOCKGEN_0/s_output_regs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y145        FDRE (Prop_fdre_C_Q)         0.128     1.605 r  CLOCKGEN_0/s_output_regs_reg[3]/Q
                         net (fo=1, routed)           0.229     1.834    single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[0][1]
    SLICE_X48Y145        LUT5 (Prop_lut5_I2_O)        0.098     1.932 r  single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg[0]_i_1_rewire/O
                         net (fo=1, routed)           0.000     1.932    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[0]_0
    SLICE_X48Y145        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.831     1.996    single_cycle_riscv_0/REGISTER_FILE_1/CLK
    SLICE_X48Y145        FDCE                                         r  single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[0]/C
                         clock pessimism             -0.250     1.745    
    SLICE_X48Y145        FDCE (Hold_fdce_C_D)         0.092     1.837    single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.470ns (83.779%)  route 0.091ns (16.221%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.479    LogisimTickGenerator_0/CLK
    SLICE_X57Y147        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LogisimTickGenerator_0/s_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.090     1.711    LogisimTickGenerator_0/s_count_reg[2]
    SLICE_X57Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.858 r  LogisimTickGenerator_0/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.858    LogisimTickGenerator_0/_carry_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  LogisimTickGenerator_0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.897    LogisimTickGenerator_0/_carry__0_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  LogisimTickGenerator_0/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    LogisimTickGenerator_0/_carry__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.975 r  LogisimTickGenerator_0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.975    LogisimTickGenerator_0/_carry__2_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.040 r  LogisimTickGenerator_0/_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.040    LogisimTickGenerator_0/s_count_next[19]
    SLICE_X57Y151        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.916     2.081    LogisimTickGenerator_0/CLK
    SLICE_X57Y151        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[19]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X57Y151        FDRE (Hold_fdre_C_D)         0.105     1.936    LogisimTickGenerator_0/s_count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.495ns (84.471%)  route 0.091ns (15.529%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.479    LogisimTickGenerator_0/CLK
    SLICE_X57Y147        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LogisimTickGenerator_0/s_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.090     1.711    LogisimTickGenerator_0/s_count_reg[2]
    SLICE_X57Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.858 r  LogisimTickGenerator_0/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.858    LogisimTickGenerator_0/_carry_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  LogisimTickGenerator_0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.897    LogisimTickGenerator_0/_carry__0_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  LogisimTickGenerator_0/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    LogisimTickGenerator_0/_carry__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.975 r  LogisimTickGenerator_0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.975    LogisimTickGenerator_0/_carry__2_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.065 r  LogisimTickGenerator_0/_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.065    LogisimTickGenerator_0/s_count_next[18]
    SLICE_X57Y151        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.916     2.081    LogisimTickGenerator_0/CLK
    SLICE_X57Y151        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[18]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X57Y151        FDRE (Hold_fdre_C_D)         0.105     1.936    LogisimTickGenerator_0/s_count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.495ns (84.471%)  route 0.091ns (15.529%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.479    LogisimTickGenerator_0/CLK
    SLICE_X57Y147        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LogisimTickGenerator_0/s_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.090     1.711    LogisimTickGenerator_0/s_count_reg[2]
    SLICE_X57Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.858 r  LogisimTickGenerator_0/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.858    LogisimTickGenerator_0/_carry_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  LogisimTickGenerator_0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.897    LogisimTickGenerator_0/_carry__0_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  LogisimTickGenerator_0/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    LogisimTickGenerator_0/_carry__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.975 r  LogisimTickGenerator_0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.975    LogisimTickGenerator_0/_carry__2_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.065 r  LogisimTickGenerator_0/_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.065    LogisimTickGenerator_0/s_count_next[20]
    SLICE_X57Y151        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.916     2.081    LogisimTickGenerator_0/CLK
    SLICE_X57Y151        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[20]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X57Y151        FDRE (Hold_fdre_C_D)         0.105     1.936    LogisimTickGenerator_0/s_count_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 LogisimTickGenerator_0/s_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LogisimTickGenerator_0/s_count_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.498ns (84.551%)  route 0.091ns (15.450%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.560     1.479    LogisimTickGenerator_0/CLK
    SLICE_X57Y147        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y147        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  LogisimTickGenerator_0/s_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.090     1.711    LogisimTickGenerator_0/s_count_reg[2]
    SLICE_X57Y147        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.858 r  LogisimTickGenerator_0/_carry/CO[3]
                         net (fo=1, routed)           0.000     1.858    LogisimTickGenerator_0/_carry_n_0
    SLICE_X57Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  LogisimTickGenerator_0/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.897    LogisimTickGenerator_0/_carry__0_n_0
    SLICE_X57Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  LogisimTickGenerator_0/_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.936    LogisimTickGenerator_0/_carry__1_n_0
    SLICE_X57Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.975 r  LogisimTickGenerator_0/_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.975    LogisimTickGenerator_0/_carry__2_n_0
    SLICE_X57Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.014 r  LogisimTickGenerator_0/_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.014    LogisimTickGenerator_0/_carry__3_n_0
    SLICE_X57Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.068 r  LogisimTickGenerator_0/_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.068    LogisimTickGenerator_0/s_count_next[21]
    SLICE_X57Y152        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  FPGA_GlobalClock (IN)
                         net (fo=0)                   0.000     0.000    FPGA_GlobalClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  FPGA_GlobalClock_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    FPGA_GlobalClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  FPGA_GlobalClock_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.916     2.081    LogisimTickGenerator_0/CLK
    SLICE_X57Y152        FDRE                                         r  LogisimTickGenerator_0/s_count_reg_reg[21]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X57Y152        FDRE (Hold_fdre_C_D)         0.105     1.936    LogisimTickGenerator_0/s_count_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_GlobalClock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  FPGA_GlobalClock_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   mem_reg_0_255_0_0_i_1/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y145   CLOCKGEN_0/s_derived_clock_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y145   CLOCKGEN_0/s_output_regs_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y145   CLOCKGEN_0/s_output_regs_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y121   single_cycle_riscv_0/FPGADigit_1/u_divider/clk_N_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X51Y137   single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[4]_replica/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X53Y133   single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[8]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X53Y134   single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y121   single_cycle_riscv_0/FPGADigit_1/u_divider/counter_reg[0]/C
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y133   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y133   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y133   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y137   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y137   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y137   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y137   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y126   single_cycle_riscv_0/RAM_1/mem_reg_0_255_15_15/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y126   single_cycle_riscv_0/RAM_1/mem_reg_0_255_15_15/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y132   single_cycle_riscv_0/RAM_1/mem_reg_0_255_17_17/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y130   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y130   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y130   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__17/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y130   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y133   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__19/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y133   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y133   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X42Y133   single_cycle_riscv_0/RAM_1/mem_reg_0_15_0_0__21/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y134   single_cycle_riscv_0/RAM_1/mem_reg_256_511_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y134   single_cycle_riscv_0/RAM_1/mem_reg_256_511_3_3/RAMS64E_B/CLK



