u_bit_field: entity <%= library_name %>.rggen_bit_field_counter
  generic map (
    WIDTH         => <%= width %>,
    INITIAL_VALUE => <%= initial_value %>,
    UP_WIDTH      => <%= up_width %>,
    DOWN_WIDTH    => <%= down_width %>,
    WRAP_AROUND   => <%= wrap_around %>,
    USE_CLEAR     => <%= use_clear_value %>
  )
  port map (
    i_clk             => <%= clock %>,
    i_rst_n           => <%= reset %>,
    i_sw_read_valid   => <%= bit_field_read_valid %>,
    i_sw_write_valid  => <%= bit_field_write_valid %>,
    i_sw_mask         => <%= bit_field_mask %>,
    i_sw_write_data   => <%= bit_field_write_data %>,
    o_sw_read_data    => <%= bit_field_read_data %>,
    o_sw_value        => <%= bit_field_value %>,
    i_clear           => <%= clear_signal %>,
    i_up              => <%= up[loop_variables] %>,
    i_down            => <%= down[loop_variables] %>,
    o_count           => <%= count[loop_variables] %>
  );
