{
  "1":
  {
    "nodes":
    [
      {
        "name":"kernel_aLoader_class.B0"
        , "id":10
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":65
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_28_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_A_extent_1"
                , "id":370
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":371
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"31 (0x1F)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":372
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":373
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":374
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":375
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":391
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":392
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":393
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":394
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":400
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_aLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "403"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":385
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":397
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_aLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "415"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":376
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":377
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":378
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":379
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":380
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":381
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":383
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":396
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_aLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "433"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":387
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":388
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":389
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":390
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":399
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_aLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "424"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":384
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":386
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":398
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_aLoader_class.B2, kernel_aLoader_class.B2, kernel_aLoader_class.B7"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "439"
                  , "446"
                  , "682"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":382
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":395
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_aLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "427"
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":368
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":64
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_aLoader_class.B1"
        , "id":11
        , "start":"9"
        , "end":"17"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 1"
            , "id":67
            , "start":"10"
            , "end":"16"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter19513_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_211_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":412
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":414
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":420
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":404
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":403
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "400"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":405
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":418
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_A_extent_1"
                , "id":406
                , "start":"9"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":407
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":408
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":409
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":410
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":411
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":413
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":415
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "397"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":416
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":401
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"'addr_temp'"
            , "id":68
            , "start":"16"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'addr_temp'"
                , "Max Fanout":"2"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":289
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_aLoader_class.B2"
        , "id":12
        , "start":"17"
        , "end":"26"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 2"
            , "id":75
            , "start":"18"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter19814_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_389_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":464
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":460
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":458
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":456
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":444
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":445
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":454
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'addr_temp'"
                , "id":451
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'addr_temp'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":425
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":424
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "399"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":426
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":449
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":427
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "395"
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":428
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":429
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":430
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":431
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":432
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":436
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":437
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":438
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":292
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":442
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":443
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":435
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":433
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "396"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":434
                , "start":"20"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":439
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "398"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":440
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":441
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":452
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":446
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "398"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":447
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"9"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":422
                , "start":"23"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"408"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_aLoader_class.B4"
        , "id":14
        , "start":"26"
        , "end":"31"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 3"
            , "id":99
            , "start":"27"
            , "end":"31"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond14_i_preheader_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter21915_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_747_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":499
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":470
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":473
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":474
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"14"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":495
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":493
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":491
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":489
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":487
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":485
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":483
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":468
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":469
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":471
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":481
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":472
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":478
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":479
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":466
                , "start":"28"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"696"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_aLoader_class.B7"
        , "id":17
        , "start":"31"
        , "end":"260"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 4"
            , "id":143
            , "start":"32"
            , "end":"103"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body17_i_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter28616_k0_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_1207_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"71"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":657
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":504
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":685
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":694
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":692
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":506
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":671
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"11"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":511
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":508
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":293
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":509
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"32-bit Signed Integer Remainder"
                , "id":517
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Signed Integer Remainder"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":683
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":690
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":688
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":652
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'kk_ii_iii'"
                , "id":650
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'kk_ii_iii'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":656
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":658
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":659
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":651
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":653
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":670
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":294
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":510
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":669
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":304
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"/"
                , "id":512
                , "start":"34"
                , "end":"65"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Signed Integer Divide"
                    , "Max Fanout":"698"
                    , "Start Cycle":"3"
                    , "Latency":"31"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":513
                , "start":"34"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Max Fanout":"3"
                    , "Start Cycle":"3"
                    , "Latency":"65"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":648
                , "start":"99"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"68"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":649
                , "start":"99"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"68"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":296
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":503
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":505
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":507
                , "start":"100"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"69"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":295
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_A_extent_1"
                , "id":654
                , "start":"31"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":655
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":665
                , "start":"100"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"69"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":660
                , "start":"31"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":661
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":662
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":297
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":666
                , "start":"100"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"69"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":298
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":667
                , "start":"100"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"69"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":298
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":668
                , "start":"100"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"69"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":298
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_A_serializer_mem_channel"
                , "id":663
                , "start":"31"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_serializer_mem_channel'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"69"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":664
                , "start":"100"
                , "end":"100"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"6"
                    , "Start Cycle":"69"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":682
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_aLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "398"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":291
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":687
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":289
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":501
                , "start":"100"
                , "end":"103"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"69"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"576"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":146
            , "start":"103"
            , "end":"260"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"128 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"4"
                , "Start Cycle":"72"
                , "Latency":"157"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":298
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":145
            , "start":"103"
            , "end":"104"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"4"
                , "Start Cycle":"72"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":147
            , "start":"260"
            , "end":"260"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"229"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":298
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":148
            , "start":"260"
            , "end":"260"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"229"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":299
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":149
            , "start":"260"
            , "end":"260"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"229"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":300
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":150
            , "start":"260"
            , "end":"260"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"229"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":301
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":144
            , "start":"260"
            , "end":"260"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"229"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":295
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"WR"
            , "id":151
            , "start":"260"
            , "end":"260"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::aLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"229"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_aLoader_class.B6"
        , "id":16
        , "start":"260"
        , "end":"260"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_aLoader_class.B5"
        , "id":15
        , "start":"260"
        , "end":"260"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_aLoader_class.B3"
        , "id":13
        , "start":"260"
        , "end":"261"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_aLoader_class.B8"
        , "id":18
        , "start":"261"
        , "end":"262"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":10
        , "to":11
      }
      , {
        "from":370
        , "to":371
      }
      , {
        "from":371
        , "to":372
      }
      , {
        "from":371
        , "to":374
      }
      , {
        "from":372
        , "to":373
      }
      , {
        "from":373
        , "to":374
      }
      , {
        "from":374
        , "to":385
      }
      , {
        "from":374
        , "to":375
      }
      , {
        "from":375
        , "to":392
      }
      , {
        "from":375
        , "to":391
      }
      , {
        "from":391
        , "to":392
      }
      , {
        "from":392
        , "to":393
      }
      , {
        "from":393
        , "to":394
      }
      , {
        "from":394
        , "to":400
      }
      , {
        "from":385
        , "to":397
      }
      , {
        "from":385
        , "to":386
      }
      , {
        "from":376
        , "to":377
      }
      , {
        "from":377
        , "to":378
      }
      , {
        "from":377
        , "to":380
      }
      , {
        "from":378
        , "to":379
      }
      , {
        "from":379
        , "to":380
      }
      , {
        "from":380
        , "to":384
      }
      , {
        "from":380
        , "to":381
      }
      , {
        "from":381
        , "to":388
      }
      , {
        "from":381
        , "to":387
      }
      , {
        "from":381
        , "to":383
      }
      , {
        "from":383
        , "to":396
      }
      , {
        "from":387
        , "to":388
      }
      , {
        "from":388
        , "to":389
      }
      , {
        "from":389
        , "to":390
      }
      , {
        "from":390
        , "to":399
      }
      , {
        "from":384
        , "to":386
      }
      , {
        "from":386
        , "to":398
      }
      , {
        "from":382
        , "to":395
      }
      , {
        "from":11
        , "to":12
      }
      , {
        "from":67
        , "to":68
      }
      , {
        "from":412
        , "to":420
      }
      , {
        "from":412
        , "to":413
      }
      , {
        "from":412
        , "to":414
      }
      , {
        "from":414
        , "to":401
      }
      , {
        "from":404
        , "to":405
      }
      , {
        "from":403
        , "to":405
      }
      , {
        "from":405
        , "to":418
      }
      , {
        "from":405
        , "to":416
      }
      , {
        "from":406
        , "to":407
      }
      , {
        "from":407
        , "to":408
      }
      , {
        "from":407
        , "to":410
      }
      , {
        "from":408
        , "to":409
      }
      , {
        "from":409
        , "to":410
      }
      , {
        "from":410
        , "to":411
      }
      , {
        "from":411
        , "to":413
      }
      , {
        "from":413
        , "to":401
      }
      , {
        "from":415
        , "to":416
      }
      , {
        "from":416
        , "to":401
      }
      , {
        "from":12
        , "to":14
      }
      , {
        "from":464
        , "to":422
      }
      , {
        "from":460
        , "to":422
      }
      , {
        "from":458
        , "to":422
      }
      , {
        "from":456
        , "to":422
      }
      , {
        "from":444
        , "to":454
      }
      , {
        "from":444
        , "to":445
      }
      , {
        "from":445
        , "to":422
      }
      , {
        "from":451
        , "to":452
      }
      , {
        "from":451
        , "to":422
      }
      , {
        "from":425
        , "to":426
      }
      , {
        "from":424
        , "to":426
      }
      , {
        "from":426
        , "to":449
      }
      , {
        "from":426
        , "to":447
      }
      , {
        "from":427
        , "to":428
      }
      , {
        "from":428
        , "to":429
      }
      , {
        "from":428
        , "to":431
      }
      , {
        "from":429
        , "to":430
      }
      , {
        "from":430
        , "to":431
      }
      , {
        "from":431
        , "to":435
      }
      , {
        "from":431
        , "to":432
      }
      , {
        "from":432
        , "to":437
      }
      , {
        "from":432
        , "to":436
      }
      , {
        "from":432
        , "to":434
      }
      , {
        "from":432
        , "to":422
      }
      , {
        "from":436
        , "to":437
      }
      , {
        "from":437
        , "to":442
      }
      , {
        "from":437
        , "to":438
      }
      , {
        "from":438
        , "to":441
      }
      , {
        "from":442
        , "to":443
      }
      , {
        "from":443
        , "to":422
      }
      , {
        "from":435
        , "to":440
      }
      , {
        "from":433
        , "to":434
      }
      , {
        "from":434
        , "to":422
      }
      , {
        "from":439
        , "to":440
      }
      , {
        "from":440
        , "to":441
      }
      , {
        "from":440
        , "to":422
      }
      , {
        "from":441
        , "to":452
      }
      , {
        "from":452
        , "to":422
      }
      , {
        "from":446
        , "to":447
      }
      , {
        "from":447
        , "to":422
      }
      , {
        "from":14
        , "to":17
      }
      , {
        "from":499
        , "to":466
      }
      , {
        "from":470
        , "to":471
      }
      , {
        "from":470
        , "to":466
      }
      , {
        "from":473
        , "to":474
      }
      , {
        "from":473
        , "to":466
      }
      , {
        "from":474
        , "to":466
      }
      , {
        "from":495
        , "to":466
      }
      , {
        "from":493
        , "to":466
      }
      , {
        "from":491
        , "to":466
      }
      , {
        "from":489
        , "to":466
      }
      , {
        "from":487
        , "to":466
      }
      , {
        "from":485
        , "to":466
      }
      , {
        "from":483
        , "to":466
      }
      , {
        "from":468
        , "to":472
      }
      , {
        "from":468
        , "to":481
      }
      , {
        "from":468
        , "to":469
      }
      , {
        "from":469
        , "to":471
      }
      , {
        "from":471
        , "to":466
      }
      , {
        "from":472
        , "to":466
      }
      , {
        "from":478
        , "to":479
      }
      , {
        "from":478
        , "to":466
      }
      , {
        "from":17
        , "to":16
      }
      , {
        "from":143
        , "to":144
      }
      , {
        "from":143
        , "to":145
      }
      , {
        "from":143
        , "to":146
      }
      , {
        "from":657
        , "to":658
      }
      , {
        "from":504
        , "to":505
      }
      , {
        "from":685
        , "to":687
      }
      , {
        "from":694
        , "to":501
      }
      , {
        "from":506
        , "to":671
      }
      , {
        "from":506
        , "to":667
      }
      , {
        "from":506
        , "to":507
      }
      , {
        "from":671
        , "to":501
      }
      , {
        "from":511
        , "to":512
      }
      , {
        "from":508
        , "to":509
      }
      , {
        "from":509
        , "to":517
      }
      , {
        "from":509
        , "to":513
      }
      , {
        "from":683
        , "to":687
      }
      , {
        "from":690
        , "to":501
      }
      , {
        "from":688
        , "to":501
      }
      , {
        "from":652
        , "to":653
      }
      , {
        "from":650
        , "to":670
      }
      , {
        "from":650
        , "to":651
      }
      , {
        "from":650
        , "to":656
      }
      , {
        "from":656
        , "to":658
      }
      , {
        "from":658
        , "to":659
      }
      , {
        "from":659
        , "to":661
      }
      , {
        "from":651
        , "to":653
      }
      , {
        "from":653
        , "to":655
      }
      , {
        "from":510
        , "to":512
      }
      , {
        "from":510
        , "to":669
      }
      , {
        "from":512
        , "to":513
      }
      , {
        "from":513
        , "to":648
      }
      , {
        "from":648
        , "to":649
      }
      , {
        "from":649
        , "to":664
      }
      , {
        "from":503
        , "to":662
      }
      , {
        "from":503
        , "to":505
      }
      , {
        "from":505
        , "to":507
      }
      , {
        "from":505
        , "to":665
      }
      , {
        "from":507
        , "to":501
      }
      , {
        "from":654
        , "to":655
      }
      , {
        "from":655
        , "to":665
      }
      , {
        "from":655
        , "to":501
      }
      , {
        "from":665
        , "to":666
      }
      , {
        "from":660
        , "to":661
      }
      , {
        "from":661
        , "to":662
      }
      , {
        "from":662
        , "to":666
      }
      , {
        "from":662
        , "to":501
      }
      , {
        "from":666
        , "to":667
      }
      , {
        "from":667
        , "to":668
      }
      , {
        "from":668
        , "to":501
      }
      , {
        "from":663
        , "to":664
      }
      , {
        "from":664
        , "to":501
      }
      , {
        "from":682
        , "to":687
      }
      , {
        "from":687
        , "to":501
      }
      , {
        "from":146
        , "to":147
      }
      , {
        "from":146
        , "to":148
      }
      , {
        "from":146
        , "to":149
      }
      , {
        "from":146
        , "to":150
      }
      , {
        "from":145
        , "to":150
      }
      , {
        "from":145
        , "to":149
      }
      , {
        "from":145
        , "to":148
      }
      , {
        "from":145
        , "to":147
      }
      , {
        "from":147
        , "to":151
      }
      , {
        "from":148
        , "to":151
      }
      , {
        "from":149
        , "to":151
      }
      , {
        "from":150
        , "to":151
      }
      , {
        "from":144
        , "to":151
      }
      , {
        "from":16
        , "to":14
      }
      , {
        "from":16
        , "to":15
      }
      , {
        "from":15
        , "to":12
      }
      , {
        "from":15
        , "to":13
      }
      , {
        "from":13
        , "to":11
      }
      , {
        "from":13
        , "to":18
      }
    ]
  }
  , "2":
  {
    "nodes":
    [
      {
        "name":"kernel_aFeeder_class.B0"
        , "id":19
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":153
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":323
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_aFeeder_class.B1"
        , "id":20
        , "start":"2"
        , "end":"25"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"RD"
            , "id":157
            , "start":"6"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::aLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 5"
            , "id":156
            , "start":"3"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k1_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter1_k1_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_5045_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"3"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":698
                , "start":"3"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 6"
            , "id":158
            , "start":"6"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k1_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c1_enter_k1_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_5045_5gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"4"
                , "Cluster Latency":"19"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"reg"
                , "id":708
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":709
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":743
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":744
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":777
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":778
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":811
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":812
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":706
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":707
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":741
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":742
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":775
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":776
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":809
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":810
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":704
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":705
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":739
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":740
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":773
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":774
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":807
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":808
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":702
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":703
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":737
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":738
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":771
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":772
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":805
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":806
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_time_stamp_shreg,aFeeder_cycle'"
                , "id":710
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_time_stamp_shreg,aFeeder_cycle'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":321
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":711
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":712
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":319
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":713
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":714
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":715
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":716
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":722
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":717
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":718
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":723
                , "start":"10"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"8"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":719
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":720
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":721
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":350
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":724
                , "start":"12"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":745
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":746
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":319
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":747
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":748
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":749
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":750
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":756
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":751
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":752
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":757
                , "start":"11"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":753
                , "start":"11"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"9"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":754
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":755
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":350
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":758
                , "start":"14"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":779
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":780
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":319
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":781
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":782
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":783
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":784
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":790
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":785
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":786
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":791
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":787
                , "start":"13"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"11"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":788
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":789
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":350
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":792
                , "start":"16"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":813
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":814
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"5"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":319
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":815
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":816
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":347
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":817
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":818
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":824
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":819
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":820
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":825
                , "start":"15"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":821
                , "start":"15"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"12"
                    , "Start Cycle":"13"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":822
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":348
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":823
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":350
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":826
                , "start":"18"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":839
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":357
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":725
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":726
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":728
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":729
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":731
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":732
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":734
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":735
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":759
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":760
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":762
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":763
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":765
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":766
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":768
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":769
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":793
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":317
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":794
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":796
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":317
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":797
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":799
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":317
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":800
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":802
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":317
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":803
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":827
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":828
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":830
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":831
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":833
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":834
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'aFeeder_channel_array'"
                , "id":836
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'aFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":837
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":351
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":700
                , "start":"22"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"528"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":159
            , "start":"25"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::aFeeder_channel_pipe, fpga_tools::Tuple<sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"23"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":19
        , "to":20
      }
      , {
        "from":157
        , "to":158
      }
      , {
        "from":156
        , "to":158
      }
      , {
        "from":158
        , "to":159
      }
      , {
        "from":708
        , "to":709
      }
      , {
        "from":709
        , "to":743
      }
      , {
        "from":709
        , "to":720
      }
      , {
        "from":743
        , "to":744
      }
      , {
        "from":744
        , "to":777
      }
      , {
        "from":744
        , "to":754
      }
      , {
        "from":777
        , "to":778
      }
      , {
        "from":778
        , "to":811
      }
      , {
        "from":778
        , "to":788
      }
      , {
        "from":811
        , "to":812
      }
      , {
        "from":812
        , "to":822
      }
      , {
        "from":706
        , "to":707
      }
      , {
        "from":707
        , "to":741
      }
      , {
        "from":707
        , "to":720
      }
      , {
        "from":741
        , "to":742
      }
      , {
        "from":742
        , "to":775
      }
      , {
        "from":742
        , "to":754
      }
      , {
        "from":775
        , "to":776
      }
      , {
        "from":776
        , "to":809
      }
      , {
        "from":776
        , "to":788
      }
      , {
        "from":809
        , "to":810
      }
      , {
        "from":810
        , "to":822
      }
      , {
        "from":704
        , "to":705
      }
      , {
        "from":705
        , "to":739
      }
      , {
        "from":705
        , "to":720
      }
      , {
        "from":739
        , "to":740
      }
      , {
        "from":740
        , "to":773
      }
      , {
        "from":740
        , "to":754
      }
      , {
        "from":773
        , "to":774
      }
      , {
        "from":774
        , "to":807
      }
      , {
        "from":774
        , "to":788
      }
      , {
        "from":807
        , "to":808
      }
      , {
        "from":808
        , "to":822
      }
      , {
        "from":702
        , "to":703
      }
      , {
        "from":703
        , "to":737
      }
      , {
        "from":703
        , "to":720
      }
      , {
        "from":737
        , "to":738
      }
      , {
        "from":738
        , "to":771
      }
      , {
        "from":738
        , "to":754
      }
      , {
        "from":771
        , "to":772
      }
      , {
        "from":772
        , "to":805
      }
      , {
        "from":772
        , "to":788
      }
      , {
        "from":805
        , "to":806
      }
      , {
        "from":806
        , "to":822
      }
      , {
        "from":710
        , "to":839
      }
      , {
        "from":710
        , "to":711
      }
      , {
        "from":711
        , "to":712
      }
      , {
        "from":712
        , "to":745
      }
      , {
        "from":712
        , "to":721
      }
      , {
        "from":712
        , "to":718
      }
      , {
        "from":712
        , "to":717
      }
      , {
        "from":712
        , "to":715
      }
      , {
        "from":712
        , "to":713
      }
      , {
        "from":713
        , "to":714
      }
      , {
        "from":714
        , "to":720
      }
      , {
        "from":715
        , "to":716
      }
      , {
        "from":716
        , "to":722
      }
      , {
        "from":716
        , "to":719
      }
      , {
        "from":722
        , "to":723
      }
      , {
        "from":717
        , "to":719
      }
      , {
        "from":717
        , "to":723
      }
      , {
        "from":718
        , "to":719
      }
      , {
        "from":718
        , "to":723
      }
      , {
        "from":723
        , "to":724
      }
      , {
        "from":719
        , "to":720
      }
      , {
        "from":721
        , "to":724
      }
      , {
        "from":721
        , "to":735
      }
      , {
        "from":721
        , "to":732
      }
      , {
        "from":721
        , "to":729
      }
      , {
        "from":721
        , "to":726
      }
      , {
        "from":724
        , "to":726
      }
      , {
        "from":724
        , "to":729
      }
      , {
        "from":724
        , "to":732
      }
      , {
        "from":724
        , "to":735
      }
      , {
        "from":745
        , "to":746
      }
      , {
        "from":746
        , "to":779
      }
      , {
        "from":746
        , "to":755
      }
      , {
        "from":746
        , "to":752
      }
      , {
        "from":746
        , "to":751
      }
      , {
        "from":746
        , "to":749
      }
      , {
        "from":746
        , "to":747
      }
      , {
        "from":747
        , "to":748
      }
      , {
        "from":748
        , "to":754
      }
      , {
        "from":749
        , "to":750
      }
      , {
        "from":750
        , "to":756
      }
      , {
        "from":750
        , "to":753
      }
      , {
        "from":756
        , "to":757
      }
      , {
        "from":751
        , "to":753
      }
      , {
        "from":751
        , "to":757
      }
      , {
        "from":752
        , "to":753
      }
      , {
        "from":752
        , "to":757
      }
      , {
        "from":757
        , "to":758
      }
      , {
        "from":753
        , "to":754
      }
      , {
        "from":755
        , "to":758
      }
      , {
        "from":755
        , "to":769
      }
      , {
        "from":755
        , "to":766
      }
      , {
        "from":755
        , "to":763
      }
      , {
        "from":755
        , "to":760
      }
      , {
        "from":758
        , "to":760
      }
      , {
        "from":758
        , "to":763
      }
      , {
        "from":758
        , "to":766
      }
      , {
        "from":758
        , "to":769
      }
      , {
        "from":779
        , "to":780
      }
      , {
        "from":780
        , "to":813
      }
      , {
        "from":780
        , "to":789
      }
      , {
        "from":780
        , "to":786
      }
      , {
        "from":780
        , "to":785
      }
      , {
        "from":780
        , "to":783
      }
      , {
        "from":780
        , "to":781
      }
      , {
        "from":781
        , "to":782
      }
      , {
        "from":782
        , "to":788
      }
      , {
        "from":783
        , "to":784
      }
      , {
        "from":784
        , "to":790
      }
      , {
        "from":784
        , "to":787
      }
      , {
        "from":790
        , "to":791
      }
      , {
        "from":785
        , "to":787
      }
      , {
        "from":785
        , "to":791
      }
      , {
        "from":786
        , "to":787
      }
      , {
        "from":786
        , "to":791
      }
      , {
        "from":791
        , "to":792
      }
      , {
        "from":787
        , "to":788
      }
      , {
        "from":789
        , "to":792
      }
      , {
        "from":789
        , "to":803
      }
      , {
        "from":789
        , "to":800
      }
      , {
        "from":789
        , "to":797
      }
      , {
        "from":789
        , "to":794
      }
      , {
        "from":792
        , "to":794
      }
      , {
        "from":792
        , "to":797
      }
      , {
        "from":792
        , "to":800
      }
      , {
        "from":792
        , "to":803
      }
      , {
        "from":813
        , "to":814
      }
      , {
        "from":814
        , "to":823
      }
      , {
        "from":814
        , "to":820
      }
      , {
        "from":814
        , "to":819
      }
      , {
        "from":814
        , "to":817
      }
      , {
        "from":814
        , "to":815
      }
      , {
        "from":815
        , "to":816
      }
      , {
        "from":816
        , "to":822
      }
      , {
        "from":817
        , "to":818
      }
      , {
        "from":818
        , "to":824
      }
      , {
        "from":818
        , "to":821
      }
      , {
        "from":824
        , "to":825
      }
      , {
        "from":819
        , "to":821
      }
      , {
        "from":819
        , "to":825
      }
      , {
        "from":820
        , "to":821
      }
      , {
        "from":820
        , "to":825
      }
      , {
        "from":825
        , "to":826
      }
      , {
        "from":821
        , "to":822
      }
      , {
        "from":823
        , "to":826
      }
      , {
        "from":823
        , "to":837
      }
      , {
        "from":823
        , "to":834
      }
      , {
        "from":823
        , "to":831
      }
      , {
        "from":823
        , "to":828
      }
      , {
        "from":823
        , "to":700
      }
      , {
        "from":826
        , "to":828
      }
      , {
        "from":826
        , "to":831
      }
      , {
        "from":826
        , "to":834
      }
      , {
        "from":826
        , "to":837
      }
      , {
        "from":725
        , "to":726
      }
      , {
        "from":726
        , "to":700
      }
      , {
        "from":728
        , "to":729
      }
      , {
        "from":729
        , "to":700
      }
      , {
        "from":731
        , "to":732
      }
      , {
        "from":732
        , "to":700
      }
      , {
        "from":734
        , "to":735
      }
      , {
        "from":735
        , "to":700
      }
      , {
        "from":759
        , "to":760
      }
      , {
        "from":760
        , "to":700
      }
      , {
        "from":762
        , "to":763
      }
      , {
        "from":763
        , "to":700
      }
      , {
        "from":765
        , "to":766
      }
      , {
        "from":766
        , "to":700
      }
      , {
        "from":768
        , "to":769
      }
      , {
        "from":769
        , "to":700
      }
      , {
        "from":793
        , "to":794
      }
      , {
        "from":794
        , "to":700
      }
      , {
        "from":796
        , "to":797
      }
      , {
        "from":797
        , "to":700
      }
      , {
        "from":799
        , "to":800
      }
      , {
        "from":800
        , "to":700
      }
      , {
        "from":802
        , "to":803
      }
      , {
        "from":803
        , "to":700
      }
      , {
        "from":827
        , "to":828
      }
      , {
        "from":828
        , "to":700
      }
      , {
        "from":830
        , "to":831
      }
      , {
        "from":831
        , "to":700
      }
      , {
        "from":833
        , "to":834
      }
      , {
        "from":834
        , "to":700
      }
      , {
        "from":836
        , "to":837
      }
      , {
        "from":837
        , "to":700
      }
    ]
  }
  , "3":
  {
    "nodes":
    [
      {
        "name":"kernel_bLoader_class.B0"
        , "id":21
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 7"
            , "id":161
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_7973_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_A_extent_1"
                , "id":843
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":844
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"31 (0x1F)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":845
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":846
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":847
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":848
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":864
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":865
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":866
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":867
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":873
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_bLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "876"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":858
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":870
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_bLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "887"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":849
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":850
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":851
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":852
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":853
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":854
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":856
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":521
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":869
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_bLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "905"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":521
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":860
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":861
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":862
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":863
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":872
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_bLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "896"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":857
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":859
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":871
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_bLoader_class.B2, kernel_bLoader_class.B2, kernel_bLoader_class.B7"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "911"
                  , "919"
                  , "1145"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":855
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":868
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_bLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "899"
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":841
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":160
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_bLoader_class.B1"
        , "id":22
        , "start":"9"
        , "end":"17"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 8"
            , "id":163
            , "start":"10"
            , "end":"16"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter18313_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_8156_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":885
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":892
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":877
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":876
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "873"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":878
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":890
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_A_extent_1"
                , "id":879
                , "start":"9"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":880
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":881
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":882
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":883
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":884
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":886
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":887
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "870"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":888
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":874
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"40"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"'addr_temp'"
            , "id":164
            , "start":"16"
            , "end":"17"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"'addr_temp'"
                , "Max Fanout":"2"
                , "Start Cycle":"7"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":514
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_bLoader_class.B2"
        , "id":23
        , "start":"17"
        , "end":"26"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 9"
            , "id":170
            , "start":"18"
            , "end":"26"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter18614_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_8328_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":935
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":931
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":929
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":916
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":918
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":917
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":927
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'addr_temp'"
                , "id":924
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'addr_temp'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":897
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":896
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "872"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":898
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":922
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":899
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "868"
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":900
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":901
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":902
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":903
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":904
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":908
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":909
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":910
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":517
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":914
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":915
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":907
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":905
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "869"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":521
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":906
                , "start":"20"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":521
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":911
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "871"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":912
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":913
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":925
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":919
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "871"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":920
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"8"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":894
                , "start":"23"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"344"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_bLoader_class.B4"
        , "id":25
        , "start":"26"
        , "end":"31"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 10"
            , "id":192
            , "start":"27"
            , "end":"31"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond14_i_preheader_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter20415_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_8673_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":968
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":964
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":941
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":944
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":945
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"13"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":962
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":521
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":960
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":958
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":956
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":954
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":939
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":940
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":942
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":952
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":518
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":943
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":949
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":950
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":937
                , "start":"28"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"600"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_bLoader_class.B7"
        , "id":28
        , "start":"31"
        , "end":"259"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 11"
            , "id":233
            , "start":"32"
            , "end":"102"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body17_i_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter26416_k2_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_9114_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"70"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1116
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":973
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1148
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1157
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1122
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1155
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":975
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1135
                , "start":"32"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"9"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":978
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":521
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"32-bit Signed Integer Remainder"
                , "id":982
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Signed Integer Remainder"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":521
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1146
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1153
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1151
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'kk_jj_jjj'"
                , "id":1114
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'kk_jj_jjj'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1121
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":1123
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1115
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1117
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":1118
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1134
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":519
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":977
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1133
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":529
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":1113
                , "start":"98"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"67"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":521
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":972
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":974
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":976
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":520
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":1119
                , "start":"31"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1120
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1129
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":1124
                , "start":"31"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1125
                , "start":"34"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1126
                , "start":"34"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1130
                , "start":"35"
                , "end":"35"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":523
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1131
                , "start":"35"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":523
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1132
                , "start":"99"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"68"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":523
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_serializer_mem_channel"
                , "id":1127
                , "start":"31"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_serializer_mem_channel'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"68"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1128
                , "start":"99"
                , "end":"99"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"4"
                    , "Start Cycle":"68"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1145
                , "start":"33"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_bLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "871"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":516
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1150
                , "start":"33"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":514
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":970
                , "start":"99"
                , "end":"102"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"68"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"512"
                    , "Exit FIFO Width":"512"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":236
            , "start":"102"
            , "end":"259"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"128 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"4"
                , "Start Cycle":"71"
                , "Latency":"157"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":523
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":235
            , "start":"102"
            , "end":"103"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Select"
                , "Max Fanout":"4"
                , "Start Cycle":"71"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":237
            , "start":"259"
            , "end":"259"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"228"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":523
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":238
            , "start":"259"
            , "end":"259"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"228"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":524
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":239
            , "start":"259"
            , "end":"259"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"228"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":525
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Select"
            , "id":240
            , "start":"259"
            , "end":"259"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"32-bit Select"
                , "Max Fanout":"1"
                , "Start Cycle":"228"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":526
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Xor"
            , "id":234
            , "start":"259"
            , "end":"259"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"1-bit Xor"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"228"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":520
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"WR"
            , "id":241
            , "start":"259"
            , "end":"259"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::bLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"228"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_bLoader_class.B6"
        , "id":27
        , "start":"259"
        , "end":"259"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_bLoader_class.B5"
        , "id":26
        , "start":"259"
        , "end":"259"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_bLoader_class.B3"
        , "id":24
        , "start":"259"
        , "end":"260"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_bLoader_class.B8"
        , "id":29
        , "start":"260"
        , "end":"261"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":21
        , "to":22
      }
      , {
        "from":843
        , "to":844
      }
      , {
        "from":844
        , "to":845
      }
      , {
        "from":844
        , "to":847
      }
      , {
        "from":845
        , "to":846
      }
      , {
        "from":846
        , "to":847
      }
      , {
        "from":847
        , "to":858
      }
      , {
        "from":847
        , "to":848
      }
      , {
        "from":848
        , "to":865
      }
      , {
        "from":848
        , "to":864
      }
      , {
        "from":864
        , "to":865
      }
      , {
        "from":865
        , "to":866
      }
      , {
        "from":866
        , "to":867
      }
      , {
        "from":867
        , "to":873
      }
      , {
        "from":858
        , "to":870
      }
      , {
        "from":858
        , "to":859
      }
      , {
        "from":849
        , "to":850
      }
      , {
        "from":850
        , "to":851
      }
      , {
        "from":850
        , "to":853
      }
      , {
        "from":851
        , "to":852
      }
      , {
        "from":852
        , "to":853
      }
      , {
        "from":853
        , "to":857
      }
      , {
        "from":853
        , "to":854
      }
      , {
        "from":854
        , "to":861
      }
      , {
        "from":854
        , "to":860
      }
      , {
        "from":854
        , "to":856
      }
      , {
        "from":856
        , "to":869
      }
      , {
        "from":860
        , "to":861
      }
      , {
        "from":861
        , "to":862
      }
      , {
        "from":862
        , "to":863
      }
      , {
        "from":863
        , "to":872
      }
      , {
        "from":857
        , "to":859
      }
      , {
        "from":859
        , "to":871
      }
      , {
        "from":855
        , "to":868
      }
      , {
        "from":22
        , "to":23
      }
      , {
        "from":163
        , "to":164
      }
      , {
        "from":885
        , "to":892
      }
      , {
        "from":885
        , "to":886
      }
      , {
        "from":877
        , "to":878
      }
      , {
        "from":876
        , "to":878
      }
      , {
        "from":878
        , "to":890
      }
      , {
        "from":878
        , "to":888
      }
      , {
        "from":879
        , "to":880
      }
      , {
        "from":880
        , "to":881
      }
      , {
        "from":880
        , "to":883
      }
      , {
        "from":881
        , "to":882
      }
      , {
        "from":882
        , "to":883
      }
      , {
        "from":883
        , "to":884
      }
      , {
        "from":884
        , "to":886
      }
      , {
        "from":886
        , "to":874
      }
      , {
        "from":887
        , "to":888
      }
      , {
        "from":888
        , "to":874
      }
      , {
        "from":23
        , "to":25
      }
      , {
        "from":935
        , "to":894
      }
      , {
        "from":931
        , "to":894
      }
      , {
        "from":929
        , "to":894
      }
      , {
        "from":916
        , "to":927
      }
      , {
        "from":916
        , "to":917
      }
      , {
        "from":916
        , "to":918
      }
      , {
        "from":918
        , "to":894
      }
      , {
        "from":917
        , "to":894
      }
      , {
        "from":924
        , "to":925
      }
      , {
        "from":924
        , "to":894
      }
      , {
        "from":897
        , "to":898
      }
      , {
        "from":896
        , "to":898
      }
      , {
        "from":898
        , "to":922
      }
      , {
        "from":898
        , "to":920
      }
      , {
        "from":899
        , "to":900
      }
      , {
        "from":900
        , "to":901
      }
      , {
        "from":900
        , "to":903
      }
      , {
        "from":901
        , "to":902
      }
      , {
        "from":902
        , "to":903
      }
      , {
        "from":903
        , "to":907
      }
      , {
        "from":903
        , "to":904
      }
      , {
        "from":904
        , "to":909
      }
      , {
        "from":904
        , "to":908
      }
      , {
        "from":904
        , "to":906
      }
      , {
        "from":908
        , "to":909
      }
      , {
        "from":909
        , "to":914
      }
      , {
        "from":909
        , "to":910
      }
      , {
        "from":910
        , "to":913
      }
      , {
        "from":914
        , "to":915
      }
      , {
        "from":915
        , "to":894
      }
      , {
        "from":907
        , "to":912
      }
      , {
        "from":905
        , "to":906
      }
      , {
        "from":906
        , "to":894
      }
      , {
        "from":911
        , "to":912
      }
      , {
        "from":912
        , "to":913
      }
      , {
        "from":912
        , "to":894
      }
      , {
        "from":913
        , "to":925
      }
      , {
        "from":925
        , "to":894
      }
      , {
        "from":919
        , "to":920
      }
      , {
        "from":920
        , "to":894
      }
      , {
        "from":25
        , "to":28
      }
      , {
        "from":968
        , "to":937
      }
      , {
        "from":964
        , "to":937
      }
      , {
        "from":941
        , "to":942
      }
      , {
        "from":941
        , "to":937
      }
      , {
        "from":944
        , "to":945
      }
      , {
        "from":944
        , "to":937
      }
      , {
        "from":945
        , "to":937
      }
      , {
        "from":962
        , "to":937
      }
      , {
        "from":960
        , "to":937
      }
      , {
        "from":958
        , "to":937
      }
      , {
        "from":956
        , "to":937
      }
      , {
        "from":954
        , "to":937
      }
      , {
        "from":939
        , "to":943
      }
      , {
        "from":939
        , "to":952
      }
      , {
        "from":939
        , "to":940
      }
      , {
        "from":940
        , "to":942
      }
      , {
        "from":942
        , "to":937
      }
      , {
        "from":943
        , "to":937
      }
      , {
        "from":949
        , "to":950
      }
      , {
        "from":949
        , "to":937
      }
      , {
        "from":28
        , "to":27
      }
      , {
        "from":233
        , "to":234
      }
      , {
        "from":233
        , "to":235
      }
      , {
        "from":233
        , "to":236
      }
      , {
        "from":1116
        , "to":1117
      }
      , {
        "from":973
        , "to":974
      }
      , {
        "from":1148
        , "to":1150
      }
      , {
        "from":1157
        , "to":970
      }
      , {
        "from":1122
        , "to":1123
      }
      , {
        "from":975
        , "to":1135
      }
      , {
        "from":975
        , "to":1131
      }
      , {
        "from":975
        , "to":976
      }
      , {
        "from":1135
        , "to":970
      }
      , {
        "from":978
        , "to":982
      }
      , {
        "from":1146
        , "to":1150
      }
      , {
        "from":1153
        , "to":970
      }
      , {
        "from":1151
        , "to":970
      }
      , {
        "from":1114
        , "to":1134
      }
      , {
        "from":1114
        , "to":1115
      }
      , {
        "from":1114
        , "to":1121
      }
      , {
        "from":1121
        , "to":1123
      }
      , {
        "from":1123
        , "to":1125
      }
      , {
        "from":1115
        , "to":1117
      }
      , {
        "from":1117
        , "to":1118
      }
      , {
        "from":1118
        , "to":1120
      }
      , {
        "from":977
        , "to":1133
      }
      , {
        "from":1113
        , "to":1128
      }
      , {
        "from":972
        , "to":1126
      }
      , {
        "from":972
        , "to":974
      }
      , {
        "from":974
        , "to":976
      }
      , {
        "from":974
        , "to":1129
      }
      , {
        "from":976
        , "to":970
      }
      , {
        "from":1119
        , "to":1120
      }
      , {
        "from":1120
        , "to":1129
      }
      , {
        "from":1120
        , "to":970
      }
      , {
        "from":1129
        , "to":1130
      }
      , {
        "from":1124
        , "to":1125
      }
      , {
        "from":1125
        , "to":1126
      }
      , {
        "from":1126
        , "to":1130
      }
      , {
        "from":1126
        , "to":970
      }
      , {
        "from":1130
        , "to":1131
      }
      , {
        "from":1131
        , "to":1132
      }
      , {
        "from":1132
        , "to":970
      }
      , {
        "from":1127
        , "to":1128
      }
      , {
        "from":1128
        , "to":970
      }
      , {
        "from":1145
        , "to":1150
      }
      , {
        "from":1150
        , "to":970
      }
      , {
        "from":236
        , "to":237
      }
      , {
        "from":236
        , "to":238
      }
      , {
        "from":236
        , "to":239
      }
      , {
        "from":236
        , "to":240
      }
      , {
        "from":235
        , "to":240
      }
      , {
        "from":235
        , "to":239
      }
      , {
        "from":235
        , "to":238
      }
      , {
        "from":235
        , "to":237
      }
      , {
        "from":237
        , "to":241
      }
      , {
        "from":238
        , "to":241
      }
      , {
        "from":239
        , "to":241
      }
      , {
        "from":240
        , "to":241
      }
      , {
        "from":234
        , "to":241
      }
      , {
        "from":27
        , "to":25
      }
      , {
        "from":27
        , "to":26
      }
      , {
        "from":26
        , "to":23
      }
      , {
        "from":26
        , "to":24
      }
      , {
        "from":24
        , "to":22
      }
      , {
        "from":24
        , "to":29
      }
    ]
  }
  , "4":
  {
    "nodes":
    [
      {
        "name":"kernel_bFeeder_class.B0"
        , "id":30
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":243
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":548
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_bFeeder_class.B1"
        , "id":31
        , "start":"2"
        , "end":"25"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"RD"
            , "id":247
            , "start":"6"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::bLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 12"
            , "id":246
            , "start":"3"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k3_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter1_k3_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_12746_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"3"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":1161
                , "start":"3"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 13"
            , "id":248
            , "start":"6"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k3_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c1_enter_k3_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_12746_5gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"4"
                , "Cluster Latency":"19"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"reg"
                , "id":1171
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1172
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1206
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1207
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1240
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1241
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1274
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1275
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1169
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1170
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1204
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1205
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1238
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1239
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1272
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1273
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1167
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1168
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1202
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1203
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1236
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1237
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1270
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1271
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1165
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1166
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1200
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1201
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1234
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1235
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1268
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1269
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":789
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_time_stamp_shreg,bFeeder_cycle'"
                , "id":1173
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_time_stamp_shreg,bFeeder_cycle'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":546
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1174
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1175
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":544
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1176
                , "start":"9"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1177
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1178
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1179
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1185
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1180
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1186
                , "start":"10"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"8"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1181
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1182
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1183
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1184
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1187
                , "start":"12"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1208
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1209
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":544
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1210
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1211
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1212
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1213
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1219
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1214
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1220
                , "start":"11"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1215
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1216
                , "start":"11"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"9"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1217
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1218
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1221
                , "start":"14"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1242
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1243
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"6"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":544
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1244
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1245
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1246
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1247
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1253
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1248
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1254
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"11"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1249
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1250
                , "start":"13"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"11"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1251
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1252
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1255
                , "start":"16"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1276
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1277
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"5"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":544
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1278
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1279
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":572
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1280
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1281
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1287
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1282
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1288
                , "start":"15"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"13"
                    , "Latency":"3"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1283
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":1284
                , "start":"15"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"16"
                    , "Start Cycle":"13"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":1285
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":573
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1286
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":575
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":1289
                , "start":"18"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"128 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1302
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":582
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1188
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1189
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1191
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1192
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1194
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1195
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1197
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1198
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1222
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1223
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1225
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1226
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1228
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1229
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1231
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1232
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1256
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":542
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1257
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1259
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":542
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1260
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1262
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":542
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1263
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1265
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":542
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1266
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1290
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1291
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1293
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1294
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1296
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1297
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'bFeeder_channel_array'"
                , "id":1299
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'bFeeder_channel_array'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1300
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":576
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1163
                , "start":"22"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"528"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":249
            , "start":"25"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::bFeeder_channel_pipe, fpga_tools::Tuple<sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"23"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":30
        , "to":31
      }
      , {
        "from":247
        , "to":248
      }
      , {
        "from":246
        , "to":248
      }
      , {
        "from":248
        , "to":249
      }
      , {
        "from":1171
        , "to":1172
      }
      , {
        "from":1172
        , "to":1206
      }
      , {
        "from":1172
        , "to":1183
      }
      , {
        "from":1206
        , "to":1207
      }
      , {
        "from":1207
        , "to":1240
      }
      , {
        "from":1207
        , "to":1217
      }
      , {
        "from":1240
        , "to":1241
      }
      , {
        "from":1241
        , "to":1274
      }
      , {
        "from":1241
        , "to":1251
      }
      , {
        "from":1274
        , "to":1275
      }
      , {
        "from":1275
        , "to":1285
      }
      , {
        "from":1169
        , "to":1170
      }
      , {
        "from":1170
        , "to":1204
      }
      , {
        "from":1170
        , "to":1183
      }
      , {
        "from":1204
        , "to":1205
      }
      , {
        "from":1205
        , "to":1238
      }
      , {
        "from":1205
        , "to":1217
      }
      , {
        "from":1238
        , "to":1239
      }
      , {
        "from":1239
        , "to":1272
      }
      , {
        "from":1239
        , "to":1251
      }
      , {
        "from":1272
        , "to":1273
      }
      , {
        "from":1273
        , "to":1285
      }
      , {
        "from":1167
        , "to":1168
      }
      , {
        "from":1168
        , "to":1202
      }
      , {
        "from":1168
        , "to":1183
      }
      , {
        "from":1202
        , "to":1203
      }
      , {
        "from":1203
        , "to":1236
      }
      , {
        "from":1203
        , "to":1217
      }
      , {
        "from":1236
        , "to":1237
      }
      , {
        "from":1237
        , "to":1270
      }
      , {
        "from":1237
        , "to":1251
      }
      , {
        "from":1270
        , "to":1271
      }
      , {
        "from":1271
        , "to":1285
      }
      , {
        "from":1165
        , "to":1166
      }
      , {
        "from":1166
        , "to":1200
      }
      , {
        "from":1166
        , "to":1183
      }
      , {
        "from":1200
        , "to":1201
      }
      , {
        "from":1201
        , "to":1234
      }
      , {
        "from":1201
        , "to":1217
      }
      , {
        "from":1234
        , "to":1235
      }
      , {
        "from":1235
        , "to":1268
      }
      , {
        "from":1235
        , "to":1251
      }
      , {
        "from":1268
        , "to":1269
      }
      , {
        "from":1269
        , "to":1285
      }
      , {
        "from":1173
        , "to":1302
      }
      , {
        "from":1173
        , "to":1174
      }
      , {
        "from":1174
        , "to":1175
      }
      , {
        "from":1175
        , "to":1208
      }
      , {
        "from":1175
        , "to":1184
      }
      , {
        "from":1175
        , "to":1181
      }
      , {
        "from":1175
        , "to":1180
      }
      , {
        "from":1175
        , "to":1178
      }
      , {
        "from":1175
        , "to":1176
      }
      , {
        "from":1176
        , "to":1177
      }
      , {
        "from":1176
        , "to":1186
      }
      , {
        "from":1177
        , "to":1183
      }
      , {
        "from":1178
        , "to":1179
      }
      , {
        "from":1179
        , "to":1185
      }
      , {
        "from":1179
        , "to":1182
      }
      , {
        "from":1185
        , "to":1186
      }
      , {
        "from":1180
        , "to":1182
      }
      , {
        "from":1180
        , "to":1186
      }
      , {
        "from":1186
        , "to":1187
      }
      , {
        "from":1181
        , "to":1182
      }
      , {
        "from":1182
        , "to":1183
      }
      , {
        "from":1184
        , "to":1187
      }
      , {
        "from":1184
        , "to":1198
      }
      , {
        "from":1184
        , "to":1195
      }
      , {
        "from":1184
        , "to":1192
      }
      , {
        "from":1184
        , "to":1189
      }
      , {
        "from":1187
        , "to":1189
      }
      , {
        "from":1187
        , "to":1192
      }
      , {
        "from":1187
        , "to":1195
      }
      , {
        "from":1187
        , "to":1198
      }
      , {
        "from":1208
        , "to":1209
      }
      , {
        "from":1209
        , "to":1242
      }
      , {
        "from":1209
        , "to":1218
      }
      , {
        "from":1209
        , "to":1215
      }
      , {
        "from":1209
        , "to":1214
      }
      , {
        "from":1209
        , "to":1212
      }
      , {
        "from":1209
        , "to":1210
      }
      , {
        "from":1210
        , "to":1211
      }
      , {
        "from":1210
        , "to":1220
      }
      , {
        "from":1211
        , "to":1217
      }
      , {
        "from":1212
        , "to":1213
      }
      , {
        "from":1213
        , "to":1219
      }
      , {
        "from":1213
        , "to":1216
      }
      , {
        "from":1219
        , "to":1220
      }
      , {
        "from":1214
        , "to":1216
      }
      , {
        "from":1214
        , "to":1220
      }
      , {
        "from":1220
        , "to":1221
      }
      , {
        "from":1215
        , "to":1216
      }
      , {
        "from":1216
        , "to":1217
      }
      , {
        "from":1218
        , "to":1221
      }
      , {
        "from":1218
        , "to":1232
      }
      , {
        "from":1218
        , "to":1229
      }
      , {
        "from":1218
        , "to":1226
      }
      , {
        "from":1218
        , "to":1223
      }
      , {
        "from":1221
        , "to":1223
      }
      , {
        "from":1221
        , "to":1226
      }
      , {
        "from":1221
        , "to":1229
      }
      , {
        "from":1221
        , "to":1232
      }
      , {
        "from":1242
        , "to":1243
      }
      , {
        "from":1243
        , "to":1276
      }
      , {
        "from":1243
        , "to":1252
      }
      , {
        "from":1243
        , "to":1249
      }
      , {
        "from":1243
        , "to":1248
      }
      , {
        "from":1243
        , "to":1246
      }
      , {
        "from":1243
        , "to":1244
      }
      , {
        "from":1244
        , "to":1245
      }
      , {
        "from":1244
        , "to":1254
      }
      , {
        "from":1245
        , "to":1251
      }
      , {
        "from":1246
        , "to":1247
      }
      , {
        "from":1247
        , "to":1253
      }
      , {
        "from":1247
        , "to":1250
      }
      , {
        "from":1253
        , "to":1254
      }
      , {
        "from":1248
        , "to":1250
      }
      , {
        "from":1248
        , "to":1254
      }
      , {
        "from":1254
        , "to":1255
      }
      , {
        "from":1249
        , "to":1250
      }
      , {
        "from":1250
        , "to":1251
      }
      , {
        "from":1252
        , "to":1255
      }
      , {
        "from":1252
        , "to":1266
      }
      , {
        "from":1252
        , "to":1263
      }
      , {
        "from":1252
        , "to":1260
      }
      , {
        "from":1252
        , "to":1257
      }
      , {
        "from":1255
        , "to":1257
      }
      , {
        "from":1255
        , "to":1260
      }
      , {
        "from":1255
        , "to":1263
      }
      , {
        "from":1255
        , "to":1266
      }
      , {
        "from":1276
        , "to":1277
      }
      , {
        "from":1277
        , "to":1286
      }
      , {
        "from":1277
        , "to":1283
      }
      , {
        "from":1277
        , "to":1282
      }
      , {
        "from":1277
        , "to":1280
      }
      , {
        "from":1277
        , "to":1278
      }
      , {
        "from":1278
        , "to":1279
      }
      , {
        "from":1278
        , "to":1288
      }
      , {
        "from":1279
        , "to":1285
      }
      , {
        "from":1280
        , "to":1281
      }
      , {
        "from":1281
        , "to":1287
      }
      , {
        "from":1281
        , "to":1284
      }
      , {
        "from":1287
        , "to":1288
      }
      , {
        "from":1282
        , "to":1284
      }
      , {
        "from":1282
        , "to":1288
      }
      , {
        "from":1288
        , "to":1289
      }
      , {
        "from":1283
        , "to":1284
      }
      , {
        "from":1284
        , "to":1285
      }
      , {
        "from":1286
        , "to":1289
      }
      , {
        "from":1286
        , "to":1300
      }
      , {
        "from":1286
        , "to":1297
      }
      , {
        "from":1286
        , "to":1294
      }
      , {
        "from":1286
        , "to":1291
      }
      , {
        "from":1286
        , "to":1163
      }
      , {
        "from":1289
        , "to":1291
      }
      , {
        "from":1289
        , "to":1294
      }
      , {
        "from":1289
        , "to":1297
      }
      , {
        "from":1289
        , "to":1300
      }
      , {
        "from":1188
        , "to":1189
      }
      , {
        "from":1189
        , "to":1163
      }
      , {
        "from":1191
        , "to":1192
      }
      , {
        "from":1192
        , "to":1163
      }
      , {
        "from":1194
        , "to":1195
      }
      , {
        "from":1195
        , "to":1163
      }
      , {
        "from":1197
        , "to":1198
      }
      , {
        "from":1198
        , "to":1163
      }
      , {
        "from":1222
        , "to":1223
      }
      , {
        "from":1223
        , "to":1163
      }
      , {
        "from":1225
        , "to":1226
      }
      , {
        "from":1226
        , "to":1163
      }
      , {
        "from":1228
        , "to":1229
      }
      , {
        "from":1229
        , "to":1163
      }
      , {
        "from":1231
        , "to":1232
      }
      , {
        "from":1232
        , "to":1163
      }
      , {
        "from":1256
        , "to":1257
      }
      , {
        "from":1257
        , "to":1163
      }
      , {
        "from":1259
        , "to":1260
      }
      , {
        "from":1260
        , "to":1163
      }
      , {
        "from":1262
        , "to":1263
      }
      , {
        "from":1263
        , "to":1163
      }
      , {
        "from":1265
        , "to":1266
      }
      , {
        "from":1266
        , "to":1163
      }
      , {
        "from":1290
        , "to":1291
      }
      , {
        "from":1291
        , "to":1163
      }
      , {
        "from":1293
        , "to":1294
      }
      , {
        "from":1294
        , "to":1163
      }
      , {
        "from":1296
        , "to":1297
      }
      , {
        "from":1297
        , "to":1163
      }
      , {
        "from":1299
        , "to":1300
      }
      , {
        "from":1300
        , "to":1163
      }
    ]
  }
  , "5":
  {
    "nodes":
    [
      {
        "name":"kernel_SignalGenerator.B0"
        , "id":32
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 14"
            , "id":251
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_15689_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_A_extent_1"
                , "id":1306
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1307
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"31 (0x1F)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1308
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1309
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1310
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1311
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1337
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1338
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1339
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1340
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1346
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_SignalGenerator.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1349"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1326
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1341
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_SignalGenerator.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1360"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":1312
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1313
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1314
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1315
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1316
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1317
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1333
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1334
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1335
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1336
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1345
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_SignalGenerator.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1369"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1325
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1327
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1342
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_SignalGenerator.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1372"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":1318
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1319
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1320
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1321
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1322
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1323
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1329
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1330
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1331
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1332
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1344
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_SignalGenerator.B4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1383"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1324
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1328
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":1343
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_SignalGenerator.B4, kernel_SignalGenerator.B7, kernel_SignalGenerator.B7"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1396"
                  , "1412"
                  , "1428"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1304
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":250
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_SignalGenerator.B1"
        , "id":33
        , "start":"9"
        , "end":"16"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 15"
            , "id":253
            , "start":"10"
            , "end":"16"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter1017_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_15895_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":1358
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1365
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":1350
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1349
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1346"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1351
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1363
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_A_extent_1"
                , "id":1352
                , "start":"9"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1353
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":596
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1354
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":596
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1355
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":596
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1356
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":596
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1357
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":596
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1359
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":596
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1360
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1341"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1361
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1347
                , "start":"13"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"32"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_SignalGenerator.B2"
        , "id":34
        , "start":"16"
        , "end":"21"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 16"
            , "id":257
            , "start":"17"
            , "end":"21"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter1048_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_16049_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1377
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":596
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":1370
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1369
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1345"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1371
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1375
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":593
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1372
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1342"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1373
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"6"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1367
                , "start":"18"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"56"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_SignalGenerator.B4"
        , "id":36
        , "start":"21"
        , "end":"28"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 17"
            , "id":265
            , "start":"22"
            , "end":"28"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond14_i_preheader_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter1169_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_16238_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1405
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1403
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":596
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":1386
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1387
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":597
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1401
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'k'"
                , "id":1384
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'k'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1383
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1344"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1385
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1399
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":594
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":1388
                , "start":"21"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1389
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_1"
                , "id":1390
                , "start":"21"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1391
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1392
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1393
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1394
                , "start":"24"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1395
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1396
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1343"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1397
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"6"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1381
                , "start":"25"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"104"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_SignalGenerator.B7"
        , "id":39
        , "start":"28"
        , "end":"34"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 18"
            , "id":283
            , "start":"29"
            , "end":"34"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body17_i_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter13910_k4_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_16552_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1420
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1417
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":597
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1437
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1435
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'kk_ii_jj'"
                , "id":1414
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'kk_ii_jj'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1422
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1423
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1424
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1415
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"2147483632 (0x7FFFFFF0)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":597
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1416
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":597
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1418
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":597
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1419
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1421
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":598
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1425
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1427
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":595
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1411
                , "start":"30"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":596
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1426
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":599
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1412
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1343"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1413
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":1428
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_SignalGenerator.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "1343"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1429
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"5"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":592
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1409
                , "start":"31"
                , "end":"34"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"128"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":284
            , "start":"34"
            , "end":"34"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"32 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<t2sp::sgemm::_SignalGenerator_channel_pipe, t2sp::sgemm::signals_t, 256>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"6"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_SignalGenerator.B6"
        , "id":38
        , "start":"34"
        , "end":"34"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_SignalGenerator.B5"
        , "id":37
        , "start":"34"
        , "end":"34"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_SignalGenerator.B3"
        , "id":35
        , "start":"34"
        , "end":"34"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_SignalGenerator.B8"
        , "id":40
        , "start":"34"
        , "end":"35"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":32
        , "to":33
      }
      , {
        "from":1306
        , "to":1307
      }
      , {
        "from":1307
        , "to":1308
      }
      , {
        "from":1307
        , "to":1310
      }
      , {
        "from":1308
        , "to":1309
      }
      , {
        "from":1309
        , "to":1310
      }
      , {
        "from":1310
        , "to":1326
      }
      , {
        "from":1310
        , "to":1311
      }
      , {
        "from":1311
        , "to":1338
      }
      , {
        "from":1311
        , "to":1337
      }
      , {
        "from":1337
        , "to":1338
      }
      , {
        "from":1338
        , "to":1339
      }
      , {
        "from":1339
        , "to":1340
      }
      , {
        "from":1340
        , "to":1346
      }
      , {
        "from":1326
        , "to":1341
      }
      , {
        "from":1326
        , "to":1327
      }
      , {
        "from":1312
        , "to":1313
      }
      , {
        "from":1313
        , "to":1314
      }
      , {
        "from":1313
        , "to":1316
      }
      , {
        "from":1314
        , "to":1315
      }
      , {
        "from":1315
        , "to":1316
      }
      , {
        "from":1316
        , "to":1325
      }
      , {
        "from":1316
        , "to":1317
      }
      , {
        "from":1317
        , "to":1334
      }
      , {
        "from":1317
        , "to":1333
      }
      , {
        "from":1333
        , "to":1334
      }
      , {
        "from":1334
        , "to":1335
      }
      , {
        "from":1335
        , "to":1336
      }
      , {
        "from":1336
        , "to":1345
      }
      , {
        "from":1325
        , "to":1327
      }
      , {
        "from":1327
        , "to":1342
      }
      , {
        "from":1327
        , "to":1328
      }
      , {
        "from":1318
        , "to":1319
      }
      , {
        "from":1319
        , "to":1320
      }
      , {
        "from":1319
        , "to":1322
      }
      , {
        "from":1320
        , "to":1321
      }
      , {
        "from":1321
        , "to":1322
      }
      , {
        "from":1322
        , "to":1324
      }
      , {
        "from":1322
        , "to":1323
      }
      , {
        "from":1323
        , "to":1330
      }
      , {
        "from":1323
        , "to":1329
      }
      , {
        "from":1329
        , "to":1330
      }
      , {
        "from":1330
        , "to":1331
      }
      , {
        "from":1331
        , "to":1332
      }
      , {
        "from":1332
        , "to":1344
      }
      , {
        "from":1324
        , "to":1328
      }
      , {
        "from":1328
        , "to":1343
      }
      , {
        "from":33
        , "to":34
      }
      , {
        "from":1358
        , "to":1365
      }
      , {
        "from":1358
        , "to":1359
      }
      , {
        "from":1350
        , "to":1351
      }
      , {
        "from":1349
        , "to":1351
      }
      , {
        "from":1351
        , "to":1363
      }
      , {
        "from":1351
        , "to":1361
      }
      , {
        "from":1352
        , "to":1353
      }
      , {
        "from":1353
        , "to":1354
      }
      , {
        "from":1353
        , "to":1356
      }
      , {
        "from":1354
        , "to":1355
      }
      , {
        "from":1355
        , "to":1356
      }
      , {
        "from":1356
        , "to":1357
      }
      , {
        "from":1357
        , "to":1359
      }
      , {
        "from":1359
        , "to":1347
      }
      , {
        "from":1360
        , "to":1361
      }
      , {
        "from":1361
        , "to":1347
      }
      , {
        "from":34
        , "to":36
      }
      , {
        "from":1377
        , "to":1367
      }
      , {
        "from":1370
        , "to":1371
      }
      , {
        "from":1369
        , "to":1371
      }
      , {
        "from":1371
        , "to":1375
      }
      , {
        "from":1371
        , "to":1373
      }
      , {
        "from":1372
        , "to":1373
      }
      , {
        "from":1373
        , "to":1367
      }
      , {
        "from":36
        , "to":39
      }
      , {
        "from":1405
        , "to":1381
      }
      , {
        "from":1403
        , "to":1381
      }
      , {
        "from":1386
        , "to":1401
      }
      , {
        "from":1386
        , "to":1395
      }
      , {
        "from":1386
        , "to":1387
      }
      , {
        "from":1387
        , "to":1381
      }
      , {
        "from":1384
        , "to":1385
      }
      , {
        "from":1383
        , "to":1385
      }
      , {
        "from":1385
        , "to":1399
      }
      , {
        "from":1385
        , "to":1397
      }
      , {
        "from":1388
        , "to":1389
      }
      , {
        "from":1389
        , "to":1393
      }
      , {
        "from":1390
        , "to":1391
      }
      , {
        "from":1391
        , "to":1392
      }
      , {
        "from":1392
        , "to":1393
      }
      , {
        "from":1393
        , "to":1394
      }
      , {
        "from":1394
        , "to":1395
      }
      , {
        "from":1395
        , "to":1381
      }
      , {
        "from":1396
        , "to":1397
      }
      , {
        "from":1397
        , "to":1381
      }
      , {
        "from":39
        , "to":38
      }
      , {
        "from":283
        , "to":284
      }
      , {
        "from":1420
        , "to":1424
      }
      , {
        "from":1420
        , "to":1421
      }
      , {
        "from":1417
        , "to":1418
      }
      , {
        "from":1437
        , "to":1409
      }
      , {
        "from":1435
        , "to":1409
      }
      , {
        "from":1414
        , "to":1427
      }
      , {
        "from":1414
        , "to":1415
      }
      , {
        "from":1414
        , "to":1422
      }
      , {
        "from":1422
        , "to":1423
      }
      , {
        "from":1423
        , "to":1424
      }
      , {
        "from":1424
        , "to":1425
      }
      , {
        "from":1415
        , "to":1419
      }
      , {
        "from":1415
        , "to":1416
      }
      , {
        "from":1416
        , "to":1418
      }
      , {
        "from":1418
        , "to":1409
      }
      , {
        "from":1419
        , "to":1425
      }
      , {
        "from":1419
        , "to":1421
      }
      , {
        "from":1421
        , "to":1409
      }
      , {
        "from":1425
        , "to":1426
      }
      , {
        "from":1411
        , "to":1426
      }
      , {
        "from":1411
        , "to":1409
      }
      , {
        "from":1426
        , "to":1409
      }
      , {
        "from":1412
        , "to":1413
      }
      , {
        "from":1413
        , "to":1409
      }
      , {
        "from":1428
        , "to":1429
      }
      , {
        "from":1429
        , "to":1409
      }
      , {
        "from":38
        , "to":36
      }
      , {
        "from":38
        , "to":37
      }
      , {
        "from":37
        , "to":34
      }
      , {
        "from":37
        , "to":35
      }
      , {
        "from":35
        , "to":33
      }
      , {
        "from":35
        , "to":40
      }
    ]
  }
  , "6":
  {
    "nodes":
    [
      {
        "name":"kernel_Product_class.B0"
        , "id":41
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":286
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":624
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Product_class.B1"
        , "id":42
        , "start":"2"
        , "end":"33"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"RD"
            , "id":290
            , "start":"6"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"32 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<t2sp::sgemm::_SignalGenerator_channel_pipe, t2sp::sgemm::signals_t, 256>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":292
            , "start":"6"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"8-bit And"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":629
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":294
            , "start":"6"
            , "end":"7"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"8-bit Integer Compare"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":629
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"And"
            , "id":291
            , "start":"6"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"8-bit And"
                , "Constant Operand":"1 (0x1)"
                , "Max Fanout":"1"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":626
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Compare"
            , "id":293
            , "start":"6"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"8-bit Integer Compare"
                , "Max Fanout":"3"
                , "Start Cycle":"4"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":626
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":295
            , "start":"7"
            , "end":"7"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::bFeeder_channel_pipe, fpga_tools::Tuple<sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":296
            , "start":"7"
            , "end":"7"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"512 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::aFeeder_channel_pipe, fpga_tools::Tuple<sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 19"
            , "id":289
            , "start":"3"
            , "end":"6"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k5_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter1_k5_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_18903_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"3"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":1441
                , "start":"3"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 20"
            , "id":297
            , "start":"7"
            , "end":"32"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k5_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c1_enter_k5_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_18903_19"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"5"
                , "Cluster Latency":"25"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":1457
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":1458
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Logical Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":1459
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1460
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1461
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1462
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1463
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1464
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1465
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1606
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1466
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1692
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1467
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1780
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1468
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1868
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1469
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1629
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1470
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1714
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1471
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1802
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1472
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1892
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1473
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1650
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1474
                , "start":"14"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1736
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1475
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1824
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1476
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1916
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1477
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1671
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1478
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1758
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1479
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1846
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1480
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1940
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1481
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1482
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1483
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1484
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1485
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1486
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1487
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1488
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"-"
                , "id":1489
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"5-bit Integer Subtract"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1493
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1494
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1852
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1853
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1876
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1877
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1900
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1901
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1924
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1925
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1496
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1497
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1854
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1855
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1878
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1879
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1902
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1903
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1926
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1927
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1499
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1500
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1856
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1857
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1880
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1881
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1904
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1905
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1928
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1929
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1502
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1503
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1858
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1859
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1882
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1883
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1906
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1907
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1930
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1931
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1505
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1506
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1764
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1765
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1786
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1787
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1808
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1809
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1830
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1831
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1508
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1509
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1766
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1767
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1788
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1789
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1810
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1811
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1832
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1833
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1511
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1512
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1768
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1769
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1790
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1791
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1812
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1813
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1834
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1835
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1514
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1515
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1770
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1771
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1792
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1793
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1814
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1815
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1836
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1837
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1517
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1518
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1676
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1677
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1698
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1699
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1720
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1721
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1742
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1743
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1520
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1521
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1678
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1679
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1700
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1701
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1722
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1723
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1744
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1745
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1523
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1524
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1680
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1681
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1702
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1703
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1724
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1725
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1746
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1747
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1526
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1527
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1682
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1683
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1704
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1705
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1726
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1727
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1748
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1749
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1529
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1530
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1589
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1590
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1613
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1614
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1634
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1635
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1655
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1656
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1532
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1533
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1591
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1592
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1615
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1616
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1636
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1637
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1657
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1658
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1535
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1536
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1593
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1594
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1617
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1618
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1638
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1639
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1659
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1660
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1538
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":617
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1539
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1595
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1596
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1619
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1620
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1640
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1641
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1661
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1662
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1541
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":644
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1542
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1663
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1664
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1750
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1751
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1838
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1839
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1932
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1933
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1544
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":644
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1545
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1665
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1666
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1752
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1753
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1840
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1841
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1934
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1935
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1547
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":644
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1548
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1667
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1668
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1754
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1755
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1842
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1843
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1936
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1937
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1550
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":644
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1551
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1669
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1670
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1756
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1757
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1844
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1845
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1938
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1939
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1553
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":644
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1554
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1642
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1643
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1728
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1729
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1816
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1817
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1908
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1909
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1556
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":644
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1557
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1644
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1645
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1730
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1731
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1818
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1819
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1910
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1911
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1559
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":644
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1560
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1646
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1647
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1732
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1733
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1820
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1821
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1912
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1913
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1562
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":644
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1563
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1648
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1649
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1734
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1735
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1822
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1823
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1914
                , "start":"19"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1915
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1565
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":644
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1566
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1621
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1622
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1706
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1707
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1794
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1795
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1884
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1885
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1568
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":644
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1569
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1623
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1624
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1708
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1709
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1796
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1797
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1886
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1887
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1571
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":644
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1572
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1625
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1626
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1710
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1711
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1798
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1799
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1888
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1889
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1574
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":644
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1575
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1627
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1628
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1712
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1713
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1800
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1801
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1890
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1891
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1577
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":616
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1578
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1597
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1598
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1684
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1685
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1772
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1773
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1860
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1861
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1580
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":616
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1581
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1599
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1600
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1686
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1687
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1774
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1775
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1862
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1863
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1583
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":616
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1584
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1601
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1602
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1688
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1689
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1776
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1777
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1864
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1865
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1586
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":616
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1587
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                      , "line":74
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1603
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1604
                , "start":"12"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1690
                , "start":"13"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1691
                , "start":"14"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"12"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1778
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1779
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1866
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1867
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1873
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1897
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1921
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":1945
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Z_pipe_base'"
                , "id":1948
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Z_pipe_base'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":621
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'Z_pipe_iter'"
                , "id":1949
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'Z_pipe_iter'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":700
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2013
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":700
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1950
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":679
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":1975
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":689
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1976
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":689
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1492
                , "start":"7"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"8-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"13"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":628
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1611
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"8-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"18"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":1491
                , "start":"7"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"8-bit And"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":627
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":1605
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"8-bit Integer Compare"
                    , "Max Fanout":"6"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":664
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1607
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1608
                , "start":"10"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1609
                , "start":"20"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"18"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1612
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1952
                , "start":"21"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1953
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1954
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1955
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1959
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1960
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1966
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1967
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":686
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1630
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1631
                , "start":"12"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1632
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1956
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":686
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1957
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1958
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1961
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1962
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1968
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1969
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":686
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1651
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1652
                , "start":"14"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1653
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1963
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":686
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1964
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1965
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1970
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1971
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":686
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1672
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1673
                , "start":"16"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1674
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1972
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":686
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1973
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1974
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":686
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1693
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1694
                , "start":"12"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1695
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1697
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1977
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1978
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1715
                , "start":"13"
                , "end":"13"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1716
                , "start":"12"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1717
                , "start":"22"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"20"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1719
                , "start":"23"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1986
                , "start":"23"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"21"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1987
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1737
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1738
                , "start":"14"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1739
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1741
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1995
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1996
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1759
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1760
                , "start":"16"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1761
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1763
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2004
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2005
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1781
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1782
                , "start":"14"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1783
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1785
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1980
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1981
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1803
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"13"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1804
                , "start":"14"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1805
                , "start":"24"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"22"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1807
                , "start":"25"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1989
                , "start":"25"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"23"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1990
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1825
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1826
                , "start":"16"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1827
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1829
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1998
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1999
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1847
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1848
                , "start":"18"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1849
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1851
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2007
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2008
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1869
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1870
                , "start":"16"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1871
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1874
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1983
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1984
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1893
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1894
                , "start":"16"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1895
                , "start":"26"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"24"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1898
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"25"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1992
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"25"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1993
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1917
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"17"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1918
                , "start":"18"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"16"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1919
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"26"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1922
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"27"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2001
                , "start":"29"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"27"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2002
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1941
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"19"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":25
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 Dot-4"
                , "id":1942
                , "start":"20"
                , "end":"30"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Dot Product of Size 4"
                    , "Max Fanout":"1"
                    , "Start Cycle":"18"
                    , "Latency":"10"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":666
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":1943
                , "start":"30"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"2"
                    , "Start Cycle":"28"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":663
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":1946
                , "start":"31"
                , "end":"31"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"29"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":673
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2010
                , "start":"31"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"29"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp"
                      , "line":23
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"reg"
                , "id":2011
                , "start":"32"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"reg"
                    , "Max Fanout":"1"
                    , "Start Cycle":"30"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":619
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":1455
                , "start":"29"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"27"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"144"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":298
            , "start":"32"
            , "end":"32"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::Product_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"30"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
    ]
    , "links":
    [
      {
        "from":41
        , "to":42
      }
      , {
        "from":290
        , "to":291
      }
      , {
        "from":290
        , "to":292
      }
      , {
        "from":290
        , "to":297
      }
      , {
        "from":292
        , "to":294
      }
      , {
        "from":294
        , "to":297
      }
      , {
        "from":291
        , "to":293
      }
      , {
        "from":293
        , "to":296
      }
      , {
        "from":293
        , "to":295
      }
      , {
        "from":293
        , "to":297
      }
      , {
        "from":295
        , "to":297
      }
      , {
        "from":296
        , "to":297
      }
      , {
        "from":289
        , "to":297
      }
      , {
        "from":297
        , "to":298
      }
      , {
        "from":1457
        , "to":1458
      }
      , {
        "from":1457
        , "to":1489
      }
      , {
        "from":1458
        , "to":1488
      }
      , {
        "from":1458
        , "to":1459
      }
      , {
        "from":1459
        , "to":1487
      }
      , {
        "from":1459
        , "to":1486
      }
      , {
        "from":1459
        , "to":1485
      }
      , {
        "from":1459
        , "to":1484
      }
      , {
        "from":1459
        , "to":1483
      }
      , {
        "from":1459
        , "to":1482
      }
      , {
        "from":1459
        , "to":1481
      }
      , {
        "from":1459
        , "to":1480
      }
      , {
        "from":1459
        , "to":1479
      }
      , {
        "from":1459
        , "to":1478
      }
      , {
        "from":1459
        , "to":1477
      }
      , {
        "from":1459
        , "to":1476
      }
      , {
        "from":1459
        , "to":1475
      }
      , {
        "from":1459
        , "to":1474
      }
      , {
        "from":1459
        , "to":1473
      }
      , {
        "from":1459
        , "to":1472
      }
      , {
        "from":1459
        , "to":1471
      }
      , {
        "from":1459
        , "to":1470
      }
      , {
        "from":1459
        , "to":1469
      }
      , {
        "from":1459
        , "to":1468
      }
      , {
        "from":1459
        , "to":1467
      }
      , {
        "from":1459
        , "to":1466
      }
      , {
        "from":1459
        , "to":1465
      }
      , {
        "from":1459
        , "to":1464
      }
      , {
        "from":1459
        , "to":1463
      }
      , {
        "from":1459
        , "to":1462
      }
      , {
        "from":1459
        , "to":1461
      }
      , {
        "from":1459
        , "to":1460
      }
      , {
        "from":1460
        , "to":1851
      }
      , {
        "from":1461
        , "to":1763
      }
      , {
        "from":1462
        , "to":1972
      }
      , {
        "from":1463
        , "to":1829
      }
      , {
        "from":1464
        , "to":1741
      }
      , {
        "from":1465
        , "to":1606
      }
      , {
        "from":1606
        , "to":1607
      }
      , {
        "from":1466
        , "to":1692
      }
      , {
        "from":1692
        , "to":1693
      }
      , {
        "from":1467
        , "to":1780
      }
      , {
        "from":1780
        , "to":1781
      }
      , {
        "from":1468
        , "to":1868
      }
      , {
        "from":1868
        , "to":1869
      }
      , {
        "from":1469
        , "to":1629
      }
      , {
        "from":1629
        , "to":1630
      }
      , {
        "from":1470
        , "to":1714
      }
      , {
        "from":1714
        , "to":1715
      }
      , {
        "from":1471
        , "to":1802
      }
      , {
        "from":1802
        , "to":1803
      }
      , {
        "from":1472
        , "to":1892
      }
      , {
        "from":1892
        , "to":1893
      }
      , {
        "from":1473
        , "to":1650
      }
      , {
        "from":1650
        , "to":1651
      }
      , {
        "from":1474
        , "to":1736
      }
      , {
        "from":1736
        , "to":1737
      }
      , {
        "from":1475
        , "to":1824
      }
      , {
        "from":1824
        , "to":1825
      }
      , {
        "from":1476
        , "to":1916
      }
      , {
        "from":1916
        , "to":1917
      }
      , {
        "from":1477
        , "to":1671
      }
      , {
        "from":1671
        , "to":1672
      }
      , {
        "from":1478
        , "to":1758
      }
      , {
        "from":1758
        , "to":1759
      }
      , {
        "from":1479
        , "to":1846
      }
      , {
        "from":1846
        , "to":1847
      }
      , {
        "from":1480
        , "to":1940
      }
      , {
        "from":1940
        , "to":1941
      }
      , {
        "from":1481
        , "to":1612
      }
      , {
        "from":1482
        , "to":1697
      }
      , {
        "from":1483
        , "to":1785
      }
      , {
        "from":1484
        , "to":1956
      }
      , {
        "from":1485
        , "to":1719
      }
      , {
        "from":1486
        , "to":1807
      }
      , {
        "from":1487
        , "to":1963
      }
      , {
        "from":1488
        , "to":1489
      }
      , {
        "from":1493
        , "to":1494
      }
      , {
        "from":1494
        , "to":1852
      }
      , {
        "from":1852
        , "to":1853
      }
      , {
        "from":1853
        , "to":1876
      }
      , {
        "from":1853
        , "to":1870
      }
      , {
        "from":1876
        , "to":1877
      }
      , {
        "from":1877
        , "to":1900
      }
      , {
        "from":1877
        , "to":1894
      }
      , {
        "from":1900
        , "to":1901
      }
      , {
        "from":1901
        , "to":1924
      }
      , {
        "from":1901
        , "to":1918
      }
      , {
        "from":1924
        , "to":1925
      }
      , {
        "from":1925
        , "to":1942
      }
      , {
        "from":1496
        , "to":1497
      }
      , {
        "from":1497
        , "to":1854
      }
      , {
        "from":1854
        , "to":1855
      }
      , {
        "from":1855
        , "to":1878
      }
      , {
        "from":1855
        , "to":1870
      }
      , {
        "from":1878
        , "to":1879
      }
      , {
        "from":1879
        , "to":1902
      }
      , {
        "from":1879
        , "to":1894
      }
      , {
        "from":1902
        , "to":1903
      }
      , {
        "from":1903
        , "to":1926
      }
      , {
        "from":1903
        , "to":1918
      }
      , {
        "from":1926
        , "to":1927
      }
      , {
        "from":1927
        , "to":1942
      }
      , {
        "from":1499
        , "to":1500
      }
      , {
        "from":1500
        , "to":1856
      }
      , {
        "from":1856
        , "to":1857
      }
      , {
        "from":1857
        , "to":1880
      }
      , {
        "from":1857
        , "to":1870
      }
      , {
        "from":1880
        , "to":1881
      }
      , {
        "from":1881
        , "to":1904
      }
      , {
        "from":1881
        , "to":1894
      }
      , {
        "from":1904
        , "to":1905
      }
      , {
        "from":1905
        , "to":1928
      }
      , {
        "from":1905
        , "to":1918
      }
      , {
        "from":1928
        , "to":1929
      }
      , {
        "from":1929
        , "to":1942
      }
      , {
        "from":1502
        , "to":1503
      }
      , {
        "from":1503
        , "to":1858
      }
      , {
        "from":1858
        , "to":1859
      }
      , {
        "from":1859
        , "to":1882
      }
      , {
        "from":1859
        , "to":1870
      }
      , {
        "from":1882
        , "to":1883
      }
      , {
        "from":1883
        , "to":1906
      }
      , {
        "from":1883
        , "to":1894
      }
      , {
        "from":1906
        , "to":1907
      }
      , {
        "from":1907
        , "to":1930
      }
      , {
        "from":1907
        , "to":1918
      }
      , {
        "from":1930
        , "to":1931
      }
      , {
        "from":1931
        , "to":1942
      }
      , {
        "from":1505
        , "to":1506
      }
      , {
        "from":1506
        , "to":1764
      }
      , {
        "from":1764
        , "to":1765
      }
      , {
        "from":1765
        , "to":1786
      }
      , {
        "from":1765
        , "to":1782
      }
      , {
        "from":1786
        , "to":1787
      }
      , {
        "from":1787
        , "to":1808
      }
      , {
        "from":1787
        , "to":1804
      }
      , {
        "from":1808
        , "to":1809
      }
      , {
        "from":1809
        , "to":1830
      }
      , {
        "from":1809
        , "to":1826
      }
      , {
        "from":1830
        , "to":1831
      }
      , {
        "from":1831
        , "to":1848
      }
      , {
        "from":1508
        , "to":1509
      }
      , {
        "from":1509
        , "to":1766
      }
      , {
        "from":1766
        , "to":1767
      }
      , {
        "from":1767
        , "to":1788
      }
      , {
        "from":1767
        , "to":1782
      }
      , {
        "from":1788
        , "to":1789
      }
      , {
        "from":1789
        , "to":1810
      }
      , {
        "from":1789
        , "to":1804
      }
      , {
        "from":1810
        , "to":1811
      }
      , {
        "from":1811
        , "to":1832
      }
      , {
        "from":1811
        , "to":1826
      }
      , {
        "from":1832
        , "to":1833
      }
      , {
        "from":1833
        , "to":1848
      }
      , {
        "from":1511
        , "to":1512
      }
      , {
        "from":1512
        , "to":1768
      }
      , {
        "from":1768
        , "to":1769
      }
      , {
        "from":1769
        , "to":1790
      }
      , {
        "from":1769
        , "to":1782
      }
      , {
        "from":1790
        , "to":1791
      }
      , {
        "from":1791
        , "to":1812
      }
      , {
        "from":1791
        , "to":1804
      }
      , {
        "from":1812
        , "to":1813
      }
      , {
        "from":1813
        , "to":1834
      }
      , {
        "from":1813
        , "to":1826
      }
      , {
        "from":1834
        , "to":1835
      }
      , {
        "from":1835
        , "to":1848
      }
      , {
        "from":1514
        , "to":1515
      }
      , {
        "from":1515
        , "to":1770
      }
      , {
        "from":1770
        , "to":1771
      }
      , {
        "from":1771
        , "to":1792
      }
      , {
        "from":1771
        , "to":1782
      }
      , {
        "from":1792
        , "to":1793
      }
      , {
        "from":1793
        , "to":1814
      }
      , {
        "from":1793
        , "to":1804
      }
      , {
        "from":1814
        , "to":1815
      }
      , {
        "from":1815
        , "to":1836
      }
      , {
        "from":1815
        , "to":1826
      }
      , {
        "from":1836
        , "to":1837
      }
      , {
        "from":1837
        , "to":1848
      }
      , {
        "from":1517
        , "to":1518
      }
      , {
        "from":1518
        , "to":1676
      }
      , {
        "from":1676
        , "to":1677
      }
      , {
        "from":1677
        , "to":1698
      }
      , {
        "from":1677
        , "to":1694
      }
      , {
        "from":1698
        , "to":1699
      }
      , {
        "from":1699
        , "to":1720
      }
      , {
        "from":1699
        , "to":1716
      }
      , {
        "from":1720
        , "to":1721
      }
      , {
        "from":1721
        , "to":1742
      }
      , {
        "from":1721
        , "to":1738
      }
      , {
        "from":1742
        , "to":1743
      }
      , {
        "from":1743
        , "to":1760
      }
      , {
        "from":1520
        , "to":1521
      }
      , {
        "from":1521
        , "to":1678
      }
      , {
        "from":1678
        , "to":1679
      }
      , {
        "from":1679
        , "to":1700
      }
      , {
        "from":1679
        , "to":1694
      }
      , {
        "from":1700
        , "to":1701
      }
      , {
        "from":1701
        , "to":1722
      }
      , {
        "from":1701
        , "to":1716
      }
      , {
        "from":1722
        , "to":1723
      }
      , {
        "from":1723
        , "to":1744
      }
      , {
        "from":1723
        , "to":1738
      }
      , {
        "from":1744
        , "to":1745
      }
      , {
        "from":1745
        , "to":1760
      }
      , {
        "from":1523
        , "to":1524
      }
      , {
        "from":1524
        , "to":1680
      }
      , {
        "from":1680
        , "to":1681
      }
      , {
        "from":1681
        , "to":1702
      }
      , {
        "from":1681
        , "to":1694
      }
      , {
        "from":1702
        , "to":1703
      }
      , {
        "from":1703
        , "to":1724
      }
      , {
        "from":1703
        , "to":1716
      }
      , {
        "from":1724
        , "to":1725
      }
      , {
        "from":1725
        , "to":1746
      }
      , {
        "from":1725
        , "to":1738
      }
      , {
        "from":1746
        , "to":1747
      }
      , {
        "from":1747
        , "to":1760
      }
      , {
        "from":1526
        , "to":1527
      }
      , {
        "from":1527
        , "to":1682
      }
      , {
        "from":1682
        , "to":1683
      }
      , {
        "from":1683
        , "to":1704
      }
      , {
        "from":1683
        , "to":1694
      }
      , {
        "from":1704
        , "to":1705
      }
      , {
        "from":1705
        , "to":1726
      }
      , {
        "from":1705
        , "to":1716
      }
      , {
        "from":1726
        , "to":1727
      }
      , {
        "from":1727
        , "to":1748
      }
      , {
        "from":1727
        , "to":1738
      }
      , {
        "from":1748
        , "to":1749
      }
      , {
        "from":1749
        , "to":1760
      }
      , {
        "from":1529
        , "to":1530
      }
      , {
        "from":1530
        , "to":1589
      }
      , {
        "from":1589
        , "to":1590
      }
      , {
        "from":1590
        , "to":1613
      }
      , {
        "from":1590
        , "to":1608
      }
      , {
        "from":1613
        , "to":1614
      }
      , {
        "from":1614
        , "to":1634
      }
      , {
        "from":1614
        , "to":1631
      }
      , {
        "from":1634
        , "to":1635
      }
      , {
        "from":1635
        , "to":1655
      }
      , {
        "from":1635
        , "to":1652
      }
      , {
        "from":1655
        , "to":1656
      }
      , {
        "from":1656
        , "to":1673
      }
      , {
        "from":1532
        , "to":1533
      }
      , {
        "from":1533
        , "to":1591
      }
      , {
        "from":1591
        , "to":1592
      }
      , {
        "from":1592
        , "to":1615
      }
      , {
        "from":1592
        , "to":1608
      }
      , {
        "from":1615
        , "to":1616
      }
      , {
        "from":1616
        , "to":1636
      }
      , {
        "from":1616
        , "to":1631
      }
      , {
        "from":1636
        , "to":1637
      }
      , {
        "from":1637
        , "to":1657
      }
      , {
        "from":1637
        , "to":1652
      }
      , {
        "from":1657
        , "to":1658
      }
      , {
        "from":1658
        , "to":1673
      }
      , {
        "from":1535
        , "to":1536
      }
      , {
        "from":1536
        , "to":1593
      }
      , {
        "from":1593
        , "to":1594
      }
      , {
        "from":1594
        , "to":1617
      }
      , {
        "from":1594
        , "to":1608
      }
      , {
        "from":1617
        , "to":1618
      }
      , {
        "from":1618
        , "to":1638
      }
      , {
        "from":1618
        , "to":1631
      }
      , {
        "from":1638
        , "to":1639
      }
      , {
        "from":1639
        , "to":1659
      }
      , {
        "from":1639
        , "to":1652
      }
      , {
        "from":1659
        , "to":1660
      }
      , {
        "from":1660
        , "to":1673
      }
      , {
        "from":1538
        , "to":1539
      }
      , {
        "from":1539
        , "to":1595
      }
      , {
        "from":1595
        , "to":1596
      }
      , {
        "from":1596
        , "to":1619
      }
      , {
        "from":1596
        , "to":1608
      }
      , {
        "from":1619
        , "to":1620
      }
      , {
        "from":1620
        , "to":1640
      }
      , {
        "from":1620
        , "to":1631
      }
      , {
        "from":1640
        , "to":1641
      }
      , {
        "from":1641
        , "to":1661
      }
      , {
        "from":1641
        , "to":1652
      }
      , {
        "from":1661
        , "to":1662
      }
      , {
        "from":1662
        , "to":1673
      }
      , {
        "from":1541
        , "to":1542
      }
      , {
        "from":1542
        , "to":1663
      }
      , {
        "from":1663
        , "to":1664
      }
      , {
        "from":1664
        , "to":1750
      }
      , {
        "from":1664
        , "to":1673
      }
      , {
        "from":1750
        , "to":1751
      }
      , {
        "from":1751
        , "to":1838
      }
      , {
        "from":1751
        , "to":1760
      }
      , {
        "from":1838
        , "to":1839
      }
      , {
        "from":1839
        , "to":1932
      }
      , {
        "from":1839
        , "to":1848
      }
      , {
        "from":1932
        , "to":1933
      }
      , {
        "from":1933
        , "to":1942
      }
      , {
        "from":1544
        , "to":1545
      }
      , {
        "from":1545
        , "to":1665
      }
      , {
        "from":1665
        , "to":1666
      }
      , {
        "from":1666
        , "to":1752
      }
      , {
        "from":1666
        , "to":1673
      }
      , {
        "from":1752
        , "to":1753
      }
      , {
        "from":1753
        , "to":1840
      }
      , {
        "from":1753
        , "to":1760
      }
      , {
        "from":1840
        , "to":1841
      }
      , {
        "from":1841
        , "to":1934
      }
      , {
        "from":1841
        , "to":1848
      }
      , {
        "from":1934
        , "to":1935
      }
      , {
        "from":1935
        , "to":1942
      }
      , {
        "from":1547
        , "to":1548
      }
      , {
        "from":1548
        , "to":1667
      }
      , {
        "from":1667
        , "to":1668
      }
      , {
        "from":1668
        , "to":1754
      }
      , {
        "from":1668
        , "to":1673
      }
      , {
        "from":1754
        , "to":1755
      }
      , {
        "from":1755
        , "to":1842
      }
      , {
        "from":1755
        , "to":1760
      }
      , {
        "from":1842
        , "to":1843
      }
      , {
        "from":1843
        , "to":1936
      }
      , {
        "from":1843
        , "to":1848
      }
      , {
        "from":1936
        , "to":1937
      }
      , {
        "from":1937
        , "to":1942
      }
      , {
        "from":1550
        , "to":1551
      }
      , {
        "from":1551
        , "to":1669
      }
      , {
        "from":1669
        , "to":1670
      }
      , {
        "from":1670
        , "to":1756
      }
      , {
        "from":1670
        , "to":1673
      }
      , {
        "from":1756
        , "to":1757
      }
      , {
        "from":1757
        , "to":1844
      }
      , {
        "from":1757
        , "to":1760
      }
      , {
        "from":1844
        , "to":1845
      }
      , {
        "from":1845
        , "to":1938
      }
      , {
        "from":1845
        , "to":1848
      }
      , {
        "from":1938
        , "to":1939
      }
      , {
        "from":1939
        , "to":1942
      }
      , {
        "from":1553
        , "to":1554
      }
      , {
        "from":1554
        , "to":1642
      }
      , {
        "from":1642
        , "to":1643
      }
      , {
        "from":1643
        , "to":1728
      }
      , {
        "from":1643
        , "to":1652
      }
      , {
        "from":1728
        , "to":1729
      }
      , {
        "from":1729
        , "to":1816
      }
      , {
        "from":1729
        , "to":1738
      }
      , {
        "from":1816
        , "to":1817
      }
      , {
        "from":1817
        , "to":1908
      }
      , {
        "from":1817
        , "to":1826
      }
      , {
        "from":1908
        , "to":1909
      }
      , {
        "from":1909
        , "to":1918
      }
      , {
        "from":1556
        , "to":1557
      }
      , {
        "from":1557
        , "to":1644
      }
      , {
        "from":1644
        , "to":1645
      }
      , {
        "from":1645
        , "to":1730
      }
      , {
        "from":1645
        , "to":1652
      }
      , {
        "from":1730
        , "to":1731
      }
      , {
        "from":1731
        , "to":1818
      }
      , {
        "from":1731
        , "to":1738
      }
      , {
        "from":1818
        , "to":1819
      }
      , {
        "from":1819
        , "to":1910
      }
      , {
        "from":1819
        , "to":1826
      }
      , {
        "from":1910
        , "to":1911
      }
      , {
        "from":1911
        , "to":1918
      }
      , {
        "from":1559
        , "to":1560
      }
      , {
        "from":1560
        , "to":1646
      }
      , {
        "from":1646
        , "to":1647
      }
      , {
        "from":1647
        , "to":1732
      }
      , {
        "from":1647
        , "to":1652
      }
      , {
        "from":1732
        , "to":1733
      }
      , {
        "from":1733
        , "to":1820
      }
      , {
        "from":1733
        , "to":1738
      }
      , {
        "from":1820
        , "to":1821
      }
      , {
        "from":1821
        , "to":1912
      }
      , {
        "from":1821
        , "to":1826
      }
      , {
        "from":1912
        , "to":1913
      }
      , {
        "from":1913
        , "to":1918
      }
      , {
        "from":1562
        , "to":1563
      }
      , {
        "from":1563
        , "to":1648
      }
      , {
        "from":1648
        , "to":1649
      }
      , {
        "from":1649
        , "to":1734
      }
      , {
        "from":1649
        , "to":1652
      }
      , {
        "from":1734
        , "to":1735
      }
      , {
        "from":1735
        , "to":1822
      }
      , {
        "from":1735
        , "to":1738
      }
      , {
        "from":1822
        , "to":1823
      }
      , {
        "from":1823
        , "to":1914
      }
      , {
        "from":1823
        , "to":1826
      }
      , {
        "from":1914
        , "to":1915
      }
      , {
        "from":1915
        , "to":1918
      }
      , {
        "from":1565
        , "to":1566
      }
      , {
        "from":1566
        , "to":1621
      }
      , {
        "from":1621
        , "to":1622
      }
      , {
        "from":1622
        , "to":1706
      }
      , {
        "from":1622
        , "to":1631
      }
      , {
        "from":1706
        , "to":1707
      }
      , {
        "from":1707
        , "to":1794
      }
      , {
        "from":1707
        , "to":1716
      }
      , {
        "from":1794
        , "to":1795
      }
      , {
        "from":1795
        , "to":1884
      }
      , {
        "from":1795
        , "to":1804
      }
      , {
        "from":1884
        , "to":1885
      }
      , {
        "from":1885
        , "to":1894
      }
      , {
        "from":1568
        , "to":1569
      }
      , {
        "from":1569
        , "to":1623
      }
      , {
        "from":1623
        , "to":1624
      }
      , {
        "from":1624
        , "to":1708
      }
      , {
        "from":1624
        , "to":1631
      }
      , {
        "from":1708
        , "to":1709
      }
      , {
        "from":1709
        , "to":1796
      }
      , {
        "from":1709
        , "to":1716
      }
      , {
        "from":1796
        , "to":1797
      }
      , {
        "from":1797
        , "to":1886
      }
      , {
        "from":1797
        , "to":1804
      }
      , {
        "from":1886
        , "to":1887
      }
      , {
        "from":1887
        , "to":1894
      }
      , {
        "from":1571
        , "to":1572
      }
      , {
        "from":1572
        , "to":1625
      }
      , {
        "from":1625
        , "to":1626
      }
      , {
        "from":1626
        , "to":1710
      }
      , {
        "from":1626
        , "to":1631
      }
      , {
        "from":1710
        , "to":1711
      }
      , {
        "from":1711
        , "to":1798
      }
      , {
        "from":1711
        , "to":1716
      }
      , {
        "from":1798
        , "to":1799
      }
      , {
        "from":1799
        , "to":1888
      }
      , {
        "from":1799
        , "to":1804
      }
      , {
        "from":1888
        , "to":1889
      }
      , {
        "from":1889
        , "to":1894
      }
      , {
        "from":1574
        , "to":1575
      }
      , {
        "from":1575
        , "to":1627
      }
      , {
        "from":1627
        , "to":1628
      }
      , {
        "from":1628
        , "to":1712
      }
      , {
        "from":1628
        , "to":1631
      }
      , {
        "from":1712
        , "to":1713
      }
      , {
        "from":1713
        , "to":1800
      }
      , {
        "from":1713
        , "to":1716
      }
      , {
        "from":1800
        , "to":1801
      }
      , {
        "from":1801
        , "to":1890
      }
      , {
        "from":1801
        , "to":1804
      }
      , {
        "from":1890
        , "to":1891
      }
      , {
        "from":1891
        , "to":1894
      }
      , {
        "from":1577
        , "to":1578
      }
      , {
        "from":1578
        , "to":1597
      }
      , {
        "from":1597
        , "to":1598
      }
      , {
        "from":1598
        , "to":1684
      }
      , {
        "from":1598
        , "to":1608
      }
      , {
        "from":1684
        , "to":1685
      }
      , {
        "from":1685
        , "to":1772
      }
      , {
        "from":1685
        , "to":1694
      }
      , {
        "from":1772
        , "to":1773
      }
      , {
        "from":1773
        , "to":1860
      }
      , {
        "from":1773
        , "to":1782
      }
      , {
        "from":1860
        , "to":1861
      }
      , {
        "from":1861
        , "to":1870
      }
      , {
        "from":1580
        , "to":1581
      }
      , {
        "from":1581
        , "to":1599
      }
      , {
        "from":1599
        , "to":1600
      }
      , {
        "from":1600
        , "to":1686
      }
      , {
        "from":1600
        , "to":1608
      }
      , {
        "from":1686
        , "to":1687
      }
      , {
        "from":1687
        , "to":1774
      }
      , {
        "from":1687
        , "to":1694
      }
      , {
        "from":1774
        , "to":1775
      }
      , {
        "from":1775
        , "to":1862
      }
      , {
        "from":1775
        , "to":1782
      }
      , {
        "from":1862
        , "to":1863
      }
      , {
        "from":1863
        , "to":1870
      }
      , {
        "from":1583
        , "to":1584
      }
      , {
        "from":1584
        , "to":1601
      }
      , {
        "from":1601
        , "to":1602
      }
      , {
        "from":1602
        , "to":1688
      }
      , {
        "from":1602
        , "to":1608
      }
      , {
        "from":1688
        , "to":1689
      }
      , {
        "from":1689
        , "to":1776
      }
      , {
        "from":1689
        , "to":1694
      }
      , {
        "from":1776
        , "to":1777
      }
      , {
        "from":1777
        , "to":1864
      }
      , {
        "from":1777
        , "to":1782
      }
      , {
        "from":1864
        , "to":1865
      }
      , {
        "from":1865
        , "to":1870
      }
      , {
        "from":1586
        , "to":1587
      }
      , {
        "from":1587
        , "to":1603
      }
      , {
        "from":1603
        , "to":1604
      }
      , {
        "from":1604
        , "to":1690
      }
      , {
        "from":1604
        , "to":1608
      }
      , {
        "from":1690
        , "to":1691
      }
      , {
        "from":1691
        , "to":1778
      }
      , {
        "from":1691
        , "to":1694
      }
      , {
        "from":1778
        , "to":1779
      }
      , {
        "from":1779
        , "to":1866
      }
      , {
        "from":1779
        , "to":1782
      }
      , {
        "from":1866
        , "to":1867
      }
      , {
        "from":1867
        , "to":1870
      }
      , {
        "from":1873
        , "to":1874
      }
      , {
        "from":1897
        , "to":1898
      }
      , {
        "from":1921
        , "to":1922
      }
      , {
        "from":1945
        , "to":1946
      }
      , {
        "from":1948
        , "to":1950
      }
      , {
        "from":1949
        , "to":1950
      }
      , {
        "from":1949
        , "to":2013
      }
      , {
        "from":1949
        , "to":1976
      }
      , {
        "from":1950
        , "to":1975
      }
      , {
        "from":1975
        , "to":1976
      }
      , {
        "from":1976
        , "to":1455
      }
      , {
        "from":1492
        , "to":1611
      }
      , {
        "from":1611
        , "to":1946
      }
      , {
        "from":1611
        , "to":1922
      }
      , {
        "from":1611
        , "to":1898
      }
      , {
        "from":1611
        , "to":1874
      }
      , {
        "from":1611
        , "to":1697
      }
      , {
        "from":1611
        , "to":1719
      }
      , {
        "from":1611
        , "to":1741
      }
      , {
        "from":1611
        , "to":1763
      }
      , {
        "from":1611
        , "to":1785
      }
      , {
        "from":1611
        , "to":1807
      }
      , {
        "from":1611
        , "to":1829
      }
      , {
        "from":1611
        , "to":1851
      }
      , {
        "from":1611
        , "to":1956
      }
      , {
        "from":1611
        , "to":1963
      }
      , {
        "from":1611
        , "to":1972
      }
      , {
        "from":1611
        , "to":1612
      }
      , {
        "from":1491
        , "to":1605
      }
      , {
        "from":1605
        , "to":1941
      }
      , {
        "from":1605
        , "to":1917
      }
      , {
        "from":1605
        , "to":1893
      }
      , {
        "from":1605
        , "to":1869
      }
      , {
        "from":1605
        , "to":1847
      }
      , {
        "from":1605
        , "to":1825
      }
      , {
        "from":1605
        , "to":1803
      }
      , {
        "from":1605
        , "to":1781
      }
      , {
        "from":1605
        , "to":1759
      }
      , {
        "from":1605
        , "to":1737
      }
      , {
        "from":1605
        , "to":1715
      }
      , {
        "from":1605
        , "to":1693
      }
      , {
        "from":1605
        , "to":1672
      }
      , {
        "from":1605
        , "to":1651
      }
      , {
        "from":1605
        , "to":1630
      }
      , {
        "from":1605
        , "to":1607
      }
      , {
        "from":1607
        , "to":1608
      }
      , {
        "from":1608
        , "to":1609
      }
      , {
        "from":1609
        , "to":1612
      }
      , {
        "from":1612
        , "to":1952
      }
      , {
        "from":1952
        , "to":1953
      }
      , {
        "from":1953
        , "to":1954
      }
      , {
        "from":1954
        , "to":1955
      }
      , {
        "from":1955
        , "to":1959
      }
      , {
        "from":1959
        , "to":1960
      }
      , {
        "from":1960
        , "to":1966
      }
      , {
        "from":1966
        , "to":1967
      }
      , {
        "from":1967
        , "to":1455
      }
      , {
        "from":1630
        , "to":1631
      }
      , {
        "from":1631
        , "to":1632
      }
      , {
        "from":1632
        , "to":1956
      }
      , {
        "from":1956
        , "to":1957
      }
      , {
        "from":1957
        , "to":1958
      }
      , {
        "from":1958
        , "to":1961
      }
      , {
        "from":1961
        , "to":1962
      }
      , {
        "from":1962
        , "to":1968
      }
      , {
        "from":1968
        , "to":1969
      }
      , {
        "from":1969
        , "to":1455
      }
      , {
        "from":1651
        , "to":1652
      }
      , {
        "from":1652
        , "to":1653
      }
      , {
        "from":1653
        , "to":1963
      }
      , {
        "from":1963
        , "to":1964
      }
      , {
        "from":1964
        , "to":1965
      }
      , {
        "from":1965
        , "to":1970
      }
      , {
        "from":1970
        , "to":1971
      }
      , {
        "from":1971
        , "to":1455
      }
      , {
        "from":1672
        , "to":1673
      }
      , {
        "from":1673
        , "to":1674
      }
      , {
        "from":1674
        , "to":1972
      }
      , {
        "from":1972
        , "to":1973
      }
      , {
        "from":1973
        , "to":1974
      }
      , {
        "from":1974
        , "to":1455
      }
      , {
        "from":1693
        , "to":1694
      }
      , {
        "from":1694
        , "to":1695
      }
      , {
        "from":1695
        , "to":1697
      }
      , {
        "from":1697
        , "to":1977
      }
      , {
        "from":1977
        , "to":1978
      }
      , {
        "from":1715
        , "to":1716
      }
      , {
        "from":1716
        , "to":1717
      }
      , {
        "from":1717
        , "to":1719
      }
      , {
        "from":1719
        , "to":1986
      }
      , {
        "from":1986
        , "to":1987
      }
      , {
        "from":1737
        , "to":1738
      }
      , {
        "from":1738
        , "to":1739
      }
      , {
        "from":1739
        , "to":1741
      }
      , {
        "from":1741
        , "to":1995
      }
      , {
        "from":1995
        , "to":1996
      }
      , {
        "from":1759
        , "to":1760
      }
      , {
        "from":1760
        , "to":1761
      }
      , {
        "from":1761
        , "to":1763
      }
      , {
        "from":1763
        , "to":2004
      }
      , {
        "from":2004
        , "to":2005
      }
      , {
        "from":1781
        , "to":1782
      }
      , {
        "from":1782
        , "to":1783
      }
      , {
        "from":1783
        , "to":1785
      }
      , {
        "from":1785
        , "to":1980
      }
      , {
        "from":1980
        , "to":1981
      }
      , {
        "from":1803
        , "to":1804
      }
      , {
        "from":1804
        , "to":1805
      }
      , {
        "from":1805
        , "to":1807
      }
      , {
        "from":1807
        , "to":1989
      }
      , {
        "from":1989
        , "to":1990
      }
      , {
        "from":1825
        , "to":1826
      }
      , {
        "from":1826
        , "to":1827
      }
      , {
        "from":1827
        , "to":1829
      }
      , {
        "from":1829
        , "to":1998
      }
      , {
        "from":1998
        , "to":1999
      }
      , {
        "from":1847
        , "to":1848
      }
      , {
        "from":1848
        , "to":1849
      }
      , {
        "from":1849
        , "to":1851
      }
      , {
        "from":1851
        , "to":2007
      }
      , {
        "from":2007
        , "to":2008
      }
      , {
        "from":1869
        , "to":1870
      }
      , {
        "from":1870
        , "to":1871
      }
      , {
        "from":1871
        , "to":1874
      }
      , {
        "from":1874
        , "to":1983
      }
      , {
        "from":1983
        , "to":1984
      }
      , {
        "from":1893
        , "to":1894
      }
      , {
        "from":1894
        , "to":1895
      }
      , {
        "from":1895
        , "to":1898
      }
      , {
        "from":1898
        , "to":1992
      }
      , {
        "from":1992
        , "to":1993
      }
      , {
        "from":1917
        , "to":1918
      }
      , {
        "from":1918
        , "to":1919
      }
      , {
        "from":1919
        , "to":1922
      }
      , {
        "from":1922
        , "to":2001
      }
      , {
        "from":2001
        , "to":2002
      }
      , {
        "from":1941
        , "to":1942
      }
      , {
        "from":1942
        , "to":1943
      }
      , {
        "from":1943
        , "to":1946
      }
      , {
        "from":1946
        , "to":2010
      }
      , {
        "from":2010
        , "to":2011
      }
    ]
  }
  , "7":
  {
    "nodes":
    [
      {
        "name":"kernel_cLoader_class.B0"
        , "id":43
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 21"
            , "id":300
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_23221_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_A_extent_1"
                , "id":2017
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2018
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2019
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2020
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2021
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":2022
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2038
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2039
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2040
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2041
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2047
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2050"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2032
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2044
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_cLoader_class.B1, kernel_cLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2054"
                  , "2058"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":2023
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2024
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2025
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2026
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2027
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":2028
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2033
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2034
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":2035
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2045
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2056"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2036
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2037
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2046
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2068"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2031
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2043
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2053"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":2029
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FP Compare"
                , "id":2030
                , "start":"5"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":856
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2042
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_cLoader_class.B5"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2084"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":856
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2015
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":299
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_cLoader_class.B1"
        , "id":44
        , "start":"9"
        , "end":"15"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 22"
            , "id":302
            , "start":"10"
            , "end":"15"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter694_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_23407_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'addr_temp'"
                , "id":2063
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'addr_temp'"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":851
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'i'"
                , "id":2051
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":851
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2050
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2047"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2052
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":851
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2061
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2053
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2043"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2054
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2044"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2055
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2056
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2045"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2057
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":855
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2064
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":855
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2058
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2044"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2059
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2048
                , "start":"12"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_cLoader_class.B2"
        , "id":45
        , "start":"15"
        , "end":"20"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 23"
            , "id":307
            , "start":"16"
            , "end":"20"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter725_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_23564_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":2071
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":2077
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":851
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2078
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":855
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":2069
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":851
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2068
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2046"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2070
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":851
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2072
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"7"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2075
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":854
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2066
                , "start":"17"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"120"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_cLoader_class.B5"
        , "id":48
        , "start":"20"
        , "end":"182"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 24"
            , "id":319
            , "start":"21"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body11_i_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter876_k6_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_23812_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":2097
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":2088
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":851
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":2089
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":858
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2092
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":864
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":2085
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2093
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"5"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":853
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2084
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_cLoader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2042"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":856
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2086
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":858
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":2087
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":856
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_C_serializer_mem_channel"
                , "id":2090
                , "start":"20"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_C_serializer_mem_channel'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":2091
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2082
                , "start":"22"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"160"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":320
            , "start":"25"
            , "end":"182"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"128 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"4"
                , "Start Cycle":"5"
                , "Latency":"157"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":858
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"WR"
            , "id":321
            , "start":"182"
            , "end":"182"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::cLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"162"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_cLoader_class.B4"
        , "id":47
        , "start":"182"
        , "end":"182"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_cLoader_class.B3"
        , "id":46
        , "start":"182"
        , "end":"182"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_cLoader_class.B6"
        , "id":49
        , "start":"182"
        , "end":"183"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":43
        , "to":44
      }
      , {
        "from":2017
        , "to":2018
      }
      , {
        "from":2018
        , "to":2019
      }
      , {
        "from":2018
        , "to":2021
      }
      , {
        "from":2019
        , "to":2020
      }
      , {
        "from":2020
        , "to":2021
      }
      , {
        "from":2021
        , "to":2032
      }
      , {
        "from":2021
        , "to":2022
      }
      , {
        "from":2022
        , "to":2039
      }
      , {
        "from":2022
        , "to":2038
      }
      , {
        "from":2038
        , "to":2039
      }
      , {
        "from":2039
        , "to":2040
      }
      , {
        "from":2040
        , "to":2041
      }
      , {
        "from":2041
        , "to":2047
      }
      , {
        "from":2032
        , "to":2044
      }
      , {
        "from":2023
        , "to":2024
      }
      , {
        "from":2024
        , "to":2025
      }
      , {
        "from":2024
        , "to":2027
      }
      , {
        "from":2025
        , "to":2026
      }
      , {
        "from":2026
        , "to":2027
      }
      , {
        "from":2027
        , "to":2031
      }
      , {
        "from":2027
        , "to":2028
      }
      , {
        "from":2028
        , "to":2034
      }
      , {
        "from":2028
        , "to":2033
      }
      , {
        "from":2033
        , "to":2034
      }
      , {
        "from":2034
        , "to":2036
      }
      , {
        "from":2034
        , "to":2035
      }
      , {
        "from":2035
        , "to":2045
      }
      , {
        "from":2036
        , "to":2037
      }
      , {
        "from":2037
        , "to":2046
      }
      , {
        "from":2031
        , "to":2043
      }
      , {
        "from":2029
        , "to":2030
      }
      , {
        "from":2030
        , "to":2042
      }
      , {
        "from":44
        , "to":45
      }
      , {
        "from":2063
        , "to":2064
      }
      , {
        "from":2063
        , "to":2048
      }
      , {
        "from":2051
        , "to":2052
      }
      , {
        "from":2050
        , "to":2052
      }
      , {
        "from":2052
        , "to":2061
      }
      , {
        "from":2052
        , "to":2059
      }
      , {
        "from":2053
        , "to":2055
      }
      , {
        "from":2054
        , "to":2055
      }
      , {
        "from":2055
        , "to":2057
      }
      , {
        "from":2055
        , "to":2048
      }
      , {
        "from":2056
        , "to":2057
      }
      , {
        "from":2057
        , "to":2064
      }
      , {
        "from":2058
        , "to":2059
      }
      , {
        "from":2059
        , "to":2048
      }
      , {
        "from":45
        , "to":48
      }
      , {
        "from":2071
        , "to":2072
      }
      , {
        "from":2071
        , "to":2066
      }
      , {
        "from":2077
        , "to":2078
      }
      , {
        "from":2077
        , "to":2066
      }
      , {
        "from":2069
        , "to":2070
      }
      , {
        "from":2068
        , "to":2070
      }
      , {
        "from":2070
        , "to":2075
      }
      , {
        "from":2070
        , "to":2072
      }
      , {
        "from":2072
        , "to":2066
      }
      , {
        "from":48
        , "to":47
      }
      , {
        "from":319
        , "to":321
      }
      , {
        "from":319
        , "to":320
      }
      , {
        "from":2097
        , "to":2082
      }
      , {
        "from":2088
        , "to":2092
      }
      , {
        "from":2088
        , "to":2089
      }
      , {
        "from":2089
        , "to":2091
      }
      , {
        "from":2085
        , "to":2093
      }
      , {
        "from":2085
        , "to":2086
      }
      , {
        "from":2093
        , "to":2082
      }
      , {
        "from":2084
        , "to":2086
      }
      , {
        "from":2086
        , "to":2087
      }
      , {
        "from":2087
        , "to":2082
      }
      , {
        "from":2090
        , "to":2091
      }
      , {
        "from":2091
        , "to":2082
      }
      , {
        "from":320
        , "to":321
      }
      , {
        "from":47
        , "to":45
      }
      , {
        "from":47
        , "to":46
      }
      , {
        "from":46
        , "to":44
      }
      , {
        "from":46
        , "to":49
      }
    ]
  }
  , "8":
  {
    "nodes":
    [
      {
        "name":"kernel_Out_class.B0"
        , "id":50
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 25"
            , "id":324
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_25775_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_A_extent_1"
                , "id":2103
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2104
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2105
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2106
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2107
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":2108
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2124
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2125
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2126
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2127
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2132
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Out_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2135"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2118
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2129
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Out_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2138"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":2109
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2110
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":878
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2111
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":878
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2112
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":878
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2113
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":878
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":2114
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":878
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2120
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2121
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2122
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2123
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2131
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_Out_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2145"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2117
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":878
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2119
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2130
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_Out_class.B2, kernel_Out_class.B5, kernel_Out_class.B5, kernel_Out_class.B5"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2148"
                  , "2157"
                  , "2160"
                  , "2163"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":2115
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"3"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FP Compare"
                , "id":2116
                , "start":"2"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Compare"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":881
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2128
                , "start":"0"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_Out_class.B5, kernel_Out_class.B5, kernel_Out_class.B5, kernel_Out_class.B5, kernel_Out_class.B5"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"3"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2180"
                  , "2182"
                  , "2184"
                  , "2186"
                  , "2159"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":881
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2101
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":323
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Out_class.B1"
        , "id":51
        , "start":"9"
        , "end":"14"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 26"
            , "id":326
            , "start":"10"
            , "end":"14"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter654_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_25950_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":2136
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2135
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2132"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2137
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2141
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2138
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2129"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2139
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"4"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2133
                , "start":"11"
                , "end":"14"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_Out_class.B2"
        , "id":52
        , "start":"14"
        , "end":"19"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 27"
            , "id":329
            , "start":"15"
            , "end":"19"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter685_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_26064_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'j'"
                , "id":2146
                , "start":"15"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":878
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2145
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2131"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2147
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":878
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2151
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":878
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2148
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2130"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2149
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"5"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2143
                , "start":"16"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"40"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_Out_class.B5"
        , "id":55
        , "start":"19"
        , "end":"36"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 28"
            , "id":337
            , "start":"20"
            , "end":"24"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body11_i_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter776_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_26279_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":2166
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2157
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2130"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":2158
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2159
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2128"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":881
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2160
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2130"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2161
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":2162
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2163
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2130"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2164
                , "start":"20"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"4"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":877
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2155
                , "start":"21"
                , "end":"24"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"RD"
            , "id":339
            , "start":"24"
            , "end":"24"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::cLoader_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"RD"
            , "id":338
            , "start":"24"
            , "end":"24"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::Product_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"5"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 29"
            , "id":340
            , "start":"24"
            , "end":"36"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body11_i_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c1_enter_k7_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_26279_6gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"5"
                , "Cluster Latency":"12"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_p3"
                , "id":2172
                , "start":"19"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 *"
                , "id":2173
                , "start":"25"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":2174
                , "start":"19"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 *"
                , "id":2175
                , "start":"25"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":2176
                , "start":"19"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 *"
                , "id":2177
                , "start":"25"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p3"
                , "id":2178
                , "start":"19"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p3'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 *"
                , "id":2179
                , "start":"25"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Rounding Scheme":"IEEE-754 RNE Rounding"
                    , "Implementation Preference":"Prefer DSP"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2180
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2128"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":881
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2181
                , "start":"29"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2182
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2128"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":881
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2183
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2184
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2128"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":881
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2185
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2186
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_Out_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2128"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":881
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2187
                , "start":"28"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p2"
                , "id":2188
                , "start":"19"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p2'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"10"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 FP *+"
                , "id":2192
                , "start":"29"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply-Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p2"
                , "id":2189
                , "start":"19"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p2'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"10"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 FP *+"
                , "id":2193
                , "start":"29"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply-Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p2"
                , "id":2190
                , "start":"19"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p2'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"10"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 FP *+"
                , "id":2194
                , "start":"29"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply-Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_p2"
                , "id":2191
                , "start":"19"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_p2'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"10"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"f32 FP *+"
                , "id":2195
                , "start":"29"
                , "end":"33"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Floating-point Multiply-Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp"
                      , "line":1053
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2170
                , "start":"33"
                , "end":"36"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"14"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"136"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"WR"
            , "id":341
            , "start":"36"
            , "end":"36"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Write"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::Out_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"2"
                , "Start Cycle":"17"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":82
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_Out_class.B4"
        , "id":54
        , "start":"36"
        , "end":"36"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_Out_class.B3"
        , "id":53
        , "start":"36"
        , "end":"36"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_Out_class.B6"
        , "id":56
        , "start":"36"
        , "end":"37"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":50
        , "to":51
      }
      , {
        "from":2103
        , "to":2104
      }
      , {
        "from":2104
        , "to":2105
      }
      , {
        "from":2104
        , "to":2107
      }
      , {
        "from":2105
        , "to":2106
      }
      , {
        "from":2106
        , "to":2107
      }
      , {
        "from":2107
        , "to":2118
      }
      , {
        "from":2107
        , "to":2108
      }
      , {
        "from":2108
        , "to":2125
      }
      , {
        "from":2108
        , "to":2124
      }
      , {
        "from":2124
        , "to":2125
      }
      , {
        "from":2125
        , "to":2126
      }
      , {
        "from":2126
        , "to":2127
      }
      , {
        "from":2127
        , "to":2132
      }
      , {
        "from":2118
        , "to":2129
      }
      , {
        "from":2118
        , "to":2119
      }
      , {
        "from":2109
        , "to":2110
      }
      , {
        "from":2110
        , "to":2111
      }
      , {
        "from":2110
        , "to":2113
      }
      , {
        "from":2111
        , "to":2112
      }
      , {
        "from":2112
        , "to":2113
      }
      , {
        "from":2113
        , "to":2117
      }
      , {
        "from":2113
        , "to":2114
      }
      , {
        "from":2114
        , "to":2121
      }
      , {
        "from":2114
        , "to":2120
      }
      , {
        "from":2120
        , "to":2121
      }
      , {
        "from":2121
        , "to":2122
      }
      , {
        "from":2122
        , "to":2123
      }
      , {
        "from":2123
        , "to":2131
      }
      , {
        "from":2117
        , "to":2119
      }
      , {
        "from":2119
        , "to":2130
      }
      , {
        "from":2115
        , "to":2116
      }
      , {
        "from":2116
        , "to":2128
      }
      , {
        "from":51
        , "to":52
      }
      , {
        "from":2136
        , "to":2137
      }
      , {
        "from":2135
        , "to":2137
      }
      , {
        "from":2137
        , "to":2141
      }
      , {
        "from":2137
        , "to":2139
      }
      , {
        "from":2138
        , "to":2139
      }
      , {
        "from":2139
        , "to":2133
      }
      , {
        "from":52
        , "to":55
      }
      , {
        "from":2146
        , "to":2147
      }
      , {
        "from":2145
        , "to":2147
      }
      , {
        "from":2147
        , "to":2151
      }
      , {
        "from":2147
        , "to":2149
      }
      , {
        "from":2148
        , "to":2149
      }
      , {
        "from":2149
        , "to":2143
      }
      , {
        "from":55
        , "to":54
      }
      , {
        "from":337
        , "to":338
      }
      , {
        "from":337
        , "to":341
      }
      , {
        "from":337
        , "to":339
      }
      , {
        "from":2166
        , "to":2155
      }
      , {
        "from":2157
        , "to":2158
      }
      , {
        "from":2158
        , "to":2155
      }
      , {
        "from":2159
        , "to":2161
      }
      , {
        "from":2160
        , "to":2161
      }
      , {
        "from":2161
        , "to":2162
      }
      , {
        "from":2162
        , "to":2155
      }
      , {
        "from":2163
        , "to":2164
      }
      , {
        "from":2164
        , "to":2155
      }
      , {
        "from":339
        , "to":340
      }
      , {
        "from":338
        , "to":340
      }
      , {
        "from":340
        , "to":341
      }
      , {
        "from":2172
        , "to":2173
      }
      , {
        "from":2173
        , "to":2181
      }
      , {
        "from":2174
        , "to":2175
      }
      , {
        "from":2175
        , "to":2183
      }
      , {
        "from":2176
        , "to":2177
      }
      , {
        "from":2177
        , "to":2185
      }
      , {
        "from":2178
        , "to":2179
      }
      , {
        "from":2179
        , "to":2187
      }
      , {
        "from":2180
        , "to":2181
      }
      , {
        "from":2181
        , "to":2192
      }
      , {
        "from":2182
        , "to":2183
      }
      , {
        "from":2183
        , "to":2193
      }
      , {
        "from":2184
        , "to":2185
      }
      , {
        "from":2185
        , "to":2194
      }
      , {
        "from":2186
        , "to":2187
      }
      , {
        "from":2187
        , "to":2195
      }
      , {
        "from":2188
        , "to":2192
      }
      , {
        "from":2192
        , "to":2170
      }
      , {
        "from":2189
        , "to":2193
      }
      , {
        "from":2193
        , "to":2170
      }
      , {
        "from":2190
        , "to":2194
      }
      , {
        "from":2194
        , "to":2170
      }
      , {
        "from":2191
        , "to":2195
      }
      , {
        "from":2195
        , "to":2170
      }
      , {
        "from":54
        , "to":52
      }
      , {
        "from":54
        , "to":53
      }
      , {
        "from":53
        , "to":51
      }
      , {
        "from":53
        , "to":56
      }
    ]
  }
  , "9":
  {
    "nodes":
    [
      {
        "name":"kernel_unloader_class.B0"
        , "id":57
        , "start":"0"
        , "end":"9"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 30"
            , "id":344
            , "start":"1"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_entry_k8_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter_k8_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_28353_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"arg_A_extent_1"
                , "id":2198
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_A_extent_1'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2199
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2200
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2201
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2202
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":2203
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2217
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2218
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2219
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2220
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2225
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_unloader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2228"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2211
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2222
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dests In":"kernel_unloader_class.B1, kernel_unloader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2232"
                  , "2236"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_B_extent_0"
                , "id":2204
                , "start":"0"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_B_extent_0'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2205
                , "start":"2"
                , "end":"2"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"15 (0xF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2206
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2207
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2208
                , "start":"3"
                , "end":"3"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":2209
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Arithmetic Right Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2212
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2213
                , "start":"4"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":2214
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"6 (0x6)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2223
                , "start":"0"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_unloader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2234"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2215
                , "start":"5"
                , "end":"5"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2216
                , "start":"6"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2224
                , "start":"0"
                , "end":"6"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_unloader_class.B2"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2246"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":2210
                , "start":"4"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":2221
                , "start":"0"
                , "end":"4"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "FFwd Dest In":"kernel_unloader_class.B1"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2231"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2196
                , "start":"6"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Feedback"
            , "id":343
            , "start":"8"
            , "end":"9"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"8"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_unloader_class.B1"
        , "id":58
        , "start":"9"
        , "end":"15"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 31"
            , "id":346
            , "start":"10"
            , "end":"15"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k8_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter614_k8_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_28522_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"5"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":2241
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":973
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":2229
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":973
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2228
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2225"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2230
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":973
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2239
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2231
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2221"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2232
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2222"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2233
                , "start":"11"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2234
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2223"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2235
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":977
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2242
                , "start":"12"
                , "end":"12"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":977
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2236
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2222"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2237
                , "start":"11"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2226
                , "start":"12"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"3"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"64"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_unloader_class.B2"
        , "id":59
        , "start":"15"
        , "end":"20"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 32"
            , "id":351
            , "start":"16"
            , "end":"20"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond8_i_preheader_k8_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter645_k8_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_28679_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":2249
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":2255
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":973
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2256
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"64 (0x40)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":977
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'j'"
                , "id":2247
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'j'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":973
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":2246
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "FFwd Src In":"kernel_unloader_class.B0"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "ffwdLinkID":
                [
                  "2224"
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":2248
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":973
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2250
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"7"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2253
                , "start":"17"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"33-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":976
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2244
                , "start":"17"
                , "end":"20"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"120"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernel_unloader_class.B5"
        , "id":62
        , "start":"20"
        , "end":"31"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 33"
            , "id":363
            , "start":"21"
            , "end":"25"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body11_i_k8_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c0_enter796_k8_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_28927_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"1"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Feedback"
                , "id":2267
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":2262
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Max Fanout":"3"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":2263
                , "start":"22"
                , "end":"22"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":2264
                , "start":"21"
                , "end":"21"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"4"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":975
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2260
                , "start":"22"
                , "end":"25"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"136"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"Cluster 34"
            , "id":365
            , "start":"25"
            , "end":"29"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body11_i_k8_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handlers_c1_enter_k8_ztszzn4t2sp5sgemm5sgemmepfirkn4sycl3_v16deviceeebbffp15halide_buffer_ts9_s9_s9_enkulrns2_7handler_28927_5gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"5"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":2273
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":973
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":2274
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":979
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":2277
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                      , "line":983
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_unloader_mem_channel"
                , "id":2275
                , "start":"20"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_unloader_mem_channel'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":2276
                , "start":"26"
                , "end":"26"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":2271
                , "start":"26"
                , "end":"29"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"72"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"RD"
            , "id":364
            , "start":"29"
            , "end":"29"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Pipe Read"
                , "Width":"128 bits"
                , "Depth":"256"
                , "Pipe Name":"sycl::_V1::ext::intel::pipe<pipe_wrapper<t2sp::sgemm::Out_channel_pipe, sycl::_V1::vec<float, 4>"
                , "Stall-free":"No"
                , "Max Fanout":"1"
                , "Start Cycle":"9"
                , "Latency":"0"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                  , "line":67
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":366
            , "start":"29"
            , "end":"31"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"128 bits"
                , "LSU Style":"Burst-coalesced"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"2"
                , "Start Cycle":"9"
                , "Latency":"2"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/4x4-16ResultsPerPE/signal-generator/././sgemm.sycl.h"
                  , "line":979
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernel_unloader_class.B4"
        , "id":61
        , "start":"31"
        , "end":"31"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_unloader_class.B3"
        , "id":60
        , "start":"31"
        , "end":"31"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernel_unloader_class.B6"
        , "id":63
        , "start":"31"
        , "end":"32"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":57
        , "to":58
      }
      , {
        "from":2198
        , "to":2199
      }
      , {
        "from":2199
        , "to":2200
      }
      , {
        "from":2199
        , "to":2202
      }
      , {
        "from":2200
        , "to":2201
      }
      , {
        "from":2201
        , "to":2202
      }
      , {
        "from":2202
        , "to":2211
      }
      , {
        "from":2202
        , "to":2203
      }
      , {
        "from":2203
        , "to":2218
      }
      , {
        "from":2203
        , "to":2217
      }
      , {
        "from":2217
        , "to":2218
      }
      , {
        "from":2218
        , "to":2219
      }
      , {
        "from":2219
        , "to":2220
      }
      , {
        "from":2220
        , "to":2225
      }
      , {
        "from":2211
        , "to":2222
      }
      , {
        "from":2204
        , "to":2205
      }
      , {
        "from":2205
        , "to":2206
      }
      , {
        "from":2205
        , "to":2208
      }
      , {
        "from":2206
        , "to":2207
      }
      , {
        "from":2207
        , "to":2208
      }
      , {
        "from":2208
        , "to":2210
      }
      , {
        "from":2208
        , "to":2209
      }
      , {
        "from":2209
        , "to":2213
      }
      , {
        "from":2209
        , "to":2212
      }
      , {
        "from":2212
        , "to":2213
      }
      , {
        "from":2213
        , "to":2215
      }
      , {
        "from":2213
        , "to":2214
      }
      , {
        "from":2214
        , "to":2223
      }
      , {
        "from":2215
        , "to":2216
      }
      , {
        "from":2216
        , "to":2224
      }
      , {
        "from":2210
        , "to":2221
      }
      , {
        "from":58
        , "to":59
      }
      , {
        "from":2241
        , "to":2242
      }
      , {
        "from":2241
        , "to":2226
      }
      , {
        "from":2229
        , "to":2230
      }
      , {
        "from":2228
        , "to":2230
      }
      , {
        "from":2230
        , "to":2239
      }
      , {
        "from":2230
        , "to":2237
      }
      , {
        "from":2231
        , "to":2233
      }
      , {
        "from":2232
        , "to":2233
      }
      , {
        "from":2233
        , "to":2235
      }
      , {
        "from":2233
        , "to":2226
      }
      , {
        "from":2234
        , "to":2235
      }
      , {
        "from":2235
        , "to":2242
      }
      , {
        "from":2236
        , "to":2237
      }
      , {
        "from":2237
        , "to":2226
      }
      , {
        "from":59
        , "to":62
      }
      , {
        "from":2249
        , "to":2250
      }
      , {
        "from":2249
        , "to":2244
      }
      , {
        "from":2255
        , "to":2256
      }
      , {
        "from":2255
        , "to":2244
      }
      , {
        "from":2247
        , "to":2248
      }
      , {
        "from":2246
        , "to":2248
      }
      , {
        "from":2248
        , "to":2253
      }
      , {
        "from":2248
        , "to":2250
      }
      , {
        "from":2250
        , "to":2244
      }
      , {
        "from":62
        , "to":61
      }
      , {
        "from":363
        , "to":364
      }
      , {
        "from":363
        , "to":366
      }
      , {
        "from":363
        , "to":365
      }
      , {
        "from":2267
        , "to":2260
      }
      , {
        "from":2262
        , "to":2264
      }
      , {
        "from":2262
        , "to":2263
      }
      , {
        "from":2263
        , "to":2260
      }
      , {
        "from":2264
        , "to":2260
      }
      , {
        "from":365
        , "to":366
      }
      , {
        "from":2273
        , "to":2277
      }
      , {
        "from":2273
        , "to":2274
      }
      , {
        "from":2274
        , "to":2276
      }
      , {
        "from":2275
        , "to":2276
      }
      , {
        "from":2276
        , "to":2271
      }
      , {
        "from":364
        , "to":366
      }
      , {
        "from":61
        , "to":59
      }
      , {
        "from":61
        , "to":60
      }
      , {
        "from":60
        , "to":58
      }
      , {
        "from":60
        , "to":63
      }
    ]
  }
}
