{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 14 22:41:58 2012 " "Info: Processing started: Tue Feb 14 22:41:58 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Array_Multiplier -c Array_Multiplier " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Array_Multiplier -c Array_Multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/ripple_g.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/ripple_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_g " "Info (12023): Found entity 1: ripple_g" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/ripple_g.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/ripple_g.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/fulladd.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/fulladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Info (12023): Found entity 1: fulladd" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/fulladd.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/fulladd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/booth_encode.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/booth_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_encode " "Info (12023): Found entity 1: booth_encode" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Booth_encode.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Booth_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "m M Arrary_Mutiplier.v(3) " "Info (10281): Verilog HDL Declaration information at Arrary_Mutiplier.v(3): object \"m\" differs only in case from object \"M\" in the same scope" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/arrary_mutiplier.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/arrary_mutiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arrary_Mutiplier " "Info (12023): Found entity 1: Arrary_Mutiplier" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/add_input.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file /users/albert/dropbox/coding_zone/verilog/ece342_computer_hardware_lab/lab_2/basic array multiplier/add_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_input " "Info (12023): Found entity 1: add_input" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/add_input.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/add_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row1 Arrary_Mutiplier.v(33) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(33): created implicit net for \"S_row1\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carryout Arrary_Mutiplier.v(33) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(33): created implicit net for \"carryout\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row2 Arrary_Mutiplier.v(34) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(34): created implicit net for \"S_row2\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row3 Arrary_Mutiplier.v(35) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(35): created implicit net for \"S_row3\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row4 Arrary_Mutiplier.v(36) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(36): created implicit net for \"S_row4\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row5 Arrary_Mutiplier.v(37) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(37): created implicit net for \"S_row5\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row6 Arrary_Mutiplier.v(38) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(38): created implicit net for \"S_row6\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row7 Arrary_Mutiplier.v(39) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(39): created implicit net for \"S_row7\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_row8 Arrary_Mutiplier.v(40) " "Warning (10236): Verilog HDL Implicit Net warning at Arrary_Mutiplier.v(40): created implicit net for \"S_row8\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arrary_Mutiplier " "Info (12127): Elaborating entity \"Arrary_Mutiplier\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_encode booth_encode:BE " "Info (12128): Elaborating entity \"booth_encode\" for hierarchy \"booth_encode:BE\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "BE" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plus Booth_encode.v(8) " "Warning (10240): Verilog HDL Always Construct warning at Booth_encode.v(8): inferring latch(es) for variable \"plus\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Booth_encode.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Booth_encode.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "minus Booth_encode.v(8) " "Warning (10240): Verilog HDL Always Construct warning at Booth_encode.v(8): inferring latch(es) for variable \"minus\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Booth_encode.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Booth_encode.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "minus\[0\] Booth_encode.v(15) " "Info (10041): Inferred latch for \"minus\[0\]\" at Booth_encode.v(15)" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Booth_encode.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Booth_encode.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plus\[0\] Booth_encode.v(15) " "Info (10041): Inferred latch for \"plus\[0\]\" at Booth_encode.v(15)" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Booth_encode.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Booth_encode.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_input add_input:row_1 " "Info (12128): Elaborating entity \"add_input\" for hierarchy \"add_input:row_1\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "row_1" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos add_input.v(14) " "Warning (10235): Verilog HDL Always Construct warning at add_input.v(14): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/add_input.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/add_input.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "neg add_input.v(14) " "Warning (10235): Verilog HDL Always Construct warning at add_input.v(14): variable \"neg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/add_input.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/add_input.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_g ripple_g:row1 " "Info (12128): Elaborating entity \"ripple_g\" for hierarchy \"ripple_g:row1\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "row1" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd ripple_g:row1\|fulladd:addbit\[0\].stage " "Info (12128): Elaborating entity \"fulladd\" for hierarchy \"ripple_g:row1\|fulladd:addbit\[0\].stage\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/ripple_g.v" "addbit\[0\].stage" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/ripple_g.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[1\] GND " "Warning (13410): Pin \"outcome\[1\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[2\] GND " "Warning (13410): Pin \"outcome\[2\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[3\] GND " "Warning (13410): Pin \"outcome\[3\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[4\] GND " "Warning (13410): Pin \"outcome\[4\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[5\] GND " "Warning (13410): Pin \"outcome\[5\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[6\] GND " "Warning (13410): Pin \"outcome\[6\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[7\] GND " "Warning (13410): Pin \"outcome\[7\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[8\] GND " "Warning (13410): Pin \"outcome\[8\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[9\] GND " "Warning (13410): Pin \"outcome\[9\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[10\] GND " "Warning (13410): Pin \"outcome\[10\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[11\] GND " "Warning (13410): Pin \"outcome\[11\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[12\] GND " "Warning (13410): Pin \"outcome\[12\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[13\] GND " "Warning (13410): Pin \"outcome\[13\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[14\] GND " "Warning (13410): Pin \"outcome\[14\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "outcome\[15\] GND " "Warning (13410): Pin \"outcome\[15\]\" is stuck at GND" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/albert/Documents/Quartus_workspace/2_Basic_array_Multiplier/Array_Multiplier.map.smsg " "Info (144001): Generated suppressed messages file C:/Users/albert/Documents/Quartus_workspace/2_Basic_array_Multiplier/Array_Multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning (21074): Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[1\] " "Warning (15610): No output dependent on input pin \"M\[1\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[2\] " "Warning (15610): No output dependent on input pin \"M\[2\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[3\] " "Warning (15610): No output dependent on input pin \"M\[3\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[4\] " "Warning (15610): No output dependent on input pin \"M\[4\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[5\] " "Warning (15610): No output dependent on input pin \"M\[5\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[6\] " "Warning (15610): No output dependent on input pin \"M\[6\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[7\] " "Warning (15610): No output dependent on input pin \"M\[7\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Q\[1\] " "Warning (15610): No output dependent on input pin \"Q\[1\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Q\[2\] " "Warning (15610): No output dependent on input pin \"Q\[2\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Q\[3\] " "Warning (15610): No output dependent on input pin \"Q\[3\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Q\[4\] " "Warning (15610): No output dependent on input pin \"Q\[4\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Q\[5\] " "Warning (15610): No output dependent on input pin \"Q\[5\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Q\[6\] " "Warning (15610): No output dependent on input pin \"Q\[6\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Q\[7\] " "Warning (15610): No output dependent on input pin \"Q\[7\]\"" {  } { { "../../../Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" "" { Text "C:/Users/albert/Dropbox/Coding_zone/Verilog/ECE342_Computer_Hardware_Lab/Lab_2/Basic Array Multiplier/Arrary_Mutiplier.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Info (21057): Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info (21058): Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info (21059): Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info (21061): Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 22:42:08 2012 " "Info: Processing ended: Tue Feb 14 22:42:08 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
