###############################################################################
# Created by write_sdc
###############################################################################
current_design mul_32
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 1000.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[0]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[10]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[11]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[12]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[13]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[14]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[15]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[16]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[17]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[18]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[19]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[1]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[20]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[21]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[22]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[23]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[24]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[25]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[26]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[27]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[28]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[29]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[2]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[30]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[31]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[3]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[4]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[5]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[6]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[7]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[8]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[9]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[0]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[10]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[11]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[12]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[13]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[14]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[15]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[16]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[17]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[18]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[19]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[1]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[20]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[21]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[22]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[23]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[24]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[25]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[26]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[27]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[28]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[29]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[2]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[30]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[31]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[3]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[4]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[5]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[6]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[7]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[8]}]
set_input_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[9]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[0]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[10]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[11]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[12]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[13]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[14]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[15]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[16]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[17]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[18]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[19]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[1]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[20]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[21]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[22]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[23]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[24]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[25]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[26]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[27]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[28]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[29]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[2]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[30]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[31]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[32]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[33]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[34]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[35]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[36]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[37]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[38]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[39]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[3]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[40]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[41]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[42]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[43]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[44]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[45]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[46]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[47]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[48]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[49]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[4]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[50]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[51]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[52]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[53]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[54]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[55]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[56]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[57]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[58]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[59]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[5]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[60]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[61]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[62]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[63]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[6]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[7]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[8]}]
set_output_delay 200.0000 -clock [get_clocks {clk}] -add_delay [get_ports {C[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {C[63]}]
set_load -pin_load 0.0334 [get_ports {C[62]}]
set_load -pin_load 0.0334 [get_ports {C[61]}]
set_load -pin_load 0.0334 [get_ports {C[60]}]
set_load -pin_load 0.0334 [get_ports {C[59]}]
set_load -pin_load 0.0334 [get_ports {C[58]}]
set_load -pin_load 0.0334 [get_ports {C[57]}]
set_load -pin_load 0.0334 [get_ports {C[56]}]
set_load -pin_load 0.0334 [get_ports {C[55]}]
set_load -pin_load 0.0334 [get_ports {C[54]}]
set_load -pin_load 0.0334 [get_ports {C[53]}]
set_load -pin_load 0.0334 [get_ports {C[52]}]
set_load -pin_load 0.0334 [get_ports {C[51]}]
set_load -pin_load 0.0334 [get_ports {C[50]}]
set_load -pin_load 0.0334 [get_ports {C[49]}]
set_load -pin_load 0.0334 [get_ports {C[48]}]
set_load -pin_load 0.0334 [get_ports {C[47]}]
set_load -pin_load 0.0334 [get_ports {C[46]}]
set_load -pin_load 0.0334 [get_ports {C[45]}]
set_load -pin_load 0.0334 [get_ports {C[44]}]
set_load -pin_load 0.0334 [get_ports {C[43]}]
set_load -pin_load 0.0334 [get_ports {C[42]}]
set_load -pin_load 0.0334 [get_ports {C[41]}]
set_load -pin_load 0.0334 [get_ports {C[40]}]
set_load -pin_load 0.0334 [get_ports {C[39]}]
set_load -pin_load 0.0334 [get_ports {C[38]}]
set_load -pin_load 0.0334 [get_ports {C[37]}]
set_load -pin_load 0.0334 [get_ports {C[36]}]
set_load -pin_load 0.0334 [get_ports {C[35]}]
set_load -pin_load 0.0334 [get_ports {C[34]}]
set_load -pin_load 0.0334 [get_ports {C[33]}]
set_load -pin_load 0.0334 [get_ports {C[32]}]
set_load -pin_load 0.0334 [get_ports {C[31]}]
set_load -pin_load 0.0334 [get_ports {C[30]}]
set_load -pin_load 0.0334 [get_ports {C[29]}]
set_load -pin_load 0.0334 [get_ports {C[28]}]
set_load -pin_load 0.0334 [get_ports {C[27]}]
set_load -pin_load 0.0334 [get_ports {C[26]}]
set_load -pin_load 0.0334 [get_ports {C[25]}]
set_load -pin_load 0.0334 [get_ports {C[24]}]
set_load -pin_load 0.0334 [get_ports {C[23]}]
set_load -pin_load 0.0334 [get_ports {C[22]}]
set_load -pin_load 0.0334 [get_ports {C[21]}]
set_load -pin_load 0.0334 [get_ports {C[20]}]
set_load -pin_load 0.0334 [get_ports {C[19]}]
set_load -pin_load 0.0334 [get_ports {C[18]}]
set_load -pin_load 0.0334 [get_ports {C[17]}]
set_load -pin_load 0.0334 [get_ports {C[16]}]
set_load -pin_load 0.0334 [get_ports {C[15]}]
set_load -pin_load 0.0334 [get_ports {C[14]}]
set_load -pin_load 0.0334 [get_ports {C[13]}]
set_load -pin_load 0.0334 [get_ports {C[12]}]
set_load -pin_load 0.0334 [get_ports {C[11]}]
set_load -pin_load 0.0334 [get_ports {C[10]}]
set_load -pin_load 0.0334 [get_ports {C[9]}]
set_load -pin_load 0.0334 [get_ports {C[8]}]
set_load -pin_load 0.0334 [get_ports {C[7]}]
set_load -pin_load 0.0334 [get_ports {C[6]}]
set_load -pin_load 0.0334 [get_ports {C[5]}]
set_load -pin_load 0.0334 [get_ports {C[4]}]
set_load -pin_load 0.0334 [get_ports {C[3]}]
set_load -pin_load 0.0334 [get_ports {C[2]}]
set_load -pin_load 0.0334 [get_ports {C[1]}]
set_load -pin_load 0.0334 [get_ports {C[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[0]}]
###############################################################################
# Design Rules
###############################################################################
set_max_transition 0.7500 [current_design]
set_max_capacitance 0.2000 [current_design]
set_max_fanout 10.0000 [current_design]
