<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>0</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock pins with no clock driven</data>
                    </row>
                    <row>
                        <data>There are 0 nodes without an associated clock assignment.</data>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>1</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 1 input ports with no input delay specified.</data>
                        <row>
                            <data>sys_rst_n</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>22</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 22 output ports with no output delay specified.</data>
                        <row>
                            <data>ram_addr[0]</data>
                        </row>
                        <row>
                            <data>ram_addr[1]</data>
                        </row>
                        <row>
                            <data>ram_addr[2]</data>
                        </row>
                        <row>
                            <data>ram_addr[3]</data>
                        </row>
                        <row>
                            <data>ram_addr[4]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[0]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[1]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[2]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[3]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[4]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[5]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[6]</data>
                        </row>
                        <row>
                            <data>ram_rd_data[7]</data>
                        </row>
                        <row>
                            <data>ram_rw_en</data>
                        </row>
                        <row>
                            <data>ram_wr_data[0]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[1]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[2]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[3]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[4]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[5]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[6]</data>
                        </row>
                        <row>
                            <data>ram_wr_data[7]</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latch_loops</data>
            <data>0</data>
            <table_container>
                <table id="latch loops_detailed_report" title="latch_loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latch loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="report_timing_clock_summary" title="Clock Summary" column_number="10" tree="">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>ip_1port_ram|sys_clk</data>
            <data>Declared</data>
            <data>1000.0000</data>
            <data>1.0000MHz</data>
            <data>0.0000</data>
            <data>500.0000</data>
            <data>17</data>
            <data>0</data>
            <data/>
            <data>{ sys_clk }</data>
        </row>
    </table>
    <table id="report_timing_fmax" title="Fmax Summary" column_number="4">
        <column_headers>
            <data>Clock</data>
            <data>Fmax</data>
            <data>Requested Frequency</data>
            <data>Slack</data>
        </column_headers>
        <row>
            <data>ip_1port_ram|sys_clk</data>
            <data>321.6468MHz</data>
            <data>1.0000MHz</data>
            <data>996.891</data>
        </row>
    </table>
    <table id="report_clock_interaction" title="Clock Interaction" column_number="12">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Common Primary Clock</data>
            <data>Inter-Clock Constrains</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing End Point(TNS)</data>
            <data>Total End Point(TNS)</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing End Point(THS)</data>
            <data>Total End Point(THS)</data>
        </column_headers>
        <row>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>YES</data>
            <data>Timed</data>
            <data>996.891</data>
            <data>0.000</data>
            <data>0</data>
            <data>78</data>
            <data>0.140</data>
            <data>0.000</data>
            <data>0</data>
            <data>78</data>
        </row>
    </table>
    <table id="report_timing_slow_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>996.891</data>
            <data>0.000</data>
            <data>0</data>
            <data>78</data>
        </row>
    </table>
    <table id="report_timing_slow_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>0.140</data>
            <data>0.000</data>
            <data>0</data>
            <data>78</data>
        </row>
    </table>
    <table id="report_timing_slow_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>ip_1port_ram|sys_clk</data>
            <data>499.102</data>
            <data>0.000</data>
            <data>0</data>
            <data>17</data>
        </row>
    </table>
    <table id="report_clock_network_slow" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>ip_1port_ram|sys_clk (1.00MHZ) (drive 17 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/I (0.044, 0.044, 0.044, 0.044)</data>
                    <row>
                        <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O (0.957, 1.298, 1.019, 1.411)</data>
                        <row>
                            <data object_valid="true">sys_clk_ibuf/ntD (net)</data>
                            <row>
                                <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/IN (0.957, 1.298, 1.019, 1.411)</data>
                                <row>
                                    <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK (1.005, 1.374, 1.067, 1.486)</data>
                                    <row>
                                        <data object_valid="true">_N0 (net)</data>
                                        <row>
                                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLK (1.883, 2.406, 1.940, 2.529)</data>
                                            <row>
                                                <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT (1.883, 2.406, 1.940, 2.529)</data>
                                                <row>
                                                    <data object_valid="true">ntclkbufg_0 (net)</data>
                                                    <row>
                                                        <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA (3.649, 4.511, 3.711, 4.644)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB (3.666, 4.528, 3.728, 4.661)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[0]/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[1]/opit_0_inv_L5Q_perm/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/CLK (3.640, 4.502, 3.702, 4.635)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[3]/opit_0_inv_L5Q_perm/CLK (3.642, 4.504, 3.705, 4.638)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK (3.651, 4.513, 3.714, 4.647)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="40">u_ram_rw/ram_en/opit_0_inv/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK (3.650, 4.512, 3.712, 4.645)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/CLK (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/CLK (3.653, 4.516, 3.716, 4.649)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/CLK (3.648, 4.510, 3.710, 4.643)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK (3.648, 4.510, 3.710, 4.643)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[4]/opit_0_inv_A2Q21/CLK (3.652, 4.514, 3.715, 4.648)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[5]/opit_0_inv_AQ_perm/CLK (3.647, 4.509, 3.709, 4.642)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="report_timing_slow_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>996.891</data>
            <data>3</data>
            <data>8</data>
            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK</data>
            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/Cin</data>
            <data/>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>rise-rise</data>
            <data>-0.116</data>
            <data>4.514</data>
            <data>3.648</data>
            <data>0.750</data>
            <data>1000.000</data>
            <data>2.776</data>
            <data>1.559 (56.2%)</data>
            <data>1.217 (43.8%)</data>
            <general_container>
                <data>Path #1: setup slack is 996.891(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.290" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>2.108</data>
                            <data>4.514</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_138_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_138_141/Q1</data>
                            <data>tco</data>
                            <data>0.291</data>
                            <data>4.805</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/Q1</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.395</data>
                            <data>5.200</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="29">u_ram_rw/rw_cnt [2]</data>
                        </row>
                        <row>
                            <data>CLMS_138_145/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>5.410</data>
                            <data>r</data>
                            <data object_valid="true">u_ram_rw/N9_mux4_4/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.268</data>
                            <data>5.678</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N89</data>
                        </row>
                        <row>
                            <data>CLMS_138_149/Y1</data>
                            <data>td</data>
                            <data>0.468</data>
                            <data>6.146</data>
                            <data>r</data>
                            <data object_valid="true">u_ram_rw/N28/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.554</data>
                            <data>6.700</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="71">u_ram_rw/N28</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.474</data>
                            <data>7.174</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.174</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N64</data>
                        </row>
                        <row>
                            <data>CLMA_130_145/COUT</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>7.232</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.232</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N66</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>7.290</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.290</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N68</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/Cin</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1004.181" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>1000.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>1000.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>1000.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1000.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1001.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1001.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1001.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.765</data>
                            <data>1003.648</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_130_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.750</data>
                            <data>1004.398</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>1004.348</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.167</data>
                            <data>1004.181</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>996.946</data>
            <data>3</data>
            <data>8</data>
            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK</data>
            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/Cin</data>
            <data/>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>rise-rise</data>
            <data>-0.116</data>
            <data>4.514</data>
            <data>3.648</data>
            <data>0.750</data>
            <data>1000.000</data>
            <data>2.718</data>
            <data>1.501 (55.2%)</data>
            <data>1.217 (44.8%)</data>
            <general_container>
                <data>Path #2: setup slack is 996.946(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.232" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>2.108</data>
                            <data>4.514</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_138_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_138_141/Q1</data>
                            <data>tco</data>
                            <data>0.291</data>
                            <data>4.805</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/Q1</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.395</data>
                            <data>5.200</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="29">u_ram_rw/rw_cnt [2]</data>
                        </row>
                        <row>
                            <data>CLMS_138_145/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>5.410</data>
                            <data>r</data>
                            <data object_valid="true">u_ram_rw/N9_mux4_4/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.268</data>
                            <data>5.678</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N89</data>
                        </row>
                        <row>
                            <data>CLMS_138_149/Y1</data>
                            <data>td</data>
                            <data>0.468</data>
                            <data>6.146</data>
                            <data>r</data>
                            <data object_valid="true">u_ram_rw/N28/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.554</data>
                            <data>6.700</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="71">u_ram_rw/N28</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.474</data>
                            <data>7.174</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.174</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N64</data>
                        </row>
                        <row>
                            <data>CLMA_130_145/COUT</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>7.232</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.232</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N66</data>
                        </row>
                        <row>
                            <data>CLMA_130_149/CIN</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/Cin</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1004.178" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>1000.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>1000.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>1000.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1000.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1001.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1001.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1001.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.765</data>
                            <data>1003.648</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_130_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.750</data>
                            <data>1004.398</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>1004.348</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.170</data>
                            <data>1004.178</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>997.028</data>
            <data>2</data>
            <data>8</data>
            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK</data>
            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cin</data>
            <data/>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>rise-rise</data>
            <data>-0.111</data>
            <data>4.514</data>
            <data>3.653</data>
            <data>0.750</data>
            <data>1000.000</data>
            <data>2.644</data>
            <data>1.427 (54.0%)</data>
            <data>1.217 (46.0%)</data>
            <general_container>
                <data>Path #3: setup slack is 997.028(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.158" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>2.108</data>
                            <data>4.514</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_138_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_138_141/Q1</data>
                            <data>tco</data>
                            <data>0.291</data>
                            <data>4.805</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/Q1</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.395</data>
                            <data>5.200</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="29">u_ram_rw/rw_cnt [2]</data>
                        </row>
                        <row>
                            <data>CLMS_138_145/Y2</data>
                            <data>td</data>
                            <data>0.210</data>
                            <data>5.410</data>
                            <data>r</data>
                            <data object_valid="true">u_ram_rw/N9_mux4_4/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.268</data>
                            <data>5.678</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N89</data>
                        </row>
                        <row>
                            <data>CLMS_138_149/Y1</data>
                            <data>td</data>
                            <data>0.468</data>
                            <data>6.146</data>
                            <data>r</data>
                            <data object_valid="true">u_ram_rw/N28/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.554</data>
                            <data>6.700</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="71">u_ram_rw/N28</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.458</data>
                            <data>7.158</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>7.158</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N64</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cin</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1004.186" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>1000.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>1000.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>1000.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1000.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1001.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1001.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1001.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.770</data>
                            <data>1003.653</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_130_145/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.750</data>
                            <data>1004.403</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>1004.353</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.167</data>
                            <data>1004.186</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.140</data>
            <data>0</data>
            <data>5</data>
            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]</data>
            <data/>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>rise-rise</data>
            <data>0.110</data>
            <data>3.651</data>
            <data>4.511</data>
            <data>-0.750</data>
            <data>0.000</data>
            <data>0.460</data>
            <data>0.224 (48.7%)</data>
            <data>0.236 (51.3%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.140(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.111" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.768</data>
                            <data>3.651</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_146_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_137/Q1</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>3.875</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.236</data>
                            <data>4.111</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="28">nt_ram_addr[4]</data>
                        </row>
                        <row>
                            <data>DRM_142_128/ADA0[9]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.971" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>2.105</data>
                            <data>4.511</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_128/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.750</data>
                            <data>3.761</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.761</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.210</data>
                            <data>3.971</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.317</data>
            <data>0</data>
            <data>5</data>
            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[9]</data>
            <data/>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>rise-rise</data>
            <data>0.127</data>
            <data>3.651</data>
            <data>4.528</data>
            <data>-0.750</data>
            <data>0.000</data>
            <data>0.584</data>
            <data>0.229 (39.2%)</data>
            <data>0.355 (60.8%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.317(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.235" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.768</data>
                            <data>3.651</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_146_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_137/Q1</data>
                            <data>tco</data>
                            <data>0.229</data>
                            <data>3.880</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.355</data>
                            <data>4.235</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="28">nt_ram_addr[4]</data>
                        </row>
                        <row>
                            <data>DRM_142_128/ADB0[9]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[9]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.918" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>2.122</data>
                            <data>4.528</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_128/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.750</data>
                            <data>3.778</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.778</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.140</data>
                            <data>3.918</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.356</data>
            <data>0</data>
            <data>6</data>
            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[3]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[8]</data>
            <data/>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>rise-rise</data>
            <data>0.119</data>
            <data>3.642</data>
            <data>4.511</data>
            <data>-0.750</data>
            <data>0.000</data>
            <data>0.685</data>
            <data>0.224 (32.7%)</data>
            <data>0.461 (67.3%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.356(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.327" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.913</data>
                            <data>0.957</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.957</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.048</data>
                            <data>1.005</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.878</data>
                            <data>1.883</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.883</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.759</data>
                            <data>3.642</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_150_140/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_150_140/Q1</data>
                            <data>tco</data>
                            <data>0.224</data>
                            <data>3.866</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[3]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.461</data>
                            <data>4.327</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="28">nt_ram_addr[3]</data>
                        </row>
                        <row>
                            <data>DRM_142_128/ADA0[8]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[8]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.971" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>1.254</data>
                            <data>1.298</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.298</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.076</data>
                            <data>1.374</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.032</data>
                            <data>2.406</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.406</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>2.105</data>
                            <data>4.511</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_128/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.750</data>
                            <data>3.761</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.761</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.210</data>
                            <data>3.971</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>499.102</data>
            <data>500.000</data>
            <data>0.898</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>High Pulse Width</data>
            <data>DRM_142_128/CLKA[0]</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA</data>
        </row>
        <row>
            <data>499.102</data>
            <data>500.000</data>
            <data>0.898</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_142_128/CLKA[0]</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA</data>
        </row>
        <row>
            <data>499.102</data>
            <data>500.000</data>
            <data>0.898</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>High Pulse Width</data>
            <data>DRM_142_128/CLKB[0]</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
        </row>
    </table>
    <table id="report_timing_fast_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>997.767</data>
            <data>0.000</data>
            <data>0</data>
            <data>78</data>
        </row>
    </table>
    <table id="report_timing_fast_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>0.120</data>
            <data>0.000</data>
            <data>0</data>
            <data>78</data>
        </row>
    </table>
    <table id="report_timing_fast_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>ip_1port_ram|sys_clk</data>
            <data>499.282</data>
            <data>0.000</data>
            <data>0</data>
            <data>17</data>
        </row>
    </table>
    <table id="report_clock_network_fast" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>ip_1port_ram|sys_clk (1.00MHZ) (drive 17 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/I (0.044, 0.044, 0.044, 0.044)</data>
                    <row>
                        <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O (0.778, 1.012, 0.828, 1.100)</data>
                        <row>
                            <data object_valid="true">sys_clk_ibuf/ntD (net)</data>
                            <row>
                                <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/IN (0.778, 1.012, 0.828, 1.100)</data>
                                <row>
                                    <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK (0.816, 1.070, 0.866, 1.157)</data>
                                    <row>
                                        <data object_valid="true">_N0 (net)</data>
                                        <row>
                                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLK (1.286, 1.580, 1.334, 1.671)</data>
                                            <row>
                                                <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT (1.286, 1.580, 1.334, 1.671)</data>
                                                <row>
                                                    <data object_valid="true">ntclkbufg_0 (net)</data>
                                                    <row>
                                                        <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA (2.292, 2.706, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB (2.305, 2.719, 2.355, 2.817)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[0]/opit_0_inv_L5Q_perm/CLK (2.293, 2.707, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[1]/opit_0_inv_L5Q_perm/CLK (2.286, 2.699, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/CLK (2.285, 2.698, 2.336, 2.797)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[3]/opit_0_inv_L5Q_perm/CLK (2.286, 2.699, 2.338, 2.799)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK (2.293, 2.707, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="40">u_ram_rw/ram_en/opit_0_inv/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK (2.294, 2.708, 2.342, 2.804)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/CLK (2.297, 2.711, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/CLK (2.297, 2.711, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/CLK (2.293, 2.707, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK (2.293, 2.707, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[4]/opit_0_inv_A2Q21/CLK (2.295, 2.709, 2.344, 2.806)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[5]/opit_0_inv_AQ_perm/CLK (2.291, 2.705, 2.340, 2.801)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="report_timing_fast_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>997.767</data>
            <data>3</data>
            <data>8</data>
            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK</data>
            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/Cin</data>
            <data/>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>rise-rise</data>
            <data>-0.058</data>
            <data>2.709</data>
            <data>2.293</data>
            <data>0.358</data>
            <data>1000.000</data>
            <data>1.997</data>
            <data>1.298 (65.0%)</data>
            <data>0.699 (35.0%)</data>
            <general_container>
                <data>Path #1: setup slack is 997.767(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.706" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.129</data>
                            <data>2.709</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_138_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_138_141/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>2.930</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/Q0</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.169</data>
                            <data>3.099</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="29">u_ram_rw/rw_cnt [1]</data>
                        </row>
                        <row>
                            <data>CLMS_138_145/Y2</data>
                            <data>td</data>
                            <data>0.264</data>
                            <data>3.363</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_rw/N9_mux4_4/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.173</data>
                            <data>3.536</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N89</data>
                        </row>
                        <row>
                            <data>CLMS_138_149/Y1</data>
                            <data>td</data>
                            <data>0.360</data>
                            <data>3.896</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_rw/N28/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.357</data>
                            <data>4.253</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="71">u_ram_rw/N28</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.365</data>
                            <data>4.618</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>4.618</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N64</data>
                        </row>
                        <row>
                            <data>CLMA_130_145/COUT</data>
                            <data>td</data>
                            <data>0.044</data>
                            <data>4.662</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>4.662</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N66</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.044</data>
                            <data>4.706</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>4.706</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N68</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/Cin</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1002.473" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>1000.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>1000.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>1000.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1000.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>1000.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1001.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1001.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.007</data>
                            <data>1002.293</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_130_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.358</data>
                            <data>1002.651</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>1002.601</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.128</data>
                            <data>1002.473</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>997.807</data>
            <data>3</data>
            <data>8</data>
            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK</data>
            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/Cin</data>
            <data/>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>rise-rise</data>
            <data>-0.058</data>
            <data>2.709</data>
            <data>2.293</data>
            <data>0.358</data>
            <data>1000.000</data>
            <data>1.953</data>
            <data>1.254 (64.2%)</data>
            <data>0.699 (35.8%)</data>
            <general_container>
                <data>Path #2: setup slack is 997.807(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.662" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.129</data>
                            <data>2.709</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_138_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_138_141/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>2.930</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/Q0</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.169</data>
                            <data>3.099</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="29">u_ram_rw/rw_cnt [1]</data>
                        </row>
                        <row>
                            <data>CLMS_138_145/Y2</data>
                            <data>td</data>
                            <data>0.264</data>
                            <data>3.363</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_rw/N9_mux4_4/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.173</data>
                            <data>3.536</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N89</data>
                        </row>
                        <row>
                            <data>CLMS_138_149/Y1</data>
                            <data>td</data>
                            <data>0.360</data>
                            <data>3.896</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_rw/N28/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.357</data>
                            <data>4.253</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="71">u_ram_rw/N28</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.365</data>
                            <data>4.618</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>4.618</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N64</data>
                        </row>
                        <row>
                            <data>CLMA_130_145/COUT</data>
                            <data>td</data>
                            <data>0.044</data>
                            <data>4.662</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>4.662</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N66</data>
                        </row>
                        <row>
                            <data>CLMA_130_149/CIN</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/Cin</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1002.469" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>1000.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>1000.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>1000.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1000.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>1000.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1001.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1001.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.007</data>
                            <data>1002.293</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_130_149/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.358</data>
                            <data>1002.651</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>1002.601</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.132</data>
                            <data>1002.469</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>997.871</data>
            <data>2</data>
            <data>8</data>
            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK</data>
            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cin</data>
            <data/>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>rise-rise</data>
            <data>-0.054</data>
            <data>2.709</data>
            <data>2.297</data>
            <data>0.358</data>
            <data>1000.000</data>
            <data>1.897</data>
            <data>1.198 (63.2%)</data>
            <data>0.699 (36.8%)</data>
            <general_container>
                <data>Path #3: setup slack is 997.871(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.606" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.129</data>
                            <data>2.709</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_138_141/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_138_141/Q0</data>
                            <data>tco</data>
                            <data>0.221</data>
                            <data>2.930</data>
                            <data>f</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="48">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/Q0</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.169</data>
                            <data>3.099</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="29">u_ram_rw/rw_cnt [1]</data>
                        </row>
                        <row>
                            <data>CLMS_138_145/Y2</data>
                            <data>td</data>
                            <data>0.264</data>
                            <data>3.363</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_rw/N9_mux4_4/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.173</data>
                            <data>3.536</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N89</data>
                        </row>
                        <row>
                            <data>CLMS_138_149/Y1</data>
                            <data>td</data>
                            <data>0.360</data>
                            <data>3.896</data>
                            <data>f</data>
                            <data object_valid="true">u_ram_rw/N28/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.357</data>
                            <data>4.253</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="71">u_ram_rw/N28</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.353</data>
                            <data>4.606</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/Cout</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>4.606</data>
                            <data> </data>
                            <data object_valid="true">u_ram_rw/_N64</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/Cin</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 1002.477" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>1000.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>1000.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>1000.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>1000.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1000.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>1000.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1001.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1001.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.011</data>
                            <data>1002.297</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_130_145/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="68">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.358</data>
                            <data>1002.655</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>1002.605</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.128</data>
                            <data>1002.477</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.120</data>
            <data>0</data>
            <data>5</data>
            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]</data>
            <data/>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>rise-rise</data>
            <data>0.055</data>
            <data>2.293</data>
            <data>2.706</data>
            <data>-0.358</data>
            <data>0.000</data>
            <data>0.341</data>
            <data>0.184 (54.0%)</data>
            <data>0.157 (46.0%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.120(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.634" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.007</data>
                            <data>2.293</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_146_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_137/Q1</data>
                            <data>tco</data>
                            <data>0.184</data>
                            <data>2.477</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.157</data>
                            <data>2.634</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="28">nt_ram_addr[4]</data>
                        </row>
                        <row>
                            <data>DRM_142_128/ADA0[9]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[9]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.514" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.126</data>
                            <data>2.706</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_128/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.358</data>
                            <data>2.348</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.348</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.166</data>
                            <data>2.514</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.232</data>
            <data>0</data>
            <data>5</data>
            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[9]</data>
            <data/>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>rise-rise</data>
            <data>0.068</data>
            <data>2.293</data>
            <data>2.719</data>
            <data>-0.358</data>
            <data>0.000</data>
            <data>0.407</data>
            <data>0.184 (45.2%)</data>
            <data>0.223 (54.8%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.232(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.700" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.007</data>
                            <data>2.293</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_146_137/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_137/Q1</data>
                            <data>tco</data>
                            <data>0.184</data>
                            <data>2.477</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.223</data>
                            <data>2.700</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="28">nt_ram_addr[4]</data>
                        </row>
                        <row>
                            <data>DRM_142_128/ADB0[9]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRB[9]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.468" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.139</data>
                            <data>2.719</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_128/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.358</data>
                            <data>2.361</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.361</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.107</data>
                            <data>2.468</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.246</data>
            <data>0</data>
            <data>7</data>
            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]</data>
            <data/>
            <data>ip_1port_ram|sys_clk</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>rise-rise</data>
            <data>0.063</data>
            <data>2.285</data>
            <data>2.706</data>
            <data>-0.358</data>
            <data>0.000</data>
            <data>0.475</data>
            <data>0.182 (38.3%)</data>
            <data>0.293 (61.7%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.246(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.760" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.778</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.778</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.816</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.470</data>
                            <data>1.286</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.286</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>0.999</data>
                            <data>2.285</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_146_145/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_146_145/Q0</data>
                            <data>tco</data>
                            <data>0.182</data>
                            <data>2.467</data>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="58">u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=7)</data>
                            <data>0.293</data>
                            <data>2.760</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="28">nt_ram_addr[2]</data>
                        </row>
                        <row>
                            <data>DRM_142_128/ADA0[7]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/ADDRA[7]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.514" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock ip_1port_ram|sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>V9</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.044</data>
                            <data>0.044</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBS_128_0/DIN</data>
                            <data>td</data>
                            <data>0.968</data>
                            <data>1.012</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.012</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_131_5/INCK</data>
                            <data>td</data>
                            <data>0.058</data>
                            <data>1.070</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.510</data>
                            <data>1.580</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_56_112/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.580</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="21">clkbufg_0/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=17)</data>
                            <data>1.126</data>
                            <data>2.706</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>DRM_142_128/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.358</data>
                            <data>2.348</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.348</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.166</data>
                            <data>2.514</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>499.282</data>
            <data>500.000</data>
            <data>0.718</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>High Pulse Width</data>
            <data>DRM_142_128/CLKA[0]</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA</data>
        </row>
        <row>
            <data>499.282</data>
            <data>500.000</data>
            <data>0.718</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_142_128/CLKA[0]</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA</data>
        </row>
        <row>
            <data>499.282</data>
            <data>500.000</data>
            <data>0.718</data>
            <data>ip_1port_ram|sys_clk</data>
            <data>High Pulse Width</data>
            <data>DRM_142_128/CLKB[0]</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="510">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
        </row>
    </table>
    <table id="report_timing_runtime" title="Timing Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:4s</data>
            <data>0h:0m:4s</data>
            <data>0h:0m:6s</data>
            <data>819</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 3900X 12-Core Processor</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_messages" title="Timing Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="5">Timing-4087: Port 'ram_addr[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_addr[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_addr[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_addr[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_addr[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rd_data[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_rw_en' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ram_wr_data[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.</data>
        </row>
    </table>
    <general_container id="report_timing_settings">
        <table_container>
            <table id="report_timing_settings" title="Timing Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ip_1port_ram</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Timing</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Path Delay Type (-delay_type)</data>
                        <data>min_max</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Show Input Pins (-input_pins)</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Paths with Slack &gt;</data>
                        <data>-100000</data>
                    </row>
                    <row>
                        <data>Report Paths with Slack &lt;</data>
                        <data>100000</data>
                    </row>
                    <row>
                        <data>Disable Package Delay</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report IO Datasheet</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Max Skew</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Exception</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Skip DB version check</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Targets</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Specify Timing Path From points</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Specify Timing Path To points</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Specify Timing Path through points</data>
                        <data></data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>