

================================================================
== Vitis HLS Report for 'conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3'
================================================================
* Date:           Thu Oct 30 21:58:31 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9250|     9250|  92.500 us|  92.500 us|  9250|  9250|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3  |     9248|     9248|         2|          1|          1|  9248|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     232|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      43|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      43|     313|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln398_1_fu_147_p2      |         +|   0|  0|  21|          14|           1|
    |add_ln398_fu_170_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln399_1_fu_324_p2      |         +|   0|  0|  17|          10|           1|
    |add_ln399_fu_238_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln400_fu_318_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln401_1_fu_270_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln401_2_fu_292_p2      |         +|   0|  0|  16|          14|          14|
    |add_ln401_3_fu_302_p2      |         +|   0|  0|  16|          14|          14|
    |add_ln401_fu_214_p2        |         +|   0|  0|  17|          11|          11|
    |and_ln398_fu_232_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln398_fu_141_p2       |      icmp|   0|  0|  21|          14|          14|
    |icmp_ln399_fu_176_p2       |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln400_fu_226_p2       |      icmp|   0|  0|  12|           5|           5|
    |or_ln399_fu_244_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln398_1_fu_190_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln398_fu_182_p3     |    select|   0|  0|   5|           1|           1|
    |select_ln399_1_fu_258_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln399_2_fu_330_p3   |    select|   0|  0|  10|           1|           1|
    |select_ln399_fu_250_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln398_fu_220_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 232|         129|         104|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   14|         28|
    |conv2_to_conv3_blk_n                    |   9|          2|    1|          2|
    |feat_fu_86                              |   9|          2|    6|         12|
    |i_1_fu_78                               |   9|          2|    5|         10|
    |indvar_flatten12_fu_90                  |   9|          2|   14|         28|
    |indvar_flatten_fu_82                    |   9|          2|   10|         20|
    |j_1_fu_74                               |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   57|        114|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |feat_fu_86               |   6|   0|    6|          0|
    |i_1_fu_78                |   5|   0|    5|          0|
    |indvar_flatten12_fu_90   |  14|   0|   14|          0|
    |indvar_flatten_fu_82     |  10|   0|   10|          0|
    |j_1_fu_74                |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  43|   0|   43|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_399_2_VITIS_LOOP_400_3|  return value|
|conv2_to_conv3_dout            |   in|   32|     ap_fifo|                                                     conv2_to_conv3|       pointer|
|conv2_to_conv3_num_data_valid  |   in|   10|     ap_fifo|                                                     conv2_to_conv3|       pointer|
|conv2_to_conv3_fifo_cap        |   in|   10|     ap_fifo|                                                     conv2_to_conv3|       pointer|
|conv2_to_conv3_empty_n         |   in|    1|     ap_fifo|                                                     conv2_to_conv3|       pointer|
|conv2_to_conv3_read            |  out|    1|     ap_fifo|                                                     conv2_to_conv3|       pointer|
|input_tile_address0            |  out|   14|   ap_memory|                                                         input_tile|         array|
|input_tile_ce0                 |  out|    1|   ap_memory|                                                         input_tile|         array|
|input_tile_we0                 |  out|    1|   ap_memory|                                                         input_tile|         array|
|input_tile_d0                  |  out|   32|   ap_memory|                                                         input_tile|         array|
+-------------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

