<profile>

<section name = "Vitis HLS Report for 'conv2_Pipeline_7'" level="0">
<item name = "Date">Sun Nov  5 11:02:49 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">256, 256, 3, 1, 1, 255, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 113, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 14, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 71, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_3_2_32_1_1_U339">mux_3_2_32_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_350_fu_202_p2">+, 0, 0, 17, 10, 10</column>
<column name="empty_fu_169_p2">+, 0, 0, 15, 8, 1</column>
<column name="next_mul520_fu_233_p2">+, 0, 0, 24, 17, 9</column>
<column name="next_urem522_fu_178_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="empty_349_fu_184_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="exitcond5820_fu_163_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="idx_urem523_fu_190_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_loop_index_1_i_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_phi_urem521_load">9, 2, 8, 16</column>
<column name="i3_blk_n_W">9, 2, 1, 2</column>
<column name="loop_index_1_i_fu_78">9, 2, 8, 16</column>
<column name="phi_mul519_fu_74">9, 2, 17, 34</column>
<column name="phi_urem521_fu_70">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond5820_reg_296">1, 0, 1, 0</column>
<column name="loop_index_1_i_fu_78">8, 0, 8, 0</column>
<column name="phi_mul519_fu_74">17, 0, 17, 0</column>
<column name="phi_urem521_fu_70">8, 0, 8, 0</column>
<column name="tmp_8_reg_320">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2_Pipeline_7, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2_Pipeline_7, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2_Pipeline_7, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2_Pipeline_7, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2_Pipeline_7, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2_Pipeline_7, return value</column>
<column name="m_axi_i3_AWVALID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWREADY">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWADDR">out, 64, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWLEN">out, 32, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWSIZE">out, 3, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWBURST">out, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWLOCK">out, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWCACHE">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWPROT">out, 3, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWQOS">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWREGION">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWUSER">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WVALID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WREADY">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WDATA">out, 32, m_axi, i3, pointer</column>
<column name="m_axi_i3_WSTRB">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_WLAST">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WUSER">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARVALID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARREADY">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARADDR">out, 64, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARLEN">out, 32, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARSIZE">out, 3, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARBURST">out, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARLOCK">out, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARCACHE">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARPROT">out, 3, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARQOS">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARREGION">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARUSER">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RVALID">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RREADY">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RDATA">in, 32, m_axi, i3, pointer</column>
<column name="m_axi_i3_RLAST">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RID">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RFIFONUM">in, 13, m_axi, i3, pointer</column>
<column name="m_axi_i3_RUSER">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RRESP">in, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_BVALID">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_BREADY">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_BRESP">in, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_BID">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_BUSER">in, 1, m_axi, i3, pointer</column>
<column name="sext_ln122_1">in, 62, ap_none, sext_ln122_1, scalar</column>
<column name="mul_ln115_1">in, 10, ap_none, mul_ln115_1, scalar</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0">out, 10, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0">out, 1, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0">in, 32, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0">out, 10, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0">out, 1, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0">in, 32, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0">out, 10, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0">out, 1, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o, array</column>
<column name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0">in, 32, ap_memory, conv2_float_255_255_float_64_1_1_float_float_255_255_o, array</column>
</table>
</item>
</section>
</profile>
