# Reading pref.tcl
# OpenFile {C:/Users/hp/Downloads/verilog code/add_tb.v}
vlib work
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/adder-subtractor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:38 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/adder-subtractor.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:17:38 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/addition_normaliser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:38 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/addition_normaliser.v 
# -- Compiling module addition_normaliser
# 
# Top level modules:
# 	addition_normaliser
# End time: 23:17:38 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:38 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/ALU.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:17:38 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/and.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:38 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/and.v 
# -- Compiling module AND
# 
# Top level modules:
# 	AND
# End time: 23:17:38 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/and_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:38 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/and_tb.v 
# -- Compiling module alu
# -- Compiling module and_tb
# 
# Top level modules:
# 	and_tb
# End time: 23:17:38 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/add_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:38 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/add_tb.v 
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 23:17:39 on Jul 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/div_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:39 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/div_tb.v 
# -- Compiling module alu
# -- Compiling module mul_tb
# 
# Top level modules:
# 	mul_tb
# End time: 23:17:39 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:39 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 23:17:39 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/modules.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:39 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/modules.v 
# ** Error: C:/Users/hp/Downloads/verilog code/modules.v(2): Cannot open `include file "adder-subtracter.v".
# -- Compiling module multiplier
# -- Compiling module divider
# -- Compiling module addition_normaliser
# -- Compiling module multiplication_normaliser
# -- Compiling module reciprocal
# ** Error: ** while parsing file included at C:/Users/hp/Downloads/verilog code/modules.v(8)
# ** at reciprocal.v(7): (vlog-2730) Undefined variable: 'N2'.
# ** Error: ** while parsing file included at C:/Users/hp/Downloads/verilog code/modules.v(8)
# ** at reciprocal.v(8): (vlog-2730) Undefined variable: 'D'.
# ** Error (suppressible): ** while parsing file included at C:/Users/hp/Downloads/verilog code/modules.v(8)
# ** at reciprocal.v(10): (vlog-2388) 'D' already declared in this scope (reciprocal) at reciprocal.v(8).
# ** Error (suppressible): ** while parsing file included at C:/Users/hp/Downloads/verilog code/modules.v(8)
# ** at reciprocal.v(22): (vlog-2388) 'N2' already declared in this scope (reciprocal) at reciprocal.v(7).
# -- Compiling module AND
# -- Compiling module OR
# -- Compiling module NOT
# End time: 23:17:39 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/mul_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:39 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/mul_tb.v 
# -- Compiling module alu
# -- Compiling module div_tb
# 
# Top level modules:
# 	div_tb
# End time: 23:17:39 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/multiplication_normaliser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:39 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/multiplication_normaliser.v 
# -- Compiling module multiplication_normaliser
# 
# Top level modules:
# 	multiplication_normaliser
# End time: 23:17:39 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:39 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 23:17:39 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/not.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:39 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/not.v 
# -- Compiling module NOT
# 
# Top level modules:
# 	NOT
# End time: 23:17:39 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/not_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:39 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/not_tb.v 
# -- Compiling module alu
# -- Compiling module not_tb
# 
# Top level modules:
# 	not_tb
# End time: 23:17:40 on Jul 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/or.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:40 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/or.v 
# -- Compiling module OR
# 
# Top level modules:
# 	OR
# End time: 23:17:40 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/or_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:40 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/or_tb.v 
# -- Compiling module alu
# -- Compiling module or_tb
# 
# Top level modules:
# 	or_tb
# End time: 23:17:40 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:40 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/reciprocal.v 
# -- Compiling module reciprocal
# ** Error: C:/Users/hp/Downloads/verilog code/reciprocal.v(7): (vlog-2730) Undefined variable: 'N2'.
# ** Error: C:/Users/hp/Downloads/verilog code/reciprocal.v(8): (vlog-2730) Undefined variable: 'D'.
# ** Error (suppressible): C:/Users/hp/Downloads/verilog code/reciprocal.v(10): (vlog-2388) 'D' already declared in this scope (reciprocal) at C:/Users/hp/Downloads/verilog code/reciprocal.v(8).
# ** Error (suppressible): C:/Users/hp/Downloads/verilog code/reciprocal.v(22): (vlog-2388) 'N2' already declared in this scope (reciprocal) at C:/Users/hp/Downloads/verilog code/reciprocal.v(7).
# End time: 23:17:40 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/sub_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:40 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/sub_tb.v 
# -- Compiling module alu
# -- Compiling module sub_tb
# 
# Top level modules:
# 	sub_tb
# End time: 23:17:40 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/add_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:56 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/add_tb.v 
# -- Compiling module add_tb
# 
# Top level modules:
# 	add_tb
# End time: 23:22:56 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/adder-subtractor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:56 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/adder-subtractor.v 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 23:22:56 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/addition_normaliser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:56 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/addition_normaliser.v 
# -- Compiling module addition_normaliser
# 
# Top level modules:
# 	addition_normaliser
# End time: 23:22:56 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:56 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/ALU.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 23:22:56 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/and.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:56 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/and.v 
# -- Compiling module AND
# 
# Top level modules:
# 	AND
# End time: 23:22:56 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/and_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:56 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/and_tb.v 
# -- Compiling module alu
# -- Compiling module and_tb
# 
# Top level modules:
# 	and_tb
# End time: 23:22:57 on Jul 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/div_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:57 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/div_tb.v 
# -- Compiling module alu
# -- Compiling module mul_tb
# 
# Top level modules:
# 	mul_tb
# End time: 23:22:57 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:57 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/divider.v 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 23:22:57 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/modules.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:57 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/modules.v 
# -- Compiling module adder
# -- Compiling module multiplier
# -- Compiling module divider
# -- Compiling module addition_normaliser
# -- Compiling module multiplication_normaliser
# -- Compiling module reciprocal
# ** Error (suppressible): ** while parsing file included at C:/Users/hp/Downloads/verilog code/modules.v(8)
# ** at reciprocal.v(15): (vlog-2388) 'D' already declared in this scope (reciprocal) at reciprocal.v(5).
# -- Compiling module AND
# -- Compiling module OR
# -- Compiling module NOT
# End time: 23:22:57 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/mul_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:57 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/mul_tb.v 
# -- Compiling module alu
# -- Compiling module div_tb
# 
# Top level modules:
# 	div_tb
# End time: 23:22:57 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/multiplication_normaliser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:57 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/multiplication_normaliser.v 
# -- Compiling module multiplication_normaliser
# 
# Top level modules:
# 	multiplication_normaliser
# End time: 23:22:58 on Jul 06,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/multiplier.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:58 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/multiplier.v 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 23:22:58 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/not.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:58 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/not.v 
# -- Compiling module NOT
# 
# Top level modules:
# 	NOT
# End time: 23:22:58 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/not_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:58 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/not_tb.v 
# -- Compiling module alu
# -- Compiling module not_tb
# 
# Top level modules:
# 	not_tb
# End time: 23:22:58 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/or.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:58 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/or.v 
# -- Compiling module OR
# 
# Top level modules:
# 	OR
# End time: 23:22:58 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/or_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:58 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/or_tb.v 
# -- Compiling module alu
# -- Compiling module or_tb
# 
# Top level modules:
# 	or_tb
# End time: 23:22:58 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/reciprocal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:58 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/reciprocal.v 
# -- Compiling module reciprocal
# ** Error (suppressible): C:/Users/hp/Downloads/verilog code/reciprocal.v(15): (vlog-2388) 'D' already declared in this scope (reciprocal) at C:/Users/hp/Downloads/verilog code/reciprocal.v(5).
# End time: 23:22:59 on Jul 06,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/hp/Downloads/verilog code/sub_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:59 on Jul 06,2021
# vlog -reportprogress 300 -work work C:/Users/hp/Downloads/verilog code/sub_tb.v 
# -- Compiling module alu
# -- Compiling module sub_tb
# 
# Top level modules:
# 	sub_tb
# End time: 23:22:59 on Jul 06,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
