{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 08 22:02:52 2021 " "Info: Processing started: Thu Jul 08 22:02:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HardwareBigHomework -c HardwareBigHomework " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HardwareBigHomework -c HardwareBigHomework" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HardwareBigHomework.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file HardwareBigHomework.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HardwareBigHomework " "Info: Found entity 1: HardwareBigHomework" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HardwareBigHomework " "Info: Elaborating entity \"HardwareBigHomework\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst10 " "Warning: Block or symbol \"OR2\" of instance \"inst10\" overlaps another block or symbol" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 24 1088 1152 72 "inst10" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst13 " "Warning: Block or symbol \"OR2\" of instance \"inst13\" overlaps another block or symbol" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 104 1088 1152 152 "inst13" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst15 " "Warning: Block or symbol \"OR2\" of instance \"inst15\" overlaps another block or symbol" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 184 1088 1152 232 "inst15" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst18 " "Warning: Block or symbol \"OR2\" of instance \"inst18\" overlaps another block or symbol" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 368 1088 1152 416 "inst18" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst21 " "Warning: Block or symbol \"OR2\" of instance \"inst21\" overlaps another block or symbol" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 448 1088 1152 496 "inst21" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst23 " "Warning: Block or symbol \"OR2\" of instance \"inst23\" overlaps another block or symbol" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 528 1088 1152 576 "inst23" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst105 " "Warning: Block or symbol \"NOT\" of instance \"inst105\" overlaps another block or symbol" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1728 1056 1104 1760 "inst105" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst107 " "Warning: Block or symbol \"NOT\" of instance \"inst107\" overlaps another block or symbol" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1760 1056 1104 1792 "inst107" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst96 " "Info: Elaborating entity \"74138\" for hierarchy \"74138:inst96\"" {  } { { "HardwareBigHomework.bdf" "inst96" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1720 896 1016 1880 "inst96" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst96 " "Info: Elaborated megafunction instantiation \"74138:inst96\"" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1720 896 1016 1880 "inst96" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst66 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst66\"" {  } { { "HardwareBigHomework.bdf" "inst66" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1704 688 808 1888 "inst66" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst66 " "Info: Elaborated megafunction instantiation \"74161:inst66\"" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1704 688 808 1888 "inst66" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst66\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"74161:inst66\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/90sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst66\|f74161:sub 74161:inst66 " "Info: Elaborated megafunction instantiation \"74161:inst66\|f74161:sub\", which is child of megafunction instantiation \"74161:inst66\"" {  } { { "74161.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1704 688 808 1888 "inst66" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst67 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst67\"" {  } { { "HardwareBigHomework.bdf" "inst67" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 504 176 296 688 "inst67" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst67 " "Info: Elaborated megafunction instantiation \"74161:inst67\"" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 504 176 296 688 "inst67" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst1\"" {  } { { "HardwareBigHomework.bdf" "inst1" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1248 896 1016 1432 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst1 " "Info: Elaborated megafunction instantiation \"74161:inst1\"" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1248 896 1016 1432 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "t3 GND " "Warning (13410): Pin \"t3\" is stuck at GND" {  } { { "HardwareBigHomework.bdf" "" { Schematic "Z:/Altera Quatus II/Hardware Big Homework/HardwareBigHomework.bdf" { { 1344 1192 1368 1360 "t3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "4 " "Info: Converted 4 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 0 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "1 " "Warning: Ignored 1 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "1 " "Warning: Ignored 1 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74161:inst1\|f74161:sub\|81~0 " "Warning: Can't place logic fed by CARRY_SUM primitive \"74161:inst1\|f74161:sub\|81~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74161:inst1\|f74161:sub\|84 " "Warning: Node \"74161:inst1\|f74161:sub\|84\" of type LUT" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1} { "Warning" "WFTM_NODE_NAME" "DFFE 74161:inst1\|f74161:sub\|87 " "Warning: Node \"74161:inst1\|f74161:sub\|87\" of type DFFE" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 -1}  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "74161:inst1\|f74161:sub\|81~2 " "Info (17048): Logic cell \"74161:inst1\|f74161:sub\|81~2\"" {  } { { "f74161.bdf" "81~2" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Info: Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Info: Implemented 56 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 08 22:02:58 2021 " "Info: Processing ended: Thu Jul 08 22:02:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
