{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543748484660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543748484662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  2 16:31:24 2018 " "Processing started: Sun Dec  2 16:31:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543748484662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748484662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu2 -c alu2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu2 -c alu2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748484662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543748485042 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543748485042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_null.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_null.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_null-behave " "Found design unit 1: branch_null-behave" {  } { { "branch_null.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/branch_null.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504878 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_null " "Found entity 1: branch_null" {  } { { "branch_null.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/branch_null.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterBank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterBank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterBank-behaveReg " "Found design unit 1: RegisterBank-behaveReg" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/RegisterBank.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504879 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/RegisterBank.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behave " "Found design unit 1: PC-behave" {  } { { "PC.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504880 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/PC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstrFetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstrFetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrFetch-behave " "Found design unit 1: InstrFetch-behave" {  } { { "InstrFetch.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/InstrFetch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504881 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstrFetch " "Found entity 1: InstrFetch" {  } { { "InstrFetch.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/InstrFetch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem1-mem_prototype " "Found design unit 1: mem1-mem_prototype" {  } { { "mem1.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/mem1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504882 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem1 " "Found entity 1: mem1" {  } { { "mem1.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/mem1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_ir-behave " "Found design unit 1: and_ir-behave" {  } { { "and_ir.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/and_ir.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504883 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_ir " "Found entity 1: and_ir" {  } { { "and_ir.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/and_ir.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "penc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file penc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 penc-behave " "Found design unit 1: penc-behave" {  } { { "penc.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/penc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504884 ""} { "Info" "ISGN_ENTITY_NAME" "1 penc " "Found entity 1: penc" {  } { { "penc.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/penc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i3reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i3reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i3reg-behave " "Found design unit 1: i3reg-behave" {  } { { "i3reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i3reg.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504885 ""} { "Info" "ISGN_ENTITY_NAME" "1 i3reg " "Found entity 1: i3reg" {  } { { "i3reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i3reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zp-behave " "Found design unit 1: zp-behave" {  } { { "zp.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/zp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504885 ""} { "Info" "ISGN_ENTITY_NAME" "1 zp " "Found entity 1: zp" {  } { { "zp.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/zp.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stall_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stall_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stall_control-behave " "Found design unit 1: stall_control-behave" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504886 ""} { "Info" "ISGN_ENTITY_NAME" "1 stall_control " "Found entity 1: stall_control" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SE10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE10-behave " "Found design unit 1: SE10-behave" {  } { { "SE10.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/SE10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504887 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE10 " "Found entity 1: SE10" {  } { { "SE10.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/SE10.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SE7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SE7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE7-behave " "Found design unit 1: SE7-behave" {  } { { "SE7.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/SE7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504888 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE7 " "Found entity 1: SE7" {  } { { "SE7.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/SE7.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem2-mem_prototype " "Found design unit 1: mem2-mem_prototype" {  } { { "mem2.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/mem2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504889 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem2 " "Found entity 1: mem2" {  } { { "mem2.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/mem2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i4reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i4reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i4reg-behave " "Found design unit 1: i4reg-behave" {  } { { "i4reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i4reg.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504890 ""} { "Info" "ISGN_ENTITY_NAME" "1 i4reg " "Found entity 1: i4reg" {  } { { "i4reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i4reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2reg-behave " "Found design unit 1: i2reg-behave" {  } { { "i2reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i2reg.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504891 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2reg " "Found entity 1: i2reg" {  } { { "i2reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i2reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i1reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i1reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i1reg-behave " "Found design unit 1: i1reg-behave" {  } { { "i1reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i1reg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504892 ""} { "Info" "ISGN_ENTITY_NAME" "1 i1reg " "Found entity 1: i1reg" {  } { { "i1reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i1reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_forward_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_forward_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_forward_control-behave " "Found design unit 1: data_forward_control-behave" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504893 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_forward_control " "Found entity 1: data_forward_control" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu2-mockingjay " "Found design unit 1: alu2-mockingjay" {  } { { "alu2.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/alu2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504894 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu2 " "Found entity 1: alu2" {  } { { "alu2.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/alu2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beq_comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beq_comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 beq_comp-katniss " "Found design unit 1: beq_comp-katniss" {  } { { "beq_comp.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/beq_comp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504895 ""} { "Info" "ISGN_ENTITY_NAME" "1 beq_comp " "Found entity 1: beq_comp" {  } { { "beq_comp.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/beq_comp.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i5reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i5reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i5reg-crucio " "Found design unit 1: i5reg-crucio" {  } { { "i5reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i5reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504895 ""} { "Info" "ISGN_ENTITY_NAME" "1 i5reg " "Found entity 1: i5reg" {  } { { "i5reg.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/i5reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_dec-katniss " "Found design unit 1: inst_dec-katniss" {  } { { "inst_dec.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/inst_dec.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504896 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_dec " "Found entity 1: inst_dec" {  } { { "inst_dec.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/inst_dec.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-behave " "Found design unit 1: DUT-behave" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504899 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748504899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748504899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543748505012 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_direct_out1 DUT.vhd(433) " "Verilog HDL or VHDL warning at DUT.vhd(433): object \"pc_direct_out1\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748505015 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r0_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r0_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748505015 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r1_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r1_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748505015 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r2_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r2_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748505016 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r3_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r3_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748505016 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r4_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r4_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748505016 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r5_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r5_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748505016 "|DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r7_out DUT.vhd(442) " "Verilog HDL or VHDL warning at DUT.vhd(442): object \"r7_out\" assigned a value but never read" {  } { { "DUT.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543748505016 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem1 mem1:a0 " "Elaborating entity \"mem1\" for hierarchy \"mem1:a0\"" {  } { { "DUT.vhd" "a0" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:a1 " "Elaborating entity \"PC\" for hierarchy \"PC:a1\"" {  } { { "DUT.vhd" "a1" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstrFetch InstrFetch:a2 " "Elaborating entity \"InstrFetch\" for hierarchy \"InstrFetch:a2\"" {  } { { "DUT.vhd" "a2" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i1reg i1reg:a3 " "Elaborating entity \"i1reg\" for hierarchy \"i1reg:a3\"" {  } { { "DUT.vhd" "a3" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_ir and_ir:a4 " "Elaborating entity \"and_ir\" for hierarchy \"and_ir:a4\"" {  } { { "DUT.vhd" "a4" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "penc penc:a5 " "Elaborating entity \"penc\" for hierarchy \"penc:a5\"" {  } { { "DUT.vhd" "a5" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_dec inst_dec:a6 " "Elaborating entity \"inst_dec\" for hierarchy \"inst_dec:a6\"" {  } { { "DUT.vhd" "a6" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2reg i2reg:a7 " "Elaborating entity \"i2reg\" for hierarchy \"i2reg:a7\"" {  } { { "DUT.vhd" "a7" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:a8 " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:a8\"" {  } { { "DUT.vhd" "a8" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE7 SE7:a9 " "Elaborating entity \"SE7\" for hierarchy \"SE7:a9\"" {  } { { "DUT.vhd" "a9" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE10 SE10:a10 " "Elaborating entity \"SE10\" for hierarchy \"SE10:a10\"" {  } { { "DUT.vhd" "a10" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i3reg i3reg:a11 " "Elaborating entity \"i3reg\" for hierarchy \"i3reg:a11\"" {  } { { "DUT.vhd" "a11" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu2 alu2:a12 " "Elaborating entity \"alu2\" for hierarchy \"alu2:a12\"" {  } { { "DUT.vhd" "a12" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zp zp:a14 " "Elaborating entity \"zp\" for hierarchy \"zp:a14\"" {  } { { "DUT.vhd" "a14" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beq_comp beq_comp:a15 " "Elaborating entity \"beq_comp\" for hierarchy \"beq_comp:a15\"" {  } { { "DUT.vhd" "a15" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_null branch_null:a16 " "Elaborating entity \"branch_null\" for hierarchy \"branch_null:a16\"" {  } { { "DUT.vhd" "a16" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stall_control stall_control:a18 " "Elaborating entity \"stall_control\" for hierarchy \"stall_control:a18\"" {  } { { "DUT.vhd" "a18" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505093 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a1 stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"rf_a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505094 "|DUT|stall_control:a18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_dest stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"i3_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505094 "|DUT|stall_control:a18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a2 stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"rf_a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505094 "|DUT|stall_control:a18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a3_i3 stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"rf_a3_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505094 "|DUT|stall_control:a18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_valid stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"i3_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505094 "|DUT|stall_control:a18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_zp_control stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"i3_zp_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505094 "|DUT|stall_control:a18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i3 stall_control.vhd(35) " "VHDL Process Statement warning at stall_control.vhd(35): signal \"mem2_RD_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "stall_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/stall_control.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505095 "|DUT|stall_control:a18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_forward_control data_forward_control:a19 " "Elaborating entity \"data_forward_control\" for hierarchy \"data_forward_control:a19\"" {  } { { "DUT.vhd" "a19" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505095 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_dest data_forward_control.vhd(51) " "VHDL Process Statement warning at data_forward_control.vhd(51): signal \"i3_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505096 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_valid data_forward_control.vhd(51) " "VHDL Process Statement warning at data_forward_control.vhd(51): signal \"i3_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505096 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_zp_control data_forward_control.vhd(51) " "VHDL Process Statement warning at data_forward_control.vhd(51): signal \"i3_zp_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505096 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i3 data_forward_control.vhd(51) " "VHDL Process Statement warning at data_forward_control.vhd(51): signal \"mem2_RD_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505096 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_dest data_forward_control.vhd(56) " "VHDL Process Statement warning at data_forward_control.vhd(56): signal \"i3_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505096 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_valid data_forward_control.vhd(56) " "VHDL Process Statement warning at data_forward_control.vhd(56): signal \"i3_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505096 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_zp_control data_forward_control.vhd(56) " "VHDL Process Statement warning at data_forward_control.vhd(56): signal \"i3_zp_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505096 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_dest data_forward_control.vhd(61) " "VHDL Process Statement warning at data_forward_control.vhd(61): signal \"i4_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505096 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d3_i4 data_forward_control.vhd(61) " "VHDL Process Statement warning at data_forward_control.vhd(61): signal \"rf_d3_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505096 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_valid data_forward_control.vhd(61) " "VHDL Process Statement warning at data_forward_control.vhd(61): signal \"i4_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i4 data_forward_control.vhd(61) " "VHDL Process Statement warning at data_forward_control.vhd(61): signal \"mem2_RD_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_dest data_forward_control.vhd(66) " "VHDL Process Statement warning at data_forward_control.vhd(66): signal \"i4_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d3_i4 data_forward_control.vhd(66) " "VHDL Process Statement warning at data_forward_control.vhd(66): signal \"rf_d3_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_valid data_forward_control.vhd(66) " "VHDL Process Statement warning at data_forward_control.vhd(66): signal \"i4_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i4 data_forward_control.vhd(66) " "VHDL Process Statement warning at data_forward_control.vhd(66): signal \"mem2_RD_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i5_dest data_forward_control.vhd(71) " "VHDL Process Statement warning at data_forward_control.vhd(71): signal \"i5_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d3_i5 data_forward_control.vhd(71) " "VHDL Process Statement warning at data_forward_control.vhd(71): signal \"rf_d3_i5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i5_valid data_forward_control.vhd(71) " "VHDL Process Statement warning at data_forward_control.vhd(71): signal \"i5_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_dest data_forward_control.vhd(78) " "VHDL Process Statement warning at data_forward_control.vhd(78): signal \"i3_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_valid data_forward_control.vhd(78) " "VHDL Process Statement warning at data_forward_control.vhd(78): signal \"i3_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_zp_control data_forward_control.vhd(78) " "VHDL Process Statement warning at data_forward_control.vhd(78): signal \"i3_zp_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i3 data_forward_control.vhd(78) " "VHDL Process Statement warning at data_forward_control.vhd(78): signal \"mem2_RD_i3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_dest data_forward_control.vhd(83) " "VHDL Process Statement warning at data_forward_control.vhd(83): signal \"i3_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_valid data_forward_control.vhd(83) " "VHDL Process Statement warning at data_forward_control.vhd(83): signal \"i3_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i3_zp_control data_forward_control.vhd(83) " "VHDL Process Statement warning at data_forward_control.vhd(83): signal \"i3_zp_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_dest data_forward_control.vhd(88) " "VHDL Process Statement warning at data_forward_control.vhd(88): signal \"i4_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d3_i4 data_forward_control.vhd(88) " "VHDL Process Statement warning at data_forward_control.vhd(88): signal \"rf_d3_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_valid data_forward_control.vhd(88) " "VHDL Process Statement warning at data_forward_control.vhd(88): signal \"i4_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i4 data_forward_control.vhd(88) " "VHDL Process Statement warning at data_forward_control.vhd(88): signal \"mem2_RD_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_dest data_forward_control.vhd(93) " "VHDL Process Statement warning at data_forward_control.vhd(93): signal \"i4_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d3_i4 data_forward_control.vhd(93) " "VHDL Process Statement warning at data_forward_control.vhd(93): signal \"rf_d3_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i4_valid data_forward_control.vhd(93) " "VHDL Process Statement warning at data_forward_control.vhd(93): signal \"i4_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505097 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem2_RD_i4 data_forward_control.vhd(93) " "VHDL Process Statement warning at data_forward_control.vhd(93): signal \"mem2_RD_i4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505098 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i5_dest data_forward_control.vhd(98) " "VHDL Process Statement warning at data_forward_control.vhd(98): signal \"i5_dest\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505098 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d3_i5 data_forward_control.vhd(98) " "VHDL Process Statement warning at data_forward_control.vhd(98): signal \"rf_d3_i5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505098 "|DUT|data_forward_control:a19"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i5_valid data_forward_control.vhd(98) " "VHDL Process Statement warning at data_forward_control.vhd(98): signal \"i5_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_forward_control.vhd" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/data_forward_control.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543748505098 "|DUT|data_forward_control:a19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i4reg i4reg:a20 " "Elaborating entity \"i4reg\" for hierarchy \"i4reg:a20\"" {  } { { "DUT.vhd" "a20" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem2 mem2:a21 " "Elaborating entity \"mem2\" for hierarchy \"mem2:a21\"" {  } { { "DUT.vhd" "a21" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i5reg i5reg:a22 " "Elaborating entity \"i5reg\" for hierarchy \"i5reg:a22\"" {  } { { "DUT.vhd" "a22" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/DUT.vhd" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748505102 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mem2:a21\|mem2_rtl_0 " "Inferred RAM node \"mem2:a21\|mem2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543748505715 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mem1:a0\|mem " "RAM logic \"mem1:a0\|mem\" is uninferred due to inappropriate RAM size" {  } { { "mem1.vhd" "mem" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/mem1.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1543748505716 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543748505716 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem2:a21\|mem2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem2:a21\|mem2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/alu2.ram0_mem2_392d20.hdl.mif " "Parameter INIT_FILE set to db/alu2.ram0_mem2_392d20.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543748506009 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543748506009 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543748506009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem2:a21\|altsyncram:mem2_rtl_0 " "Elaborated megafunction instantiation \"mem2:a21\|altsyncram:mem2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748506108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem2:a21\|altsyncram:mem2_rtl_0 " "Instantiated megafunction \"mem2:a21\|altsyncram:mem2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/alu2.ram0_mem2_392d20.hdl.mif " "Parameter \"INIT_FILE\" = \"db/alu2.ram0_mem2_392d20.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543748506108 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543748506108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_43g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_43g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_43g1 " "Found entity 1: altsyncram_43g1" {  } { { "db/altsyncram_43g1.tdf" "" { Text "/home/shubhang/Microprocessors/project2/Micro-Project 2/db/altsyncram_43g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543748506181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748506181 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543748507124 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543748508596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543748508819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543748508819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "718 " "Implemented 718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543748508953 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543748508953 ""} { "Info" "ICUT_CUT_TM_LCELLS" "692 " "Implemented 692 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543748508953 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543748508953 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543748508953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1303 " "Peak virtual memory: 1303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543748508993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  2 16:31:48 2018 " "Processing ended: Sun Dec  2 16:31:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543748508993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543748508993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543748508993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543748508993 ""}
