// Seed: 4255958070
module module_0;
  wire id_1;
  module_3 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(*);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input tri id_1
    , id_3
);
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign id_3 = 1;
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  genvar id_5;
endmodule
