

================================================================
== Vitis HLS Report for 'dpu_unit'
================================================================
* Date:           Thu Dec 29 12:27:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.132 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.13>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%type_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %type_r"   --->   Operation 29 'read' 'type_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_8 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 30 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_9 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 31 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_10 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 32 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = trunc i8 %type_read"   --->   Operation 33 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln537 = trunc i8192 %p_read_10" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 34 'trunc' 'trunc_ln537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln537_1 = trunc i8192 %p_read_9" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 35 'trunc' 'trunc_ln537_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.14ns)   --->   "%add_ln537 = add i32 %trunc_ln537_1, i32 %trunc_ln537" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 36 'add' 'add_ln537' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 37 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 38 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.14ns)   --->   "%add_ln537_1 = add i32 %tmp_256, i32 %tmp_s" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 39 'add' 'add_ln537_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_273 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 64, i32 95" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 40 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 64, i32 95" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 41 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.14ns)   --->   "%add_ln537_2 = add i32 %tmp_274, i32 %tmp_273" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 42 'add' 'add_ln537_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_275 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 96, i32 127" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 43 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 96, i32 127" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 44 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.14ns)   --->   "%add_ln537_3 = add i32 %tmp_301, i32 %tmp_275" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 45 'add' 'add_ln537_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 128, i32 159" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 46 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_303 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 128, i32 159" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 47 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.14ns)   --->   "%add_ln537_4 = add i32 %tmp_303, i32 %tmp_302" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 48 'add' 'add_ln537_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_304 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 160, i32 191" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 49 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_305 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 160, i32 191" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 50 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.14ns)   --->   "%add_ln537_5 = add i32 %tmp_305, i32 %tmp_304" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 51 'add' 'add_ln537_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_306 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 192, i32 223" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 52 'partselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_307 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 192, i32 223" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 53 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.14ns)   --->   "%add_ln537_6 = add i32 %tmp_307, i32 %tmp_306" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 54 'add' 'add_ln537_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_308 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 224, i32 255" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 55 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 224, i32 255" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 56 'partselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.14ns)   --->   "%add_ln537_7 = add i32 %tmp_309, i32 %tmp_308" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 57 'add' 'add_ln537_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 256, i32 287" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 58 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_311 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 256, i32 287" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 59 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.14ns)   --->   "%add_ln537_8 = add i32 %tmp_311, i32 %tmp_310" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 60 'add' 'add_ln537_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_312 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 288, i32 319" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 61 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 288, i32 319" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 62 'partselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.14ns)   --->   "%add_ln537_9 = add i32 %tmp_313, i32 %tmp_312" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 63 'add' 'add_ln537_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%tmp_257 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_9, i32 %add_ln537_8, i32 %add_ln537_7, i32 %add_ln537_6, i32 %add_ln537_5, i32 %add_ln537_4, i32 %add_ln537_3, i32 %add_ln537_2, i32 %add_ln537_1, i32 %add_ln537" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 64 'bitconcatenate' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.14ns)   --->   "%sub_ln540 = sub i32 %trunc_ln537, i32 %trunc_ln537_1" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 65 'sub' 'sub_ln540' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.14ns)   --->   "%sub_ln540_1 = sub i32 %tmp_s, i32 %tmp_256" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 66 'sub' 'sub_ln540_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.14ns)   --->   "%sub_ln540_2 = sub i32 %tmp_273, i32 %tmp_274" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 67 'sub' 'sub_ln540_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.14ns)   --->   "%sub_ln540_3 = sub i32 %tmp_275, i32 %tmp_301" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 68 'sub' 'sub_ln540_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.14ns)   --->   "%sub_ln540_4 = sub i32 %tmp_302, i32 %tmp_303" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 69 'sub' 'sub_ln540_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.14ns)   --->   "%sub_ln540_5 = sub i32 %tmp_304, i32 %tmp_305" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 70 'sub' 'sub_ln540_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.14ns)   --->   "%sub_ln540_6 = sub i32 %tmp_306, i32 %tmp_307" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 71 'sub' 'sub_ln540_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.14ns)   --->   "%sub_ln540_7 = sub i32 %tmp_308, i32 %tmp_309" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 72 'sub' 'sub_ln540_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.14ns)   --->   "%sub_ln540_8 = sub i32 %tmp_310, i32 %tmp_311" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 73 'sub' 'sub_ln540_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.14ns)   --->   "%sub_ln540_9 = sub i32 %tmp_312, i32 %tmp_313" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 74 'sub' 'sub_ln540_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_6)   --->   "%tmp_258 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_9, i32 %sub_ln540_8, i32 %sub_ln540_7, i32 %sub_ln540_6, i32 %sub_ln540_5, i32 %sub_ln540_4, i32 %sub_ln540_3, i32 %sub_ln540_2, i32 %sub_ln540_1, i32 %sub_ln540" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 75 'bitconcatenate' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln543 = sext i32 %trunc_ln537" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 76 'sext' 'sext_ln543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln543_1 = sext i32 %trunc_ln537_1" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 77 'sext' 'sext_ln543_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (3.90ns)   --->   "%tmp = mul i64 %sext_ln543_1, i64 %sext_ln543" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 78 'mul' 'tmp' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln544 = trunc i64 %tmp" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 79 'trunc' 'trunc_ln544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_8)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 80 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln543_2 = sext i32 %tmp_s" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 81 'sext' 'sext_ln543_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln543_3 = sext i32 %tmp_256" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 82 'sext' 'sext_ln543_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (3.90ns)   --->   "%tmp_389 = mul i64 %sext_ln543_3, i64 %sext_ln543_2" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 83 'mul' 'tmp_389' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln544_1 = trunc i64 %tmp_389" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 84 'trunc' 'trunc_ln544_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_8)   --->   "%trunc_ln545_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_389, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 85 'partselect' 'trunc_ln545_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln543_4 = sext i32 %tmp_273" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 86 'sext' 'sext_ln543_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln543_5 = sext i32 %tmp_274" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 87 'sext' 'sext_ln543_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (3.90ns)   --->   "%tmp_390 = mul i64 %sext_ln543_5, i64 %sext_ln543_4" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 88 'mul' 'tmp_390' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln544_2 = trunc i64 %tmp_390" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 89 'trunc' 'trunc_ln544_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_8)   --->   "%trunc_ln545_2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_390, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 90 'partselect' 'trunc_ln545_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln543_6 = sext i32 %tmp_275" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 91 'sext' 'sext_ln543_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln543_7 = sext i32 %tmp_301" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 92 'sext' 'sext_ln543_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (3.90ns)   --->   "%tmp_391 = mul i64 %sext_ln543_7, i64 %sext_ln543_6" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 93 'mul' 'tmp_391' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln544_3 = trunc i64 %tmp_391" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 94 'trunc' 'trunc_ln544_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_8)   --->   "%trunc_ln545_3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_391, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 95 'partselect' 'trunc_ln545_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln543_8 = sext i32 %tmp_302" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 96 'sext' 'sext_ln543_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln543_9 = sext i32 %tmp_303" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 97 'sext' 'sext_ln543_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (3.90ns)   --->   "%tmp_392 = mul i64 %sext_ln543_9, i64 %sext_ln543_8" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 98 'mul' 'tmp_392' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln544_4 = trunc i64 %tmp_392" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 99 'trunc' 'trunc_ln544_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_8)   --->   "%trunc_ln545_4 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_392, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 100 'partselect' 'trunc_ln545_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln543_10 = sext i32 %tmp_304" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 101 'sext' 'sext_ln543_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln543_11 = sext i32 %tmp_305" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 102 'sext' 'sext_ln543_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (3.90ns)   --->   "%tmp_393 = mul i64 %sext_ln543_11, i64 %sext_ln543_10" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 103 'mul' 'tmp_393' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln544_5 = trunc i64 %tmp_393" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 104 'trunc' 'trunc_ln544_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_8)   --->   "%trunc_ln545_5 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_393, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 105 'partselect' 'trunc_ln545_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln543_12 = sext i32 %tmp_306" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 106 'sext' 'sext_ln543_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln543_13 = sext i32 %tmp_307" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 107 'sext' 'sext_ln543_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (3.90ns)   --->   "%tmp_394 = mul i64 %sext_ln543_13, i64 %sext_ln543_12" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 108 'mul' 'tmp_394' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln544_6 = trunc i64 %tmp_394" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 109 'trunc' 'trunc_ln544_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_8)   --->   "%trunc_ln545_6 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_394, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 110 'partselect' 'trunc_ln545_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln543_14 = sext i32 %tmp_308" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 111 'sext' 'sext_ln543_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln543_15 = sext i32 %tmp_309" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 112 'sext' 'sext_ln543_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (3.90ns)   --->   "%tmp_395 = mul i64 %sext_ln543_15, i64 %sext_ln543_14" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 113 'mul' 'tmp_395' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln544_7 = trunc i64 %tmp_395" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 114 'trunc' 'trunc_ln544_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_8)   --->   "%trunc_ln545_7 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_395, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 115 'partselect' 'trunc_ln545_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln543_16 = sext i32 %tmp_310" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 116 'sext' 'sext_ln543_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln543_17 = sext i32 %tmp_311" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 117 'sext' 'sext_ln543_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (3.90ns)   --->   "%tmp_396 = mul i64 %sext_ln543_17, i64 %sext_ln543_16" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 118 'mul' 'tmp_396' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln544_8 = trunc i64 %tmp_396" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 119 'trunc' 'trunc_ln544_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_8)   --->   "%trunc_ln545_8 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_396, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 120 'partselect' 'trunc_ln545_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln543_18 = sext i32 %tmp_312" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 121 'sext' 'sext_ln543_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln543_19 = sext i32 %tmp_313" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 122 'sext' 'sext_ln543_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (3.90ns)   --->   "%tmp_397 = mul i64 %sext_ln543_19, i64 %sext_ln543_18" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 123 'mul' 'tmp_397' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln544_9 = trunc i64 %tmp_397" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 124 'trunc' 'trunc_ln544_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%tmp_269 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_9, i32 %trunc_ln544_8, i32 %trunc_ln544_7, i32 %trunc_ln544_6, i32 %trunc_ln544_5, i32 %trunc_ln544_4, i32 %trunc_ln544_3, i32 %trunc_ln544_2, i32 %trunc_ln544_1, i32 %trunc_ln544" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 125 'bitconcatenate' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_8)   --->   "%trunc_ln545_9 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_397, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 126 'partselect' 'trunc_ln545_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_8)   --->   "%tmp_270 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_9, i32 %trunc_ln545_8, i32 %trunc_ln545_7, i32 %trunc_ln545_6, i32 %trunc_ln545_5, i32 %trunc_ln545_4, i32 %trunc_ln545_3, i32 %trunc_ln545_2, i32 %trunc_ln545_1, i32 %trunc_ln" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 127 'bitconcatenate' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_8)   --->   "%tmp_73 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %p_read_8, i320 %tmp_270, i32 0, i32 319" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 128 'partset' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.14ns)   --->   "%add_ln548 = add i32 %trunc_ln537, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 129 'add' 'add_ln548' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 130 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%sext_ln548 = sext i9 %trunc_ln1" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 131 'sext' 'sext_ln548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (1.14ns)   --->   "%add_ln548_1 = add i32 %tmp_s, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 132 'add' 'add_ln548_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln548_1 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_1, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 133 'partselect' 'trunc_ln548_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%sext_ln548_1 = sext i9 %trunc_ln548_1" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 134 'sext' 'sext_ln548_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (1.14ns)   --->   "%add_ln548_2 = add i32 %tmp_273, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 135 'add' 'add_ln548_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln548_2 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_2, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 136 'partselect' 'trunc_ln548_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%sext_ln548_2 = sext i9 %trunc_ln548_2" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 137 'sext' 'sext_ln548_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.14ns)   --->   "%add_ln548_3 = add i32 %tmp_275, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 138 'add' 'add_ln548_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln548_3 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_3, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 139 'partselect' 'trunc_ln548_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%sext_ln548_3 = sext i9 %trunc_ln548_3" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 140 'sext' 'sext_ln548_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.14ns)   --->   "%add_ln548_4 = add i32 %tmp_302, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 141 'add' 'add_ln548_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln548_4 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_4, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 142 'partselect' 'trunc_ln548_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%sext_ln548_4 = sext i9 %trunc_ln548_4" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 143 'sext' 'sext_ln548_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.14ns)   --->   "%add_ln548_5 = add i32 %tmp_304, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 144 'add' 'add_ln548_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln548_5 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_5, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 145 'partselect' 'trunc_ln548_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%sext_ln548_5 = sext i9 %trunc_ln548_5" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 146 'sext' 'sext_ln548_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.14ns)   --->   "%add_ln548_6 = add i32 %tmp_306, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 147 'add' 'add_ln548_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln548_6 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_6, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 148 'partselect' 'trunc_ln548_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%sext_ln548_6 = sext i9 %trunc_ln548_6" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 149 'sext' 'sext_ln548_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.14ns)   --->   "%add_ln548_7 = add i32 %tmp_308, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 150 'add' 'add_ln548_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln548_7 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_7, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 151 'partselect' 'trunc_ln548_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%sext_ln548_7 = sext i9 %trunc_ln548_7" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 152 'sext' 'sext_ln548_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.14ns)   --->   "%add_ln548_8 = add i32 %tmp_310, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 153 'add' 'add_ln548_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln548_8 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_8, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 154 'partselect' 'trunc_ln548_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%sext_ln548_8 = sext i9 %trunc_ln548_8" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 155 'sext' 'sext_ln548_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.14ns)   --->   "%add_ln548_9 = add i32 %tmp_312, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 156 'add' 'add_ln548_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%trunc_ln548_9 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_9, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 157 'partselect' 'trunc_ln548_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%tmp_271 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_9, i32 %sext_ln548_8, i32 %sext_ln548_7, i32 %sext_ln548_6, i32 %sext_ln548_5, i32 %sext_ln548_4, i32 %sext_ln548_3, i32 %sext_ln548_2, i32 %sext_ln548_1, i32 %sext_ln548" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 158 'bitconcatenate' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%sext_ln548_9 = sext i297 %tmp_271" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 159 'sext' 'sext_ln548_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln551)   --->   "%tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 31" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 160 'bitselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln551)   --->   "%select_ln551 = select i1 %tmp_398, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 161 'select' 'select_ln551' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551 = add i32 %select_ln551, i32 %trunc_ln537" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 162 'add' 'add_ln551' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_1)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 63" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 163 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_1)   --->   "%select_ln551_1 = select i1 %tmp_399, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 164 'select' 'select_ln551_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_1 = add i32 %select_ln551_1, i32 %tmp_s" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 165 'add' 'add_ln551_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_2)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 95" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 166 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_2)   --->   "%select_ln551_2 = select i1 %tmp_400, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 167 'select' 'select_ln551_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_2 = add i32 %select_ln551_2, i32 %tmp_273" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 168 'add' 'add_ln551_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_3)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 127" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 169 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_3)   --->   "%select_ln551_3 = select i1 %tmp_401, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 170 'select' 'select_ln551_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_3 = add i32 %select_ln551_3, i32 %tmp_275" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 171 'add' 'add_ln551_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_4)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 159" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 172 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_4)   --->   "%select_ln551_4 = select i1 %tmp_402, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 173 'select' 'select_ln551_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_4 = add i32 %select_ln551_4, i32 %tmp_302" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 174 'add' 'add_ln551_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_5)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 191" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 175 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_5)   --->   "%select_ln551_5 = select i1 %tmp_403, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 176 'select' 'select_ln551_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_5 = add i32 %select_ln551_5, i32 %tmp_304" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 177 'add' 'add_ln551_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_6)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 223" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 178 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_6)   --->   "%select_ln551_6 = select i1 %tmp_404, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 179 'select' 'select_ln551_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_6 = add i32 %select_ln551_6, i32 %tmp_306" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 180 'add' 'add_ln551_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_7)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 255" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 181 'bitselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_7)   --->   "%select_ln551_7 = select i1 %tmp_405, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 182 'select' 'select_ln551_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_7 = add i32 %select_ln551_7, i32 %tmp_308" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 183 'add' 'add_ln551_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_8)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 287" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 184 'bitselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_8)   --->   "%select_ln551_8 = select i1 %tmp_406, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 185 'select' 'select_ln551_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_8 = add i32 %select_ln551_8, i32 %tmp_310" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 186 'add' 'add_ln551_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_9)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 319" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 187 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_9)   --->   "%select_ln551_9 = select i1 %tmp_407, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 188 'select' 'select_ln551_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_9 = add i32 %select_ln551_9, i32 %tmp_312" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 189 'add' 'add_ln551_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_3)   --->   "%tmp_272 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_9, i32 %add_ln551_8, i32 %add_ln551_7, i32 %add_ln551_6, i32 %add_ln551_5, i32 %add_ln551_4, i32 %add_ln551_3, i32 %add_ln551_2, i32 %add_ln551_1, i32 %add_ln551" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 190 'bitconcatenate' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_3)   --->   "%trunc_ln554 = trunc i8192 %p_read_10" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 191 'trunc' 'trunc_ln554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (1.14ns)   --->   "%add_ln557 = add i32 %trunc_ln537, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 192 'add' 'add_ln557' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 193 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%sext_ln557 = sext i19 %trunc_ln2" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 194 'sext' 'sext_ln557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln2, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 195 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (1.14ns)   --->   "%sub_ln558 = sub i32 %trunc_ln537, i32 %and_ln" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 196 'sub' 'sub_ln558' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (1.14ns)   --->   "%add_ln557_1 = add i32 %tmp_s, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 197 'add' 'add_ln557_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln557_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_1, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 198 'partselect' 'trunc_ln557_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%sext_ln557_1 = sext i19 %trunc_ln557_1" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 199 'sext' 'sext_ln557_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%and_ln558_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_1, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 200 'bitconcatenate' 'and_ln558_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.14ns)   --->   "%sub_ln558_1 = sub i32 %tmp_s, i32 %and_ln558_1" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 201 'sub' 'sub_ln558_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (1.14ns)   --->   "%add_ln557_2 = add i32 %tmp_273, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 202 'add' 'add_ln557_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln557_2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_2, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 203 'partselect' 'trunc_ln557_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%sext_ln557_2 = sext i19 %trunc_ln557_2" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 204 'sext' 'sext_ln557_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%and_ln558_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_2, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 205 'bitconcatenate' 'and_ln558_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.14ns)   --->   "%sub_ln558_2 = sub i32 %tmp_273, i32 %and_ln558_2" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 206 'sub' 'sub_ln558_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (1.14ns)   --->   "%add_ln557_3 = add i32 %tmp_275, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 207 'add' 'add_ln557_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln557_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_3, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 208 'partselect' 'trunc_ln557_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%sext_ln557_3 = sext i19 %trunc_ln557_3" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 209 'sext' 'sext_ln557_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%and_ln558_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_3, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 210 'bitconcatenate' 'and_ln558_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (1.14ns)   --->   "%sub_ln558_3 = sub i32 %tmp_275, i32 %and_ln558_3" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 211 'sub' 'sub_ln558_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (1.14ns)   --->   "%add_ln557_4 = add i32 %tmp_302, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 212 'add' 'add_ln557_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln557_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_4, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 213 'partselect' 'trunc_ln557_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%sext_ln557_4 = sext i19 %trunc_ln557_4" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 214 'sext' 'sext_ln557_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%and_ln558_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_4, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 215 'bitconcatenate' 'and_ln558_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (1.14ns)   --->   "%sub_ln558_4 = sub i32 %tmp_302, i32 %and_ln558_4" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 216 'sub' 'sub_ln558_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (1.14ns)   --->   "%add_ln557_5 = add i32 %tmp_304, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 217 'add' 'add_ln557_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln557_5 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_5, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 218 'partselect' 'trunc_ln557_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%sext_ln557_5 = sext i19 %trunc_ln557_5" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 219 'sext' 'sext_ln557_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%and_ln558_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_5, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 220 'bitconcatenate' 'and_ln558_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.14ns)   --->   "%sub_ln558_5 = sub i32 %tmp_304, i32 %and_ln558_5" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 221 'sub' 'sub_ln558_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (1.14ns)   --->   "%add_ln557_6 = add i32 %tmp_306, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 222 'add' 'add_ln557_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln557_6 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_6, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 223 'partselect' 'trunc_ln557_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%sext_ln557_6 = sext i19 %trunc_ln557_6" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 224 'sext' 'sext_ln557_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%and_ln558_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_6, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 225 'bitconcatenate' 'and_ln558_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (1.14ns)   --->   "%sub_ln558_6 = sub i32 %tmp_306, i32 %and_ln558_6" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 226 'sub' 'sub_ln558_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (1.14ns)   --->   "%add_ln557_7 = add i32 %tmp_308, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 227 'add' 'add_ln557_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln557_7 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_7, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 228 'partselect' 'trunc_ln557_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%sext_ln557_7 = sext i19 %trunc_ln557_7" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 229 'sext' 'sext_ln557_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%and_ln558_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_7, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 230 'bitconcatenate' 'and_ln558_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (1.14ns)   --->   "%sub_ln558_7 = sub i32 %tmp_308, i32 %and_ln558_7" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 231 'sub' 'sub_ln558_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (1.14ns)   --->   "%add_ln557_8 = add i32 %tmp_310, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 232 'add' 'add_ln557_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln557_8 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_8, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 233 'partselect' 'trunc_ln557_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%sext_ln557_8 = sext i19 %trunc_ln557_8" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 234 'sext' 'sext_ln557_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%and_ln558_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_8, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 235 'bitconcatenate' 'and_ln558_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.14ns)   --->   "%sub_ln558_8 = sub i32 %tmp_310, i32 %and_ln558_8" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 236 'sub' 'sub_ln558_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (1.14ns)   --->   "%add_ln557_9 = add i32 %tmp_312, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 237 'add' 'add_ln557_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln557_9 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_9, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 238 'partselect' 'trunc_ln557_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%tmp_276 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_9, i32 %sext_ln557_8, i32 %sext_ln557_7, i32 %sext_ln557_6, i32 %sext_ln557_5, i32 %sext_ln557_4, i32 %sext_ln557_3, i32 %sext_ln557_2, i32 %sext_ln557_1, i32 %sext_ln557" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 239 'bitconcatenate' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%sext_ln557_9 = sext i307 %tmp_276" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 240 'sext' 'sext_ln557_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%and_ln558_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_9, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 241 'bitconcatenate' 'and_ln558_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (1.14ns)   --->   "%sub_ln558_9 = sub i32 %tmp_312, i32 %and_ln558_9" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 242 'sub' 'sub_ln558_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_7)   --->   "%tmp_277 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_9, i32 %sub_ln558_8, i32 %sub_ln558_7, i32 %sub_ln558_6, i32 %sub_ln558_5, i32 %sub_ln558_4, i32 %sub_ln558_3, i32 %sub_ln558_2, i32 %sub_ln558_1, i32 %sub_ln558" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 243 'bitconcatenate' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_7)   --->   "%tmp_108 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %p_read_8, i320 %tmp_277, i32 0, i32 319" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 244 'partset' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%tmp_278 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_9, i32 %add_ln537_8, i32 %sub_ln540_7, i32 %add_ln537_6, i32 %sub_ln540_5, i32 %add_ln537_4, i32 %sub_ln540_3, i32 %add_ln537_2, i32 %sub_ln540_1, i32 %add_ln537" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 245 'bitconcatenate' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.72ns)   --->   "%icmp_ln535 = icmp_eq  i4 %empty, i4 8" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 246 'icmp' 'icmp_ln535' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.72ns)   --->   "%icmp_ln535_1 = icmp_eq  i4 %empty, i4 7" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 247 'icmp' 'icmp_ln535_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_1)   --->   "%select_ln535 = select i1 %icmp_ln535_1, i320 %tmp_278, i320 %tmp_257" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 248 'select' 'select_ln535' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.72ns)   --->   "%icmp_ln535_2 = icmp_eq  i4 %empty, i4 6" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 249 'icmp' 'icmp_ln535_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_1 = select i1 %icmp_ln535_2, i320 %sext_ln557_9, i320 %select_ln535" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 250 'select' 'select_ln535_1' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.72ns)   --->   "%icmp_ln535_3 = icmp_eq  i4 %empty, i4 5" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 251 'icmp' 'icmp_ln535_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_3)   --->   "%select_ln535_2 = select i1 %icmp_ln535_3, i320 %trunc_ln554, i320 %select_ln535_1" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 252 'select' 'select_ln535_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.72ns)   --->   "%icmp_ln535_4 = icmp_eq  i4 %empty, i4 4" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 253 'icmp' 'icmp_ln535_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_3 = select i1 %icmp_ln535_4, i320 %tmp_272, i320 %select_ln535_2" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 254 'select' 'select_ln535_3' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.72ns)   --->   "%icmp_ln535_5 = icmp_eq  i4 %empty, i4 3" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 255 'icmp' 'icmp_ln535_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_5)   --->   "%select_ln535_4 = select i1 %icmp_ln535_5, i320 %sext_ln548_9, i320 %select_ln535_3" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 256 'select' 'select_ln535_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.72ns)   --->   "%icmp_ln535_6 = icmp_eq  i4 %empty, i4 2" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 257 'icmp' 'icmp_ln535_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_5 = select i1 %icmp_ln535_6, i320 %tmp_269, i320 %select_ln535_4" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 258 'select' 'select_ln535_5' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.72ns)   --->   "%icmp_ln535_7 = icmp_eq  i4 %empty, i4 1" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 259 'icmp' 'icmp_ln535_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_6 = select i1 %icmp_ln535_7, i320 %tmp_258, i320 %select_ln535_5" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 260 'select' 'select_ln535_6' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_7 = select i1 %icmp_ln535_2, i8192 %tmp_108, i8192 %p_read_8" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 261 'select' 'select_ln535_7' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_8 = select i1 %icmp_ln535_6, i8192 %tmp_73, i8192 %select_ln535_7" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 262 'select' 'select_ln535_8' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 320, i32 351" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 263 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 320, i32 351" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 264 'partselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (1.14ns)   --->   "%add_ln537_10 = add i32 %tmp_315, i32 %tmp_314" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 265 'add' 'add_ln537_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 352, i32 383" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 266 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 352, i32 383" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 267 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (1.14ns)   --->   "%add_ln537_11 = add i32 %tmp_317, i32 %tmp_316" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 268 'add' 'add_ln537_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 384, i32 415" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 269 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 384, i32 415" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 270 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (1.14ns)   --->   "%add_ln537_12 = add i32 %tmp_319, i32 %tmp_318" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 271 'add' 'add_ln537_12' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 416, i32 447" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 272 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 416, i32 447" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 273 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (1.14ns)   --->   "%add_ln537_13 = add i32 %tmp_321, i32 %tmp_320" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 274 'add' 'add_ln537_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_10)   --->   "%tmp_279 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_13, i32 %add_ln537_12, i32 %add_ln537_11, i32 %add_ln537_10" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 275 'bitconcatenate' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (1.14ns)   --->   "%sub_ln540_11 = sub i32 %tmp_316, i32 %tmp_317" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 276 'sub' 'sub_ln540_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (1.14ns)   --->   "%sub_ln540_13 = sub i32 %tmp_320, i32 %tmp_321" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 277 'sub' 'sub_ln540_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_10)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 351" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 278 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_10)   --->   "%select_ln551_10 = select i1 %tmp_412, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 279 'select' 'select_ln551_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_10 = add i32 %select_ln551_10, i32 %tmp_314" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 280 'add' 'add_ln551_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_11)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 383" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 281 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_11)   --->   "%select_ln551_11 = select i1 %tmp_425, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 282 'select' 'select_ln551_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_11 = add i32 %select_ln551_11, i32 %tmp_316" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 283 'add' 'add_ln551_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_12)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 415" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 284 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_12)   --->   "%select_ln551_12 = select i1 %tmp_426, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 285 'select' 'select_ln551_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_12 = add i32 %select_ln551_12, i32 %tmp_318" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 286 'add' 'add_ln551_12' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_13)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 447" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 287 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_13)   --->   "%select_ln551_13 = select i1 %tmp_427, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 288 'select' 'select_ln551_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_13 = add i32 %select_ln551_13, i32 %tmp_320" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 289 'add' 'add_ln551_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_12)   --->   "%tmp_284 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln551_13, i32 %add_ln551_12, i32 %add_ln551_11, i32 %add_ln551_10" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 290 'bitconcatenate' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_12)   --->   "%tmp_285 = partselect i128 @_ssdm_op_PartSelect.i128.i8192.i32.i32, i8192 %p_read_10, i32 320, i32 447" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 291 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.14ns)   --->   "%add_ln557_10 = add i32 %tmp_314, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 292 'add' 'add_ln557_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln557_s = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_10, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 293 'partselect' 'trunc_ln557_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_10)   --->   "%sext_ln557_10 = sext i19 %trunc_ln557_s" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 294 'sext' 'sext_ln557_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (1.14ns)   --->   "%add_ln557_11 = add i32 %tmp_316, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 295 'add' 'add_ln557_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln557_10 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_11, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 296 'partselect' 'trunc_ln557_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_10)   --->   "%sext_ln557_11 = sext i19 %trunc_ln557_10" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 297 'sext' 'sext_ln557_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (1.14ns)   --->   "%add_ln557_12 = add i32 %tmp_318, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 298 'add' 'add_ln557_12' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln557_11 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_12, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 299 'partselect' 'trunc_ln557_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_10)   --->   "%sext_ln557_12 = sext i19 %trunc_ln557_11" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 300 'sext' 'sext_ln557_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (1.14ns)   --->   "%add_ln557_13 = add i32 %tmp_320, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 301 'add' 'add_ln557_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln557_12 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_13, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 302 'partselect' 'trunc_ln557_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_10)   --->   "%tmp_286 = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i19.i32.i32.i32, i19 %trunc_ln557_12, i32 %sext_ln557_12, i32 %sext_ln557_11, i32 %sext_ln557_10" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 303 'bitconcatenate' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_10)   --->   "%sext_ln557_13 = sext i115 %tmp_286" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 304 'sext' 'sext_ln557_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_10)   --->   "%tmp_288 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln540_13, i32 %add_ln537_12, i32 %sub_ln540_11, i32 %add_ln537_10" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 305 'bitconcatenate' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_10)   --->   "%select_ln535_9 = select i1 %icmp_ln535_1, i128 %tmp_288, i128 %tmp_279" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 306 'select' 'select_ln535_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_10 = select i1 %icmp_ln535_2, i128 %sext_ln557_13, i128 %select_ln535_9" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 307 'select' 'select_ln535_10' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_12)   --->   "%select_ln535_11 = select i1 %icmp_ln535_3, i128 %tmp_285, i128 %select_ln535_10" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 308 'select' 'select_ln535_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_12 = select i1 %icmp_ln535_4, i128 %tmp_284, i128 %select_ln535_11" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 309 'select' 'select_ln535_12' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 448, i32 479" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 310 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 448, i32 479" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 311 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (1.14ns)   --->   "%add_ln537_14 = add i32 %tmp_323, i32 %tmp_322" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 312 'add' 'add_ln537_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 480, i32 511" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 313 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 480, i32 511" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 314 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (1.14ns)   --->   "%add_ln537_15 = add i32 %tmp_337, i32 %tmp_324" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 315 'add' 'add_ln537_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 512, i32 543" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 316 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 512, i32 543" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 317 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (1.14ns)   --->   "%add_ln537_16 = add i32 %tmp_339, i32 %tmp_338" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 318 'add' 'add_ln537_16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 544, i32 575" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 319 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 544, i32 575" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 320 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (1.14ns)   --->   "%add_ln537_17 = add i32 %tmp_341, i32 %tmp_340" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 321 'add' 'add_ln537_17' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 576, i32 607" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 322 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 576, i32 607" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 323 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (1.14ns)   --->   "%add_ln537_18 = add i32 %tmp_343, i32 %tmp_342" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 324 'add' 'add_ln537_18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 608, i32 639" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 325 'partselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 608, i32 639" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 326 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (1.14ns)   --->   "%add_ln537_19 = add i32 %tmp_357, i32 %tmp_344" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 327 'add' 'add_ln537_19' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 640, i32 671" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 328 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 640, i32 671" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 329 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (1.14ns)   --->   "%add_ln537_20 = add i32 %tmp_359, i32 %tmp_358" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 330 'add' 'add_ln537_20' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 672, i32 703" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 331 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 672, i32 703" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 332 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (1.14ns)   --->   "%add_ln537_21 = add i32 %tmp_361, i32 %tmp_360" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 333 'add' 'add_ln537_21' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 704, i32 735" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 334 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 704, i32 735" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 335 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (1.14ns)   --->   "%add_ln537_22 = add i32 %tmp_363, i32 %tmp_362" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 336 'add' 'add_ln537_22' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_364 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 736, i32 767" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 337 'partselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 736, i32 767" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 338 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (1.14ns)   --->   "%add_ln537_23 = add i32 %tmp_365, i32 %tmp_364" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 339 'add' 'add_ln537_23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%tmp_289 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_23, i32 %add_ln537_22, i32 %add_ln537_21, i32 %add_ln537_20, i32 %add_ln537_19, i32 %add_ln537_18, i32 %add_ln537_17, i32 %add_ln537_16, i32 %add_ln537_15, i32 %add_ln537_14" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 340 'bitconcatenate' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (1.14ns)   --->   "%sub_ln540_14 = sub i32 %tmp_322, i32 %tmp_323" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 341 'sub' 'sub_ln540_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (1.14ns)   --->   "%sub_ln540_15 = sub i32 %tmp_324, i32 %tmp_337" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 342 'sub' 'sub_ln540_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (1.14ns)   --->   "%sub_ln540_16 = sub i32 %tmp_338, i32 %tmp_339" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 343 'sub' 'sub_ln540_16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (1.14ns)   --->   "%sub_ln540_17 = sub i32 %tmp_340, i32 %tmp_341" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 344 'sub' 'sub_ln540_17' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (1.14ns)   --->   "%sub_ln540_18 = sub i32 %tmp_342, i32 %tmp_343" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 345 'sub' 'sub_ln540_18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (1.14ns)   --->   "%sub_ln540_19 = sub i32 %tmp_344, i32 %tmp_357" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 346 'sub' 'sub_ln540_19' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (1.14ns)   --->   "%sub_ln540_20 = sub i32 %tmp_358, i32 %tmp_359" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 347 'sub' 'sub_ln540_20' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (1.14ns)   --->   "%sub_ln540_21 = sub i32 %tmp_360, i32 %tmp_361" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 348 'sub' 'sub_ln540_21' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (1.14ns)   --->   "%sub_ln540_22 = sub i32 %tmp_362, i32 %tmp_363" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 349 'sub' 'sub_ln540_22' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (1.14ns)   --->   "%sub_ln540_23 = sub i32 %tmp_364, i32 %tmp_365" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 350 'sub' 'sub_ln540_23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_24)   --->   "%tmp_290 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_23, i32 %sub_ln540_22, i32 %sub_ln540_21, i32 %sub_ln540_20, i32 %sub_ln540_19, i32 %sub_ln540_18, i32 %sub_ln540_17, i32 %sub_ln540_16, i32 %sub_ln540_15, i32 %sub_ln540_14" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 351 'bitconcatenate' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln543_28 = sext i32 %tmp_322" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 352 'sext' 'sext_ln543_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln543_29 = sext i32 %tmp_323" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 353 'sext' 'sext_ln543_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (3.90ns)   --->   "%tmp_428 = mul i64 %sext_ln543_29, i64 %sext_ln543_28" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 354 'mul' 'tmp_428' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln544_14 = trunc i64 %tmp_428" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 355 'trunc' 'trunc_ln544_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln543_30 = sext i32 %tmp_324" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 356 'sext' 'sext_ln543_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln543_31 = sext i32 %tmp_337" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 357 'sext' 'sext_ln543_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (3.90ns)   --->   "%tmp_429 = mul i64 %sext_ln543_31, i64 %sext_ln543_30" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 358 'mul' 'tmp_429' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln544_15 = trunc i64 %tmp_429" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 359 'trunc' 'trunc_ln544_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln543_32 = sext i32 %tmp_338" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 360 'sext' 'sext_ln543_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln543_33 = sext i32 %tmp_339" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 361 'sext' 'sext_ln543_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (3.90ns)   --->   "%tmp_430 = mul i64 %sext_ln543_33, i64 %sext_ln543_32" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 362 'mul' 'tmp_430' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln544_16 = trunc i64 %tmp_430" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 363 'trunc' 'trunc_ln544_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln543_34 = sext i32 %tmp_340" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 364 'sext' 'sext_ln543_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln543_35 = sext i32 %tmp_341" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 365 'sext' 'sext_ln543_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (3.90ns)   --->   "%tmp_431 = mul i64 %sext_ln543_35, i64 %sext_ln543_34" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 366 'mul' 'tmp_431' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln544_17 = trunc i64 %tmp_431" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 367 'trunc' 'trunc_ln544_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln543_36 = sext i32 %tmp_342" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 368 'sext' 'sext_ln543_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln543_37 = sext i32 %tmp_343" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 369 'sext' 'sext_ln543_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (3.90ns)   --->   "%tmp_432 = mul i64 %sext_ln543_37, i64 %sext_ln543_36" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 370 'mul' 'tmp_432' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln544_18 = trunc i64 %tmp_432" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 371 'trunc' 'trunc_ln544_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln543_38 = sext i32 %tmp_344" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 372 'sext' 'sext_ln543_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln543_39 = sext i32 %tmp_357" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 373 'sext' 'sext_ln543_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (3.90ns)   --->   "%tmp_445 = mul i64 %sext_ln543_39, i64 %sext_ln543_38" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 374 'mul' 'tmp_445' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln544_19 = trunc i64 %tmp_445" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 375 'trunc' 'trunc_ln544_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln543_40 = sext i32 %tmp_358" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 376 'sext' 'sext_ln543_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln543_41 = sext i32 %tmp_359" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 377 'sext' 'sext_ln543_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (3.90ns)   --->   "%tmp_446 = mul i64 %sext_ln543_41, i64 %sext_ln543_40" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 378 'mul' 'tmp_446' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln544_20 = trunc i64 %tmp_446" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 379 'trunc' 'trunc_ln544_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln543_42 = sext i32 %tmp_360" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 380 'sext' 'sext_ln543_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln543_43 = sext i32 %tmp_361" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 381 'sext' 'sext_ln543_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (3.90ns)   --->   "%tmp_447 = mul i64 %sext_ln543_43, i64 %sext_ln543_42" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 382 'mul' 'tmp_447' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln544_21 = trunc i64 %tmp_447" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 383 'trunc' 'trunc_ln544_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln543_44 = sext i32 %tmp_362" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 384 'sext' 'sext_ln543_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln543_45 = sext i32 %tmp_363" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 385 'sext' 'sext_ln543_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (3.90ns)   --->   "%tmp_448 = mul i64 %sext_ln543_45, i64 %sext_ln543_44" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 386 'mul' 'tmp_448' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln544_22 = trunc i64 %tmp_448" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 387 'trunc' 'trunc_ln544_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln543_46 = sext i32 %tmp_364" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 388 'sext' 'sext_ln543_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln543_47 = sext i32 %tmp_365" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 389 'sext' 'sext_ln543_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (3.90ns)   --->   "%tmp_449 = mul i64 %sext_ln543_47, i64 %sext_ln543_46" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 390 'mul' 'tmp_449' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln544_23 = trunc i64 %tmp_449" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 391 'trunc' 'trunc_ln544_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%tmp_291 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_23, i32 %trunc_ln544_22, i32 %trunc_ln544_21, i32 %trunc_ln544_20, i32 %trunc_ln544_19, i32 %trunc_ln544_18, i32 %trunc_ln544_17, i32 %trunc_ln544_16, i32 %trunc_ln544_15, i32 %trunc_ln544_14" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 392 'bitconcatenate' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (1.14ns)   --->   "%add_ln548_14 = add i32 %tmp_322, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 393 'add' 'add_ln548_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln548_13 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_14, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 394 'partselect' 'trunc_ln548_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%sext_ln548_14 = sext i9 %trunc_ln548_13" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 395 'sext' 'sext_ln548_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (1.14ns)   --->   "%add_ln548_15 = add i32 %tmp_324, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 396 'add' 'add_ln548_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln548_14 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_15, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 397 'partselect' 'trunc_ln548_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%sext_ln548_15 = sext i9 %trunc_ln548_14" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 398 'sext' 'sext_ln548_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (1.14ns)   --->   "%add_ln548_16 = add i32 %tmp_338, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 399 'add' 'add_ln548_16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln548_15 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_16, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 400 'partselect' 'trunc_ln548_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%sext_ln548_16 = sext i9 %trunc_ln548_15" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 401 'sext' 'sext_ln548_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (1.14ns)   --->   "%add_ln548_17 = add i32 %tmp_340, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 402 'add' 'add_ln548_17' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln548_16 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_17, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 403 'partselect' 'trunc_ln548_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%sext_ln548_17 = sext i9 %trunc_ln548_16" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 404 'sext' 'sext_ln548_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (1.14ns)   --->   "%add_ln548_18 = add i32 %tmp_342, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 405 'add' 'add_ln548_18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln548_17 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_18, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 406 'partselect' 'trunc_ln548_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%sext_ln548_18 = sext i9 %trunc_ln548_17" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 407 'sext' 'sext_ln548_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (1.14ns)   --->   "%add_ln548_19 = add i32 %tmp_344, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 408 'add' 'add_ln548_19' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln548_18 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_19, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 409 'partselect' 'trunc_ln548_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%sext_ln548_19 = sext i9 %trunc_ln548_18" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 410 'sext' 'sext_ln548_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (1.14ns)   --->   "%add_ln548_20 = add i32 %tmp_358, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 411 'add' 'add_ln548_20' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln548_19 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_20, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 412 'partselect' 'trunc_ln548_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%sext_ln548_20 = sext i9 %trunc_ln548_19" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 413 'sext' 'sext_ln548_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (1.14ns)   --->   "%add_ln548_21 = add i32 %tmp_360, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 414 'add' 'add_ln548_21' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln548_20 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_21, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 415 'partselect' 'trunc_ln548_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%sext_ln548_21 = sext i9 %trunc_ln548_20" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 416 'sext' 'sext_ln548_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (1.14ns)   --->   "%add_ln548_22 = add i32 %tmp_362, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 417 'add' 'add_ln548_22' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln548_21 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_22, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 418 'partselect' 'trunc_ln548_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%sext_ln548_22 = sext i9 %trunc_ln548_21" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 419 'sext' 'sext_ln548_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (1.14ns)   --->   "%add_ln548_23 = add i32 %tmp_364, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 420 'add' 'add_ln548_23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%trunc_ln548_22 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_23, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 421 'partselect' 'trunc_ln548_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%tmp_294 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_22, i32 %sext_ln548_22, i32 %sext_ln548_21, i32 %sext_ln548_20, i32 %sext_ln548_19, i32 %sext_ln548_18, i32 %sext_ln548_17, i32 %sext_ln548_16, i32 %sext_ln548_15, i32 %sext_ln548_14" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 422 'bitconcatenate' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%sext_ln548_23 = sext i297 %tmp_294" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 423 'sext' 'sext_ln548_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_14)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 479" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 424 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_14)   --->   "%select_ln551_14 = select i1 %tmp_450, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 425 'select' 'select_ln551_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_14 = add i32 %select_ln551_14, i32 %tmp_322" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 426 'add' 'add_ln551_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_15)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 511" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 427 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_15)   --->   "%select_ln551_15 = select i1 %tmp_451, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 428 'select' 'select_ln551_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_15 = add i32 %select_ln551_15, i32 %tmp_324" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 429 'add' 'add_ln551_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_16)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 543" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 430 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_16)   --->   "%select_ln551_16 = select i1 %tmp_452, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 431 'select' 'select_ln551_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_16 = add i32 %select_ln551_16, i32 %tmp_338" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 432 'add' 'add_ln551_16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_17)   --->   "%tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 575" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 433 'bitselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_17)   --->   "%select_ln551_17 = select i1 %tmp_453, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 434 'select' 'select_ln551_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_17 = add i32 %select_ln551_17, i32 %tmp_340" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 435 'add' 'add_ln551_17' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_18)   --->   "%tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 607" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 436 'bitselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_18)   --->   "%select_ln551_18 = select i1 %tmp_454, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 437 'select' 'select_ln551_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_18 = add i32 %select_ln551_18, i32 %tmp_342" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 438 'add' 'add_ln551_18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_19)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 639" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 439 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_19)   --->   "%select_ln551_19 = select i1 %tmp_455, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 440 'select' 'select_ln551_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_19 = add i32 %select_ln551_19, i32 %tmp_344" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 441 'add' 'add_ln551_19' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_20)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 671" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 442 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_20)   --->   "%select_ln551_20 = select i1 %tmp_456, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 443 'select' 'select_ln551_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_20 = add i32 %select_ln551_20, i32 %tmp_358" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 444 'add' 'add_ln551_20' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_21)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 703" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 445 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_21)   --->   "%select_ln551_21 = select i1 %tmp_457, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 446 'select' 'select_ln551_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_21 = add i32 %select_ln551_21, i32 %tmp_360" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 447 'add' 'add_ln551_21' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_22)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 735" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 448 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_22)   --->   "%select_ln551_22 = select i1 %tmp_458, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 449 'select' 'select_ln551_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_22 = add i32 %select_ln551_22, i32 %tmp_362" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 450 'add' 'add_ln551_22' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_23)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 767" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 451 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_23)   --->   "%select_ln551_23 = select i1 %tmp_459, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 452 'select' 'select_ln551_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_23 = add i32 %select_ln551_23, i32 %tmp_364" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 453 'add' 'add_ln551_23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_21)   --->   "%tmp_295 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_23, i32 %add_ln551_22, i32 %add_ln551_21, i32 %add_ln551_20, i32 %add_ln551_19, i32 %add_ln551_18, i32 %add_ln551_17, i32 %add_ln551_16, i32 %add_ln551_15, i32 %add_ln551_14" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 454 'bitconcatenate' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_21)   --->   "%tmp_296 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 448, i32 767" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 455 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (1.14ns)   --->   "%add_ln557_14 = add i32 %tmp_322, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 456 'add' 'add_ln557_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln557_13 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_14, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 457 'partselect' 'trunc_ln557_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%sext_ln557_14 = sext i19 %trunc_ln557_13" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 458 'sext' 'sext_ln557_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%and_ln558_13 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_13, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 459 'bitconcatenate' 'and_ln558_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (1.14ns)   --->   "%sub_ln558_14 = sub i32 %tmp_322, i32 %and_ln558_13" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 460 'sub' 'sub_ln558_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (1.14ns)   --->   "%add_ln557_15 = add i32 %tmp_324, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 461 'add' 'add_ln557_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln557_14 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_15, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 462 'partselect' 'trunc_ln557_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%sext_ln557_15 = sext i19 %trunc_ln557_14" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 463 'sext' 'sext_ln557_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%and_ln558_14 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_14, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 464 'bitconcatenate' 'and_ln558_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (1.14ns)   --->   "%sub_ln558_15 = sub i32 %tmp_324, i32 %and_ln558_14" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 465 'sub' 'sub_ln558_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (1.14ns)   --->   "%add_ln557_16 = add i32 %tmp_338, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 466 'add' 'add_ln557_16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln557_15 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_16, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 467 'partselect' 'trunc_ln557_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%sext_ln557_16 = sext i19 %trunc_ln557_15" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 468 'sext' 'sext_ln557_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%and_ln558_15 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_15, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 469 'bitconcatenate' 'and_ln558_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (1.14ns)   --->   "%sub_ln558_16 = sub i32 %tmp_338, i32 %and_ln558_15" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 470 'sub' 'sub_ln558_16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (1.14ns)   --->   "%add_ln557_17 = add i32 %tmp_340, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 471 'add' 'add_ln557_17' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln557_16 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_17, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 472 'partselect' 'trunc_ln557_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%sext_ln557_17 = sext i19 %trunc_ln557_16" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 473 'sext' 'sext_ln557_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%and_ln558_16 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_16, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 474 'bitconcatenate' 'and_ln558_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (1.14ns)   --->   "%sub_ln558_17 = sub i32 %tmp_340, i32 %and_ln558_16" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 475 'sub' 'sub_ln558_17' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (1.14ns)   --->   "%add_ln557_18 = add i32 %tmp_342, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 476 'add' 'add_ln557_18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln557_17 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_18, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 477 'partselect' 'trunc_ln557_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%sext_ln557_18 = sext i19 %trunc_ln557_17" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 478 'sext' 'sext_ln557_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%and_ln558_17 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_17, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 479 'bitconcatenate' 'and_ln558_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (1.14ns)   --->   "%sub_ln558_18 = sub i32 %tmp_342, i32 %and_ln558_17" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 480 'sub' 'sub_ln558_18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (1.14ns)   --->   "%add_ln557_19 = add i32 %tmp_344, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 481 'add' 'add_ln557_19' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln557_18 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_19, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 482 'partselect' 'trunc_ln557_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%sext_ln557_19 = sext i19 %trunc_ln557_18" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 483 'sext' 'sext_ln557_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%and_ln558_18 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_18, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 484 'bitconcatenate' 'and_ln558_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (1.14ns)   --->   "%sub_ln558_19 = sub i32 %tmp_344, i32 %and_ln558_18" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 485 'sub' 'sub_ln558_19' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (1.14ns)   --->   "%add_ln557_20 = add i32 %tmp_358, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 486 'add' 'add_ln557_20' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln557_19 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_20, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 487 'partselect' 'trunc_ln557_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%sext_ln557_20 = sext i19 %trunc_ln557_19" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 488 'sext' 'sext_ln557_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%and_ln558_19 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_19, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 489 'bitconcatenate' 'and_ln558_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (1.14ns)   --->   "%sub_ln558_20 = sub i32 %tmp_358, i32 %and_ln558_19" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 490 'sub' 'sub_ln558_20' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (1.14ns)   --->   "%add_ln557_21 = add i32 %tmp_360, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 491 'add' 'add_ln557_21' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln557_20 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_21, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 492 'partselect' 'trunc_ln557_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%sext_ln557_21 = sext i19 %trunc_ln557_20" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 493 'sext' 'sext_ln557_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%and_ln558_20 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_20, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 494 'bitconcatenate' 'and_ln558_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (1.14ns)   --->   "%sub_ln558_21 = sub i32 %tmp_360, i32 %and_ln558_20" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 495 'sub' 'sub_ln558_21' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (1.14ns)   --->   "%add_ln557_22 = add i32 %tmp_362, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 496 'add' 'add_ln557_22' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln557_21 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_22, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 497 'partselect' 'trunc_ln557_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%sext_ln557_22 = sext i19 %trunc_ln557_21" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 498 'sext' 'sext_ln557_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%and_ln558_21 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_21, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 499 'bitconcatenate' 'and_ln558_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (1.14ns)   --->   "%sub_ln558_22 = sub i32 %tmp_362, i32 %and_ln558_21" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 500 'sub' 'sub_ln558_22' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (1.14ns)   --->   "%add_ln557_23 = add i32 %tmp_364, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 501 'add' 'add_ln557_23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln557_22 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_23, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 502 'partselect' 'trunc_ln557_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%tmp_297 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_22, i32 %sext_ln557_22, i32 %sext_ln557_21, i32 %sext_ln557_20, i32 %sext_ln557_19, i32 %sext_ln557_18, i32 %sext_ln557_17, i32 %sext_ln557_16, i32 %sext_ln557_15, i32 %sext_ln557_14" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 503 'bitconcatenate' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%sext_ln557_23 = sext i307 %tmp_297" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 504 'sext' 'sext_ln557_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%and_ln558_22 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_22, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 505 'bitconcatenate' 'and_ln558_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (1.14ns)   --->   "%sub_ln558_23 = sub i32 %tmp_364, i32 %and_ln558_22" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 506 'sub' 'sub_ln558_23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%tmp_300 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_23, i32 %add_ln537_22, i32 %sub_ln540_21, i32 %add_ln537_20, i32 %sub_ln540_19, i32 %add_ln537_18, i32 %sub_ln540_17, i32 %add_ln537_16, i32 %sub_ln540_15, i32 %add_ln537_14" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 507 'bitconcatenate' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_19)   --->   "%select_ln535_18 = select i1 %icmp_ln535_1, i320 %tmp_300, i320 %tmp_289" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 508 'select' 'select_ln535_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_19 = select i1 %icmp_ln535_2, i320 %sext_ln557_23, i320 %select_ln535_18" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 509 'select' 'select_ln535_19' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_21)   --->   "%select_ln535_20 = select i1 %icmp_ln535_3, i320 %tmp_296, i320 %select_ln535_19" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 510 'select' 'select_ln535_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 511 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_21 = select i1 %icmp_ln535_4, i320 %tmp_295, i320 %select_ln535_20" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 511 'select' 'select_ln535_21' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_23)   --->   "%select_ln535_22 = select i1 %icmp_ln535_5, i320 %sext_ln548_23, i320 %select_ln535_21" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 512 'select' 'select_ln535_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_23 = select i1 %icmp_ln535_6, i320 %tmp_291, i320 %select_ln535_22" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 513 'select' 'select_ln535_23' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_24 = select i1 %icmp_ln535_7, i320 %tmp_290, i320 %select_ln535_23" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 514 'select' 'select_ln535_24' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 768, i32 799" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 515 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 768, i32 799" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 516 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_24)   --->   "%tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 799" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 517 'bitselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_24)   --->   "%select_ln551_24 = select i1 %tmp_461, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 518 'select' 'select_ln551_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 519 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_24 = add i32 %select_ln551_24, i32 %tmp_366" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 519 'add' 'add_ln551_24' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 800, i32 831" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 520 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 800, i32 831" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 521 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (1.14ns)   --->   "%add_ln537_25 = add i32 %tmp_371, i32 %tmp_370" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 522 'add' 'add_ln537_25' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 832, i32 863" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 523 'partselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 832, i32 863" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 524 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (1.14ns)   --->   "%add_ln537_26 = add i32 %tmp_373, i32 %tmp_372" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 525 'add' 'add_ln537_26' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 864, i32 895" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 526 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 864, i32 895" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 527 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (1.14ns)   --->   "%add_ln537_27 = add i32 %tmp_375, i32 %tmp_374" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 528 'add' 'add_ln537_27' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 896, i32 927" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 529 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_462 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 896, i32 927" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 530 'partselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (1.14ns)   --->   "%add_ln537_28 = add i32 %tmp_462, i32 %tmp_376" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 531 'add' 'add_ln537_28' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_463 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 928, i32 959" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 532 'partselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_464 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 928, i32 959" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 533 'partselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (1.14ns)   --->   "%add_ln537_29 = add i32 %tmp_464, i32 %tmp_463" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 534 'add' 'add_ln537_29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 960, i32 991" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 535 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 960, i32 991" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 536 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (1.14ns)   --->   "%add_ln537_30 = add i32 %tmp_478, i32 %tmp_477" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 537 'add' 'add_ln537_30' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_479 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 992, i32 1023" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 538 'partselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_480 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 992, i32 1023" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 539 'partselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (1.14ns)   --->   "%add_ln537_31 = add i32 %tmp_480, i32 %tmp_479" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 540 'add' 'add_ln537_31' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_481 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1024, i32 1055" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 541 'partselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_482 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1024, i32 1055" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 542 'partselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (1.14ns)   --->   "%add_ln537_32 = add i32 %tmp_482, i32 %tmp_481" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 543 'add' 'add_ln537_32' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_483 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1056, i32 1087" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 544 'partselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_484 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1056, i32 1087" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 545 'partselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (1.14ns)   --->   "%add_ln537_33 = add i32 %tmp_484, i32 %tmp_483" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 546 'add' 'add_ln537_33' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1088, i32 1119" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 547 'partselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1088, i32 1119" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 548 'partselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (1.14ns)   --->   "%add_ln537_34 = add i32 %tmp_486, i32 %tmp_485" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 549 'add' 'add_ln537_34' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%tmp_325 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_34, i32 %add_ln537_33, i32 %add_ln537_32, i32 %add_ln537_31, i32 %add_ln537_30, i32 %add_ln537_29, i32 %add_ln537_28, i32 %add_ln537_27, i32 %add_ln537_26, i32 %add_ln537_25" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 550 'bitconcatenate' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (1.14ns)   --->   "%sub_ln540_25 = sub i32 %tmp_370, i32 %tmp_371" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 551 'sub' 'sub_ln540_25' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (1.14ns)   --->   "%sub_ln540_27 = sub i32 %tmp_374, i32 %tmp_375" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 552 'sub' 'sub_ln540_27' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (1.14ns)   --->   "%sub_ln540_29 = sub i32 %tmp_463, i32 %tmp_464" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 553 'sub' 'sub_ln540_29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (1.14ns)   --->   "%sub_ln540_31 = sub i32 %tmp_479, i32 %tmp_480" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 554 'sub' 'sub_ln540_31' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 555 [1/1] (1.14ns)   --->   "%sub_ln540_33 = sub i32 %tmp_483, i32 %tmp_484" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 555 'sub' 'sub_ln540_33' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_25)   --->   "%tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 831" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 556 'bitselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_25)   --->   "%select_ln551_25 = select i1 %tmp_497, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 557 'select' 'select_ln551_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 558 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_25 = add i32 %select_ln551_25, i32 %tmp_370" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 558 'add' 'add_ln551_25' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_26)   --->   "%tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 863" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 559 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_26)   --->   "%select_ln551_26 = select i1 %tmp_498, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 560 'select' 'select_ln551_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_26 = add i32 %select_ln551_26, i32 %tmp_372" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 561 'add' 'add_ln551_26' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_27)   --->   "%tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 895" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 562 'bitselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_27)   --->   "%select_ln551_27 = select i1 %tmp_499, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 563 'select' 'select_ln551_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 564 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_27 = add i32 %select_ln551_27, i32 %tmp_374" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 564 'add' 'add_ln551_27' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_28)   --->   "%tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 927" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 565 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_28)   --->   "%select_ln551_28 = select i1 %tmp_500, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 566 'select' 'select_ln551_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 567 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_28 = add i32 %select_ln551_28, i32 %tmp_376" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 567 'add' 'add_ln551_28' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_29)   --->   "%tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 959" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 568 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_29)   --->   "%select_ln551_29 = select i1 %tmp_513, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 569 'select' 'select_ln551_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_29 = add i32 %select_ln551_29, i32 %tmp_463" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 570 'add' 'add_ln551_29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_30)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 991" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 571 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_30)   --->   "%select_ln551_30 = select i1 %tmp_514, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 572 'select' 'select_ln551_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 573 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_30 = add i32 %select_ln551_30, i32 %tmp_477" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 573 'add' 'add_ln551_30' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_31)   --->   "%tmp_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1023" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 574 'bitselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_31)   --->   "%select_ln551_31 = select i1 %tmp_515, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 575 'select' 'select_ln551_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_31 = add i32 %select_ln551_31, i32 %tmp_479" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 576 'add' 'add_ln551_31' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_32)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1055" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 577 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_32)   --->   "%select_ln551_32 = select i1 %tmp_516, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 578 'select' 'select_ln551_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 579 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_32 = add i32 %select_ln551_32, i32 %tmp_481" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 579 'add' 'add_ln551_32' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_33)   --->   "%tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1087" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 580 'bitselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_33)   --->   "%select_ln551_33 = select i1 %tmp_517, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 581 'select' 'select_ln551_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_33 = add i32 %select_ln551_33, i32 %tmp_483" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 582 'add' 'add_ln551_33' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_34)   --->   "%tmp_518 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1119" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 583 'bitselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_34)   --->   "%select_ln551_34 = select i1 %tmp_518, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 584 'select' 'select_ln551_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_34 = add i32 %select_ln551_34, i32 %tmp_485" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 585 'add' 'add_ln551_34' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_38)   --->   "%tmp_331 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_34, i32 %add_ln551_33, i32 %add_ln551_32, i32 %add_ln551_31, i32 %add_ln551_30, i32 %add_ln551_29, i32 %add_ln551_28, i32 %add_ln551_27, i32 %add_ln551_26, i32 %add_ln551_25" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 586 'bitconcatenate' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_38)   --->   "%tmp_332 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 800, i32 1119" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 587 'partselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (1.14ns)   --->   "%add_ln557_25 = add i32 %tmp_370, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 588 'add' 'add_ln557_25' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln557_24 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_25, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 589 'partselect' 'trunc_ln557_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%sext_ln557_25 = sext i19 %trunc_ln557_24" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 590 'sext' 'sext_ln557_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (1.14ns)   --->   "%add_ln557_26 = add i32 %tmp_372, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 591 'add' 'add_ln557_26' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln557_25 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_26, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 592 'partselect' 'trunc_ln557_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%sext_ln557_26 = sext i19 %trunc_ln557_25" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 593 'sext' 'sext_ln557_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (1.14ns)   --->   "%add_ln557_27 = add i32 %tmp_374, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 594 'add' 'add_ln557_27' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln557_26 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_27, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 595 'partselect' 'trunc_ln557_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%sext_ln557_27 = sext i19 %trunc_ln557_26" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 596 'sext' 'sext_ln557_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (1.14ns)   --->   "%add_ln557_28 = add i32 %tmp_376, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 597 'add' 'add_ln557_28' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln557_27 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_28, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 598 'partselect' 'trunc_ln557_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%sext_ln557_28 = sext i19 %trunc_ln557_27" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 599 'sext' 'sext_ln557_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (1.14ns)   --->   "%add_ln557_29 = add i32 %tmp_463, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 600 'add' 'add_ln557_29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln557_28 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_29, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 601 'partselect' 'trunc_ln557_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%sext_ln557_29 = sext i19 %trunc_ln557_28" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 602 'sext' 'sext_ln557_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (1.14ns)   --->   "%add_ln557_30 = add i32 %tmp_477, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 603 'add' 'add_ln557_30' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln557_29 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_30, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 604 'partselect' 'trunc_ln557_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%sext_ln557_30 = sext i19 %trunc_ln557_29" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 605 'sext' 'sext_ln557_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (1.14ns)   --->   "%add_ln557_31 = add i32 %tmp_479, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 606 'add' 'add_ln557_31' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln557_30 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_31, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 607 'partselect' 'trunc_ln557_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%sext_ln557_31 = sext i19 %trunc_ln557_30" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 608 'sext' 'sext_ln557_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (1.14ns)   --->   "%add_ln557_32 = add i32 %tmp_481, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 609 'add' 'add_ln557_32' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln557_31 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_32, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 610 'partselect' 'trunc_ln557_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%sext_ln557_32 = sext i19 %trunc_ln557_31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 611 'sext' 'sext_ln557_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (1.14ns)   --->   "%add_ln557_33 = add i32 %tmp_483, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 612 'add' 'add_ln557_33' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln557_32 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_33, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 613 'partselect' 'trunc_ln557_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%sext_ln557_33 = sext i19 %trunc_ln557_32" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 614 'sext' 'sext_ln557_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (1.14ns)   --->   "%add_ln557_34 = add i32 %tmp_485, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 615 'add' 'add_ln557_34' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%trunc_ln557_33 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_34, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 616 'partselect' 'trunc_ln557_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%tmp_333 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_33, i32 %sext_ln557_33, i32 %sext_ln557_32, i32 %sext_ln557_31, i32 %sext_ln557_30, i32 %sext_ln557_29, i32 %sext_ln557_28, i32 %sext_ln557_27, i32 %sext_ln557_26, i32 %sext_ln557_25" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 617 'bitconcatenate' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%sext_ln557_34 = sext i307 %tmp_333" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 618 'sext' 'sext_ln557_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%tmp_336 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_34, i32 %sub_ln540_33, i32 %add_ln537_32, i32 %sub_ln540_31, i32 %add_ln537_30, i32 %sub_ln540_29, i32 %add_ln537_28, i32 %sub_ln540_27, i32 %add_ln537_26, i32 %sub_ln540_25" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 619 'bitconcatenate' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_36)   --->   "%select_ln535_35 = select i1 %icmp_ln535_1, i320 %tmp_336, i320 %tmp_325" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 620 'select' 'select_ln535_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_36 = select i1 %icmp_ln535_2, i320 %sext_ln557_34, i320 %select_ln535_35" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 621 'select' 'select_ln535_36' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_38)   --->   "%select_ln535_37 = select i1 %icmp_ln535_3, i320 %tmp_332, i320 %select_ln535_36" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 622 'select' 'select_ln535_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_38 = select i1 %icmp_ln535_4, i320 %tmp_331, i320 %select_ln535_37" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 623 'select' 'select_ln535_38' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_519 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1120, i32 1151" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 624 'partselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_520 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1120, i32 1151" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 625 'partselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (1.14ns)   --->   "%add_ln537_35 = add i32 %tmp_520, i32 %tmp_519" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 626 'add' 'add_ln537_35' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%tmp_533 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1152, i32 1183" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 627 'partselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_534 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1152, i32 1183" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 628 'partselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (1.14ns)   --->   "%add_ln537_36 = add i32 %tmp_534, i32 %tmp_533" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 629 'add' 'add_ln537_36' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%tmp_535 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1184, i32 1215" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 630 'partselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_536 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1184, i32 1215" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 631 'partselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (1.14ns)   --->   "%add_ln537_37 = add i32 %tmp_536, i32 %tmp_535" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 632 'add' 'add_ln537_37' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_537 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1216, i32 1247" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 633 'partselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_538 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1216, i32 1247" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 634 'partselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (1.14ns)   --->   "%add_ln537_38 = add i32 %tmp_538, i32 %tmp_537" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 635 'add' 'add_ln537_38' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_45)   --->   "%tmp_345 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_38, i32 %add_ln537_37, i32 %add_ln537_36, i32 %add_ln537_35" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 636 'bitconcatenate' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (1.14ns)   --->   "%sub_ln540_35 = sub i32 %tmp_519, i32 %tmp_520" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 637 'sub' 'sub_ln540_35' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (1.14ns)   --->   "%sub_ln540_36 = sub i32 %tmp_533, i32 %tmp_534" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 638 'sub' 'sub_ln540_36' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (1.14ns)   --->   "%sub_ln540_37 = sub i32 %tmp_535, i32 %tmp_536" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 639 'sub' 'sub_ln540_37' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (1.14ns)   --->   "%sub_ln540_38 = sub i32 %tmp_537, i32 %tmp_538" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 640 'sub' 'sub_ln540_38' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_50)   --->   "%tmp_346 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln540_38, i32 %sub_ln540_37, i32 %sub_ln540_36, i32 %sub_ln540_35" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 641 'bitconcatenate' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln543_70 = sext i32 %tmp_519" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 642 'sext' 'sext_ln543_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln543_71 = sext i32 %tmp_520" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 643 'sext' 'sext_ln543_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (3.90ns)   --->   "%tmp_539 = mul i64 %sext_ln543_71, i64 %sext_ln543_70" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 644 'mul' 'tmp_539' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%trunc_ln544_35 = trunc i64 %tmp_539" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 645 'trunc' 'trunc_ln544_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln543_72 = sext i32 %tmp_533" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 646 'sext' 'sext_ln543_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln543_73 = sext i32 %tmp_534" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 647 'sext' 'sext_ln543_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (3.90ns)   --->   "%tmp_540 = mul i64 %sext_ln543_73, i64 %sext_ln543_72" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 648 'mul' 'tmp_540' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%trunc_ln544_36 = trunc i64 %tmp_540" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 649 'trunc' 'trunc_ln544_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln543_74 = sext i32 %tmp_535" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 650 'sext' 'sext_ln543_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln543_75 = sext i32 %tmp_536" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 651 'sext' 'sext_ln543_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (3.90ns)   --->   "%tmp_541 = mul i64 %sext_ln543_75, i64 %sext_ln543_74" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 652 'mul' 'tmp_541' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%trunc_ln544_37 = trunc i64 %tmp_541" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 653 'trunc' 'trunc_ln544_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln543_76 = sext i32 %tmp_537" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 654 'sext' 'sext_ln543_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%sext_ln543_77 = sext i32 %tmp_538" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 655 'sext' 'sext_ln543_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (3.90ns)   --->   "%tmp_542 = mul i64 %sext_ln543_77, i64 %sext_ln543_76" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 656 'mul' 'tmp_542' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%trunc_ln544_38 = trunc i64 %tmp_542" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 657 'trunc' 'trunc_ln544_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%tmp_347 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln544_38, i32 %trunc_ln544_37, i32 %trunc_ln544_36, i32 %trunc_ln544_35" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 658 'bitconcatenate' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (1.14ns)   --->   "%add_ln548_35 = add i32 %tmp_519, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 659 'add' 'add_ln548_35' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%trunc_ln548_34 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_35, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 660 'partselect' 'trunc_ln548_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%sext_ln548_35 = sext i9 %trunc_ln548_34" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 661 'sext' 'sext_ln548_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (1.14ns)   --->   "%add_ln548_36 = add i32 %tmp_533, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 662 'add' 'add_ln548_36' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%trunc_ln548_35 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_36, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 663 'partselect' 'trunc_ln548_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%sext_ln548_36 = sext i9 %trunc_ln548_35" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 664 'sext' 'sext_ln548_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (1.14ns)   --->   "%add_ln548_37 = add i32 %tmp_535, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 665 'add' 'add_ln548_37' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%trunc_ln548_36 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_37, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 666 'partselect' 'trunc_ln548_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%sext_ln548_37 = sext i9 %trunc_ln548_36" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 667 'sext' 'sext_ln548_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (1.14ns)   --->   "%add_ln548_38 = add i32 %tmp_537, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 668 'add' 'add_ln548_38' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%trunc_ln548_37 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_38, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 669 'partselect' 'trunc_ln548_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%tmp_350 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i9.i32.i32.i32, i9 %trunc_ln548_37, i32 %sext_ln548_37, i32 %sext_ln548_36, i32 %sext_ln548_35" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 670 'bitconcatenate' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%sext_ln548_38 = sext i105 %tmp_350" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 671 'sext' 'sext_ln548_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_35)   --->   "%tmp_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1151" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 672 'bitselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_35)   --->   "%select_ln551_35 = select i1 %tmp_543, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 673 'select' 'select_ln551_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_35 = add i32 %select_ln551_35, i32 %tmp_519" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 674 'add' 'add_ln551_35' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_36)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1183" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 675 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_36)   --->   "%select_ln551_36 = select i1 %tmp_544, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 676 'select' 'select_ln551_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_36 = add i32 %select_ln551_36, i32 %tmp_533" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 677 'add' 'add_ln551_36' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_37)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1215" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 678 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_37)   --->   "%select_ln551_37 = select i1 %tmp_545, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 679 'select' 'select_ln551_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 680 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_37 = add i32 %select_ln551_37, i32 %tmp_535" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 680 'add' 'add_ln551_37' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_38)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1247" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 681 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_38)   --->   "%select_ln551_38 = select i1 %tmp_546, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 682 'select' 'select_ln551_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_38 = add i32 %select_ln551_38, i32 %tmp_537" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 683 'add' 'add_ln551_38' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_47)   --->   "%tmp_351 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln551_38, i32 %add_ln551_37, i32 %add_ln551_36, i32 %add_ln551_35" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 684 'bitconcatenate' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_47)   --->   "%tmp_352 = partselect i128 @_ssdm_op_PartSelect.i128.i8192.i32.i32, i8192 %p_read_10, i32 1120, i32 1247" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 685 'partselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (1.14ns)   --->   "%add_ln557_35 = add i32 %tmp_519, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 686 'add' 'add_ln557_35' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln557_34 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_35, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 687 'partselect' 'trunc_ln557_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_45)   --->   "%sext_ln557_35 = sext i19 %trunc_ln557_34" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 688 'sext' 'sext_ln557_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%and_ln558_34 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_34, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 689 'bitconcatenate' 'and_ln558_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (1.14ns)   --->   "%sub_ln558_35 = sub i32 %tmp_519, i32 %and_ln558_34" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 690 'sub' 'sub_ln558_35' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (1.14ns)   --->   "%add_ln557_36 = add i32 %tmp_533, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 691 'add' 'add_ln557_36' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln557_35 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_36, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 692 'partselect' 'trunc_ln557_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_45)   --->   "%sext_ln557_36 = sext i19 %trunc_ln557_35" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 693 'sext' 'sext_ln557_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%and_ln558_35 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_35, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 694 'bitconcatenate' 'and_ln558_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (1.14ns)   --->   "%sub_ln558_36 = sub i32 %tmp_533, i32 %and_ln558_35" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 695 'sub' 'sub_ln558_36' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (1.14ns)   --->   "%add_ln557_37 = add i32 %tmp_535, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 696 'add' 'add_ln557_37' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%trunc_ln557_36 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_37, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 697 'partselect' 'trunc_ln557_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_45)   --->   "%sext_ln557_37 = sext i19 %trunc_ln557_36" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 698 'sext' 'sext_ln557_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%and_ln558_36 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_36, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 699 'bitconcatenate' 'and_ln558_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (1.14ns)   --->   "%sub_ln558_37 = sub i32 %tmp_535, i32 %and_ln558_36" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 700 'sub' 'sub_ln558_37' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (1.14ns)   --->   "%add_ln557_38 = add i32 %tmp_537, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 701 'add' 'add_ln557_38' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln557_37 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_38, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 702 'partselect' 'trunc_ln557_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_45)   --->   "%tmp_353 = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i19.i32.i32.i32, i19 %trunc_ln557_37, i32 %sext_ln557_37, i32 %sext_ln557_36, i32 %sext_ln557_35" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 703 'bitconcatenate' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_45)   --->   "%sext_ln557_38 = sext i115 %tmp_353" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 704 'sext' 'sext_ln557_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%and_ln558_37 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_37, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 705 'bitconcatenate' 'and_ln558_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (1.14ns)   --->   "%sub_ln558_38 = sub i32 %tmp_537, i32 %and_ln558_37" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 706 'sub' 'sub_ln558_38' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_45)   --->   "%tmp_356 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_38, i32 %sub_ln540_37, i32 %add_ln537_36, i32 %sub_ln540_35" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 707 'bitconcatenate' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_45)   --->   "%select_ln535_44 = select i1 %icmp_ln535_1, i128 %tmp_356, i128 %tmp_345" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 708 'select' 'select_ln535_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 709 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_45 = select i1 %icmp_ln535_2, i128 %sext_ln557_38, i128 %select_ln535_44" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 709 'select' 'select_ln535_45' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_47)   --->   "%select_ln535_46 = select i1 %icmp_ln535_3, i128 %tmp_352, i128 %select_ln535_45" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 710 'select' 'select_ln535_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 711 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_47 = select i1 %icmp_ln535_4, i128 %tmp_351, i128 %select_ln535_46" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 711 'select' 'select_ln535_47' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_49)   --->   "%select_ln535_48 = select i1 %icmp_ln535_5, i128 %sext_ln548_38, i128 %select_ln535_47" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 712 'select' 'select_ln535_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_49 = select i1 %icmp_ln535_6, i128 %tmp_347, i128 %select_ln535_48" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 713 'select' 'select_ln535_49' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_50 = select i1 %icmp_ln535_7, i128 %tmp_346, i128 %select_ln535_49" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 714 'select' 'select_ln535_50' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_547 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1248, i32 1279" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 715 'partselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_548 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1248, i32 1279" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 716 'partselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (1.14ns)   --->   "%add_ln537_39 = add i32 %tmp_548, i32 %tmp_547" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 717 'add' 'add_ln537_39' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_549 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1280, i32 1311" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 718 'partselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_550 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1280, i32 1311" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 719 'partselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (1.14ns)   --->   "%add_ln537_40 = add i32 %tmp_550, i32 %tmp_549" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 720 'add' 'add_ln537_40' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_551 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1312, i32 1343" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 721 'partselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_552 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1312, i32 1343" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 722 'partselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (1.14ns)   --->   "%add_ln537_41 = add i32 %tmp_552, i32 %tmp_551" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 723 'add' 'add_ln537_41' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_565 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1344, i32 1375" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 724 'partselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_566 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1344, i32 1375" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 725 'partselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (1.14ns)   --->   "%add_ln537_42 = add i32 %tmp_566, i32 %tmp_565" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 726 'add' 'add_ln537_42' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_567 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1376, i32 1407" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 727 'partselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_568 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1376, i32 1407" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 728 'partselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (1.14ns)   --->   "%add_ln537_43 = add i32 %tmp_568, i32 %tmp_567" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 729 'add' 'add_ln537_43' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_569 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1408, i32 1439" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 730 'partselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_570 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1408, i32 1439" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 731 'partselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (1.14ns)   --->   "%add_ln537_44 = add i32 %tmp_570, i32 %tmp_569" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 732 'add' 'add_ln537_44' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_571 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1440, i32 1471" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 733 'partselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_572 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1440, i32 1471" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 734 'partselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (1.14ns)   --->   "%add_ln537_45 = add i32 %tmp_572, i32 %tmp_571" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 735 'add' 'add_ln537_45' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_573 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1472, i32 1503" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 736 'partselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_574 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1472, i32 1503" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 737 'partselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (1.14ns)   --->   "%add_ln537_46 = add i32 %tmp_574, i32 %tmp_573" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 738 'add' 'add_ln537_46' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_575 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1504, i32 1535" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 739 'partselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_576 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1504, i32 1535" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 740 'partselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (1.14ns)   --->   "%add_ln537_47 = add i32 %tmp_576, i32 %tmp_575" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 741 'add' 'add_ln537_47' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_577 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1536, i32 1567" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 742 'partselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_578 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1536, i32 1567" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 743 'partselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (1.14ns)   --->   "%add_ln537_48 = add i32 %tmp_578, i32 %tmp_577" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 744 'add' 'add_ln537_48' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%tmp_377 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_48, i32 %add_ln537_47, i32 %add_ln537_46, i32 %add_ln537_45, i32 %add_ln537_44, i32 %add_ln537_43, i32 %add_ln537_42, i32 %add_ln537_41, i32 %add_ln537_40, i32 %add_ln537_39" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 745 'bitconcatenate' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (1.14ns)   --->   "%sub_ln540_39 = sub i32 %tmp_547, i32 %tmp_548" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 746 'sub' 'sub_ln540_39' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (1.14ns)   --->   "%sub_ln540_40 = sub i32 %tmp_549, i32 %tmp_550" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 747 'sub' 'sub_ln540_40' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (1.14ns)   --->   "%sub_ln540_41 = sub i32 %tmp_551, i32 %tmp_552" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 748 'sub' 'sub_ln540_41' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 749 [1/1] (1.14ns)   --->   "%sub_ln540_42 = sub i32 %tmp_565, i32 %tmp_566" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 749 'sub' 'sub_ln540_42' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (1.14ns)   --->   "%sub_ln540_43 = sub i32 %tmp_567, i32 %tmp_568" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 750 'sub' 'sub_ln540_43' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (1.14ns)   --->   "%sub_ln540_44 = sub i32 %tmp_569, i32 %tmp_570" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 751 'sub' 'sub_ln540_44' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (1.14ns)   --->   "%sub_ln540_45 = sub i32 %tmp_571, i32 %tmp_572" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 752 'sub' 'sub_ln540_45' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (1.14ns)   --->   "%sub_ln540_46 = sub i32 %tmp_573, i32 %tmp_574" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 753 'sub' 'sub_ln540_46' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (1.14ns)   --->   "%sub_ln540_47 = sub i32 %tmp_575, i32 %tmp_576" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 754 'sub' 'sub_ln540_47' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (1.14ns)   --->   "%sub_ln540_48 = sub i32 %tmp_577, i32 %tmp_578" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 755 'sub' 'sub_ln540_48' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_59)   --->   "%tmp_378 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_48, i32 %sub_ln540_47, i32 %sub_ln540_46, i32 %sub_ln540_45, i32 %sub_ln540_44, i32 %sub_ln540_43, i32 %sub_ln540_42, i32 %sub_ln540_41, i32 %sub_ln540_40, i32 %sub_ln540_39" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 756 'bitconcatenate' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln543_78 = sext i32 %tmp_547" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 757 'sext' 'sext_ln543_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln543_79 = sext i32 %tmp_548" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 758 'sext' 'sext_ln543_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (3.90ns)   --->   "%tmp_579 = mul i64 %sext_ln543_79, i64 %sext_ln543_78" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 759 'mul' 'tmp_579' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln544_39 = trunc i64 %tmp_579" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 760 'trunc' 'trunc_ln544_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln543_80 = sext i32 %tmp_549" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 761 'sext' 'sext_ln543_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%sext_ln543_81 = sext i32 %tmp_550" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 762 'sext' 'sext_ln543_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (3.90ns)   --->   "%tmp_580 = mul i64 %sext_ln543_81, i64 %sext_ln543_80" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 763 'mul' 'tmp_580' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln544_40 = trunc i64 %tmp_580" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 764 'trunc' 'trunc_ln544_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln543_82 = sext i32 %tmp_551" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 765 'sext' 'sext_ln543_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln543_83 = sext i32 %tmp_552" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 766 'sext' 'sext_ln543_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (3.90ns)   --->   "%tmp_581 = mul i64 %sext_ln543_83, i64 %sext_ln543_82" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 767 'mul' 'tmp_581' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln544_41 = trunc i64 %tmp_581" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 768 'trunc' 'trunc_ln544_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln543_84 = sext i32 %tmp_565" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 769 'sext' 'sext_ln543_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln543_85 = sext i32 %tmp_566" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 770 'sext' 'sext_ln543_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (3.90ns)   --->   "%tmp_582 = mul i64 %sext_ln543_85, i64 %sext_ln543_84" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 771 'mul' 'tmp_582' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln544_42 = trunc i64 %tmp_582" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 772 'trunc' 'trunc_ln544_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln543_86 = sext i32 %tmp_567" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 773 'sext' 'sext_ln543_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln543_87 = sext i32 %tmp_568" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 774 'sext' 'sext_ln543_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (3.90ns)   --->   "%tmp_583 = mul i64 %sext_ln543_87, i64 %sext_ln543_86" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 775 'mul' 'tmp_583' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln544_43 = trunc i64 %tmp_583" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 776 'trunc' 'trunc_ln544_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln543_88 = sext i32 %tmp_569" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 777 'sext' 'sext_ln543_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln543_89 = sext i32 %tmp_570" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 778 'sext' 'sext_ln543_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (3.90ns)   --->   "%tmp_584 = mul i64 %sext_ln543_89, i64 %sext_ln543_88" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 779 'mul' 'tmp_584' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln544_44 = trunc i64 %tmp_584" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 780 'trunc' 'trunc_ln544_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln543_90 = sext i32 %tmp_571" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 781 'sext' 'sext_ln543_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln543_91 = sext i32 %tmp_572" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 782 'sext' 'sext_ln543_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (3.90ns)   --->   "%tmp_585 = mul i64 %sext_ln543_91, i64 %sext_ln543_90" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 783 'mul' 'tmp_585' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln544_45 = trunc i64 %tmp_585" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 784 'trunc' 'trunc_ln544_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln543_92 = sext i32 %tmp_573" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 785 'sext' 'sext_ln543_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln543_93 = sext i32 %tmp_574" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 786 'sext' 'sext_ln543_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (3.90ns)   --->   "%tmp_586 = mul i64 %sext_ln543_93, i64 %sext_ln543_92" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 787 'mul' 'tmp_586' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln544_46 = trunc i64 %tmp_586" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 788 'trunc' 'trunc_ln544_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%sext_ln543_94 = sext i32 %tmp_575" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 789 'sext' 'sext_ln543_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln543_95 = sext i32 %tmp_576" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 790 'sext' 'sext_ln543_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (3.90ns)   --->   "%tmp_587 = mul i64 %sext_ln543_95, i64 %sext_ln543_94" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 791 'mul' 'tmp_587' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln544_47 = trunc i64 %tmp_587" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 792 'trunc' 'trunc_ln544_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln543_96 = sext i32 %tmp_577" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 793 'sext' 'sext_ln543_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln543_97 = sext i32 %tmp_578" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 794 'sext' 'sext_ln543_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (3.90ns)   --->   "%tmp_588 = mul i64 %sext_ln543_97, i64 %sext_ln543_96" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 795 'mul' 'tmp_588' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln544_48 = trunc i64 %tmp_588" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 796 'trunc' 'trunc_ln544_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%tmp_379 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_48, i32 %trunc_ln544_47, i32 %trunc_ln544_46, i32 %trunc_ln544_45, i32 %trunc_ln544_44, i32 %trunc_ln544_43, i32 %trunc_ln544_42, i32 %trunc_ln544_41, i32 %trunc_ln544_40, i32 %trunc_ln544_39" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 797 'bitconcatenate' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (1.14ns)   --->   "%add_ln548_39 = add i32 %tmp_547, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 798 'add' 'add_ln548_39' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln548_38 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_39, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 799 'partselect' 'trunc_ln548_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%sext_ln548_39 = sext i9 %trunc_ln548_38" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 800 'sext' 'sext_ln548_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (1.14ns)   --->   "%add_ln548_40 = add i32 %tmp_549, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 801 'add' 'add_ln548_40' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln548_39 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_40, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 802 'partselect' 'trunc_ln548_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%sext_ln548_40 = sext i9 %trunc_ln548_39" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 803 'sext' 'sext_ln548_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (1.14ns)   --->   "%add_ln548_41 = add i32 %tmp_551, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 804 'add' 'add_ln548_41' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln548_40 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_41, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 805 'partselect' 'trunc_ln548_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%sext_ln548_41 = sext i9 %trunc_ln548_40" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 806 'sext' 'sext_ln548_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (1.14ns)   --->   "%add_ln548_42 = add i32 %tmp_565, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 807 'add' 'add_ln548_42' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln548_41 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_42, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 808 'partselect' 'trunc_ln548_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%sext_ln548_42 = sext i9 %trunc_ln548_41" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 809 'sext' 'sext_ln548_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (1.14ns)   --->   "%add_ln548_43 = add i32 %tmp_567, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 810 'add' 'add_ln548_43' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln548_42 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_43, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 811 'partselect' 'trunc_ln548_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%sext_ln548_43 = sext i9 %trunc_ln548_42" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 812 'sext' 'sext_ln548_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (1.14ns)   --->   "%add_ln548_44 = add i32 %tmp_569, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 813 'add' 'add_ln548_44' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln548_43 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_44, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 814 'partselect' 'trunc_ln548_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%sext_ln548_44 = sext i9 %trunc_ln548_43" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 815 'sext' 'sext_ln548_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (1.14ns)   --->   "%add_ln548_45 = add i32 %tmp_571, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 816 'add' 'add_ln548_45' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln548_44 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_45, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 817 'partselect' 'trunc_ln548_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%sext_ln548_45 = sext i9 %trunc_ln548_44" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 818 'sext' 'sext_ln548_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (1.14ns)   --->   "%add_ln548_46 = add i32 %tmp_573, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 819 'add' 'add_ln548_46' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln548_45 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_46, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 820 'partselect' 'trunc_ln548_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%sext_ln548_46 = sext i9 %trunc_ln548_45" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 821 'sext' 'sext_ln548_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (1.14ns)   --->   "%add_ln548_47 = add i32 %tmp_575, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 822 'add' 'add_ln548_47' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln548_46 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_47, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 823 'partselect' 'trunc_ln548_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%sext_ln548_47 = sext i9 %trunc_ln548_46" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 824 'sext' 'sext_ln548_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (1.14ns)   --->   "%add_ln548_48 = add i32 %tmp_577, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 825 'add' 'add_ln548_48' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%trunc_ln548_47 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_48, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 826 'partselect' 'trunc_ln548_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%tmp_382 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_47, i32 %sext_ln548_47, i32 %sext_ln548_46, i32 %sext_ln548_45, i32 %sext_ln548_44, i32 %sext_ln548_43, i32 %sext_ln548_42, i32 %sext_ln548_41, i32 %sext_ln548_40, i32 %sext_ln548_39" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 827 'bitconcatenate' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%sext_ln548_48 = sext i297 %tmp_382" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 828 'sext' 'sext_ln548_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_39)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1279" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 829 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_39)   --->   "%select_ln551_39 = select i1 %tmp_601, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 830 'select' 'select_ln551_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_39 = add i32 %select_ln551_39, i32 %tmp_547" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 831 'add' 'add_ln551_39' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_40)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1311" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 832 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_40)   --->   "%select_ln551_40 = select i1 %tmp_602, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 833 'select' 'select_ln551_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_40 = add i32 %select_ln551_40, i32 %tmp_549" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 834 'add' 'add_ln551_40' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_41)   --->   "%tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1343" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 835 'bitselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_41)   --->   "%select_ln551_41 = select i1 %tmp_603, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 836 'select' 'select_ln551_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 837 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_41 = add i32 %select_ln551_41, i32 %tmp_551" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 837 'add' 'add_ln551_41' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_42)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1375" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 838 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_42)   --->   "%select_ln551_42 = select i1 %tmp_604, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 839 'select' 'select_ln551_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 840 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_42 = add i32 %select_ln551_42, i32 %tmp_565" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 840 'add' 'add_ln551_42' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_43)   --->   "%tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1407" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 841 'bitselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_43)   --->   "%select_ln551_43 = select i1 %tmp_605, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 842 'select' 'select_ln551_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 843 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_43 = add i32 %select_ln551_43, i32 %tmp_567" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 843 'add' 'add_ln551_43' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_44)   --->   "%tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1439" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 844 'bitselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_44)   --->   "%select_ln551_44 = select i1 %tmp_606, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 845 'select' 'select_ln551_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_44 = add i32 %select_ln551_44, i32 %tmp_569" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 846 'add' 'add_ln551_44' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_45)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1471" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 847 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_45)   --->   "%select_ln551_45 = select i1 %tmp_607, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 848 'select' 'select_ln551_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 849 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_45 = add i32 %select_ln551_45, i32 %tmp_571" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 849 'add' 'add_ln551_45' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_46)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1503" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 850 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_46)   --->   "%select_ln551_46 = select i1 %tmp_608, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 851 'select' 'select_ln551_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 852 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_46 = add i32 %select_ln551_46, i32 %tmp_573" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 852 'add' 'add_ln551_46' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_47)   --->   "%tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1535" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 853 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_47)   --->   "%select_ln551_47 = select i1 %tmp_621, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 854 'select' 'select_ln551_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 855 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_47 = add i32 %select_ln551_47, i32 %tmp_575" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 855 'add' 'add_ln551_47' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_48)   --->   "%tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1567" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 856 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_48)   --->   "%select_ln551_48 = select i1 %tmp_622, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 857 'select' 'select_ln551_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 858 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_48 = add i32 %select_ln551_48, i32 %tmp_577" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 858 'add' 'add_ln551_48' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_56)   --->   "%tmp_383 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_48, i32 %add_ln551_47, i32 %add_ln551_46, i32 %add_ln551_45, i32 %add_ln551_44, i32 %add_ln551_43, i32 %add_ln551_42, i32 %add_ln551_41, i32 %add_ln551_40, i32 %add_ln551_39" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 859 'bitconcatenate' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_56)   --->   "%tmp_384 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 1248, i32 1567" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 860 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (1.14ns)   --->   "%add_ln557_39 = add i32 %tmp_547, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 861 'add' 'add_ln557_39' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%trunc_ln557_38 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_39, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 862 'partselect' 'trunc_ln557_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%sext_ln557_39 = sext i19 %trunc_ln557_38" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 863 'sext' 'sext_ln557_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%and_ln558_38 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_38, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 864 'bitconcatenate' 'and_ln558_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (1.14ns)   --->   "%sub_ln558_39 = sub i32 %tmp_547, i32 %and_ln558_38" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 865 'sub' 'sub_ln558_39' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 866 [1/1] (1.14ns)   --->   "%add_ln557_40 = add i32 %tmp_549, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 866 'add' 'add_ln557_40' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln557_39 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_40, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 867 'partselect' 'trunc_ln557_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%sext_ln557_40 = sext i19 %trunc_ln557_39" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 868 'sext' 'sext_ln557_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%and_ln558_39 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_39, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 869 'bitconcatenate' 'and_ln558_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (1.14ns)   --->   "%sub_ln558_40 = sub i32 %tmp_549, i32 %and_ln558_39" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 870 'sub' 'sub_ln558_40' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 871 [1/1] (1.14ns)   --->   "%add_ln557_41 = add i32 %tmp_551, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 871 'add' 'add_ln557_41' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln557_40 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_41, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 872 'partselect' 'trunc_ln557_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%sext_ln557_41 = sext i19 %trunc_ln557_40" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 873 'sext' 'sext_ln557_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%and_ln558_40 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_40, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 874 'bitconcatenate' 'and_ln558_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (1.14ns)   --->   "%sub_ln558_41 = sub i32 %tmp_551, i32 %and_ln558_40" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 875 'sub' 'sub_ln558_41' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 876 [1/1] (1.14ns)   --->   "%add_ln557_42 = add i32 %tmp_565, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 876 'add' 'add_ln557_42' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln557_41 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_42, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 877 'partselect' 'trunc_ln557_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%sext_ln557_42 = sext i19 %trunc_ln557_41" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 878 'sext' 'sext_ln557_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%and_ln558_41 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_41, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 879 'bitconcatenate' 'and_ln558_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (1.14ns)   --->   "%sub_ln558_42 = sub i32 %tmp_565, i32 %and_ln558_41" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 880 'sub' 'sub_ln558_42' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 881 [1/1] (1.14ns)   --->   "%add_ln557_43 = add i32 %tmp_567, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 881 'add' 'add_ln557_43' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln557_42 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_43, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 882 'partselect' 'trunc_ln557_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%sext_ln557_43 = sext i19 %trunc_ln557_42" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 883 'sext' 'sext_ln557_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%and_ln558_42 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_42, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 884 'bitconcatenate' 'and_ln558_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (1.14ns)   --->   "%sub_ln558_43 = sub i32 %tmp_567, i32 %and_ln558_42" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 885 'sub' 'sub_ln558_43' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 886 [1/1] (1.14ns)   --->   "%add_ln557_44 = add i32 %tmp_569, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 886 'add' 'add_ln557_44' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln557_43 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_44, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 887 'partselect' 'trunc_ln557_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%sext_ln557_44 = sext i19 %trunc_ln557_43" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 888 'sext' 'sext_ln557_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%and_ln558_43 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_43, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 889 'bitconcatenate' 'and_ln558_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (1.14ns)   --->   "%sub_ln558_44 = sub i32 %tmp_569, i32 %and_ln558_43" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 890 'sub' 'sub_ln558_44' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (1.14ns)   --->   "%add_ln557_45 = add i32 %tmp_571, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 891 'add' 'add_ln557_45' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln557_44 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_45, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 892 'partselect' 'trunc_ln557_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%sext_ln557_45 = sext i19 %trunc_ln557_44" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 893 'sext' 'sext_ln557_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%and_ln558_44 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_44, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 894 'bitconcatenate' 'and_ln558_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (1.14ns)   --->   "%sub_ln558_45 = sub i32 %tmp_571, i32 %and_ln558_44" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 895 'sub' 'sub_ln558_45' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (1.14ns)   --->   "%add_ln557_46 = add i32 %tmp_573, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 896 'add' 'add_ln557_46' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln557_45 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_46, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 897 'partselect' 'trunc_ln557_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%sext_ln557_46 = sext i19 %trunc_ln557_45" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 898 'sext' 'sext_ln557_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%and_ln558_45 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_45, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 899 'bitconcatenate' 'and_ln558_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (1.14ns)   --->   "%sub_ln558_46 = sub i32 %tmp_573, i32 %and_ln558_45" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 900 'sub' 'sub_ln558_46' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 901 [1/1] (1.14ns)   --->   "%add_ln557_47 = add i32 %tmp_575, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 901 'add' 'add_ln557_47' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%trunc_ln557_46 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_47, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 902 'partselect' 'trunc_ln557_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%sext_ln557_47 = sext i19 %trunc_ln557_46" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 903 'sext' 'sext_ln557_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%and_ln558_46 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_46, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 904 'bitconcatenate' 'and_ln558_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (1.14ns)   --->   "%sub_ln558_47 = sub i32 %tmp_575, i32 %and_ln558_46" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 905 'sub' 'sub_ln558_47' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (1.14ns)   --->   "%add_ln557_48 = add i32 %tmp_577, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 906 'add' 'add_ln557_48' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%trunc_ln557_47 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_48, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 907 'partselect' 'trunc_ln557_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%tmp_385 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_47, i32 %sext_ln557_47, i32 %sext_ln557_46, i32 %sext_ln557_45, i32 %sext_ln557_44, i32 %sext_ln557_43, i32 %sext_ln557_42, i32 %sext_ln557_41, i32 %sext_ln557_40, i32 %sext_ln557_39" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 908 'bitconcatenate' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%sext_ln557_48 = sext i307 %tmp_385" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 909 'sext' 'sext_ln557_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%and_ln558_47 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_47, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 910 'bitconcatenate' 'and_ln558_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (1.14ns)   --->   "%sub_ln558_48 = sub i32 %tmp_577, i32 %and_ln558_47" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 911 'sub' 'sub_ln558_48' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%tmp_388 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_48, i32 %sub_ln540_47, i32 %add_ln537_46, i32 %sub_ln540_45, i32 %add_ln537_44, i32 %sub_ln540_43, i32 %add_ln537_42, i32 %sub_ln540_41, i32 %add_ln537_40, i32 %sub_ln540_39" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 912 'bitconcatenate' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_54)   --->   "%select_ln535_53 = select i1 %icmp_ln535_1, i320 %tmp_388, i320 %tmp_377" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 913 'select' 'select_ln535_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 914 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_54 = select i1 %icmp_ln535_2, i320 %sext_ln557_48, i320 %select_ln535_53" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 914 'select' 'select_ln535_54' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_56)   --->   "%select_ln535_55 = select i1 %icmp_ln535_3, i320 %tmp_384, i320 %select_ln535_54" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 915 'select' 'select_ln535_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 916 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_56 = select i1 %icmp_ln535_4, i320 %tmp_383, i320 %select_ln535_55" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 916 'select' 'select_ln535_56' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_58)   --->   "%select_ln535_57 = select i1 %icmp_ln535_5, i320 %sext_ln548_48, i320 %select_ln535_56" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 917 'select' 'select_ln535_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 918 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_58 = select i1 %icmp_ln535_6, i320 %tmp_379, i320 %select_ln535_57" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 918 'select' 'select_ln535_58' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 919 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_59 = select i1 %icmp_ln535_7, i320 %tmp_378, i320 %select_ln535_58" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 919 'select' 'select_ln535_59' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%tmp_623 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1568, i32 1599" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 920 'partselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_624 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1568, i32 1599" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 921 'partselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_49)   --->   "%tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1599" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 922 'bitselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_49)   --->   "%select_ln551_49 = select i1 %tmp_627, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 923 'select' 'select_ln551_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 924 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_49 = add i32 %select_ln551_49, i32 %tmp_623" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 924 'add' 'add_ln551_49' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%tmp_629 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1600, i32 1631" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 925 'partselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_630 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1600, i32 1631" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 926 'partselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (1.14ns)   --->   "%add_ln537_50 = add i32 %tmp_630, i32 %tmp_629" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 927 'add' 'add_ln537_50' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_631 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1632, i32 1663" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 928 'partselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_632 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1632, i32 1663" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 929 'partselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (1.14ns)   --->   "%add_ln537_51 = add i32 %tmp_632, i32 %tmp_631" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 930 'add' 'add_ln537_51' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_633 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1664, i32 1695" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 931 'partselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_634 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1664, i32 1695" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 932 'partselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (1.14ns)   --->   "%add_ln537_52 = add i32 %tmp_634, i32 %tmp_633" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 933 'add' 'add_ln537_52' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%tmp_635 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1696, i32 1727" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 934 'partselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_636 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1696, i32 1727" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 935 'partselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (1.14ns)   --->   "%add_ln537_53 = add i32 %tmp_636, i32 %tmp_635" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 936 'add' 'add_ln537_53' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%tmp_637 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1728, i32 1759" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 937 'partselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_638 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1728, i32 1759" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 938 'partselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (1.14ns)   --->   "%add_ln537_54 = add i32 %tmp_638, i32 %tmp_637" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 939 'add' 'add_ln537_54' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_639 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1760, i32 1791" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 940 'partselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%tmp_640 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1760, i32 1791" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 941 'partselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (1.14ns)   --->   "%add_ln537_55 = add i32 %tmp_640, i32 %tmp_639" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 942 'add' 'add_ln537_55' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%tmp_653 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1792, i32 1823" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 943 'partselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_654 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1792, i32 1823" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 944 'partselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (1.14ns)   --->   "%add_ln537_56 = add i32 %tmp_654, i32 %tmp_653" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 945 'add' 'add_ln537_56' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_655 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1824, i32 1855" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 946 'partselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%tmp_656 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1824, i32 1855" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 947 'partselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (1.14ns)   --->   "%add_ln537_57 = add i32 %tmp_656, i32 %tmp_655" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 948 'add' 'add_ln537_57' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%tmp_657 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1856, i32 1887" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 949 'partselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (0.00ns)   --->   "%tmp_658 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1856, i32 1887" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 950 'partselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 951 [1/1] (1.14ns)   --->   "%add_ln537_58 = add i32 %tmp_658, i32 %tmp_657" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 951 'add' 'add_ln537_58' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_659 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1888, i32 1919" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 952 'partselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_660 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1888, i32 1919" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 953 'partselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (1.14ns)   --->   "%add_ln537_59 = add i32 %tmp_660, i32 %tmp_659" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 954 'add' 'add_ln537_59' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%tmp_413 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_59, i32 %add_ln537_58, i32 %add_ln537_57, i32 %add_ln537_56, i32 %add_ln537_55, i32 %add_ln537_54, i32 %add_ln537_53, i32 %add_ln537_52, i32 %add_ln537_51, i32 %add_ln537_50" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 955 'bitconcatenate' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (1.14ns)   --->   "%sub_ln540_50 = sub i32 %tmp_629, i32 %tmp_630" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 956 'sub' 'sub_ln540_50' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 957 [1/1] (1.14ns)   --->   "%sub_ln540_51 = sub i32 %tmp_631, i32 %tmp_632" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 957 'sub' 'sub_ln540_51' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 958 [1/1] (1.14ns)   --->   "%sub_ln540_52 = sub i32 %tmp_633, i32 %tmp_634" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 958 'sub' 'sub_ln540_52' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 959 [1/1] (1.14ns)   --->   "%sub_ln540_53 = sub i32 %tmp_635, i32 %tmp_636" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 959 'sub' 'sub_ln540_53' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 960 [1/1] (1.14ns)   --->   "%sub_ln540_54 = sub i32 %tmp_637, i32 %tmp_638" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 960 'sub' 'sub_ln540_54' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 961 [1/1] (1.14ns)   --->   "%sub_ln540_55 = sub i32 %tmp_639, i32 %tmp_640" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 961 'sub' 'sub_ln540_55' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 962 [1/1] (1.14ns)   --->   "%sub_ln540_56 = sub i32 %tmp_653, i32 %tmp_654" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 962 'sub' 'sub_ln540_56' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 963 [1/1] (1.14ns)   --->   "%sub_ln540_57 = sub i32 %tmp_655, i32 %tmp_656" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 963 'sub' 'sub_ln540_57' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 964 [1/1] (1.14ns)   --->   "%sub_ln540_58 = sub i32 %tmp_657, i32 %tmp_658" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 964 'sub' 'sub_ln540_58' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 965 [1/1] (1.14ns)   --->   "%sub_ln540_59 = sub i32 %tmp_659, i32 %tmp_660" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 965 'sub' 'sub_ln540_59' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_77)   --->   "%tmp_414 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_59, i32 %sub_ln540_58, i32 %sub_ln540_57, i32 %sub_ln540_56, i32 %sub_ln540_55, i32 %sub_ln540_54, i32 %sub_ln540_53, i32 %sub_ln540_52, i32 %sub_ln540_51, i32 %sub_ln540_50" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 966 'bitconcatenate' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%sext_ln543_100 = sext i32 %tmp_629" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 967 'sext' 'sext_ln543_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln543_101 = sext i32 %tmp_630" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 968 'sext' 'sext_ln543_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (3.90ns)   --->   "%tmp_661 = mul i64 %sext_ln543_101, i64 %sext_ln543_100" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 969 'mul' 'tmp_661' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln544_50 = trunc i64 %tmp_661" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 970 'trunc' 'trunc_ln544_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns)   --->   "%sext_ln543_102 = sext i32 %tmp_631" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 971 'sext' 'sext_ln543_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln543_103 = sext i32 %tmp_632" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 972 'sext' 'sext_ln543_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (3.90ns)   --->   "%tmp_662 = mul i64 %sext_ln543_103, i64 %sext_ln543_102" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 973 'mul' 'tmp_662' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln544_51 = trunc i64 %tmp_662" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 974 'trunc' 'trunc_ln544_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln543_104 = sext i32 %tmp_633" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 975 'sext' 'sext_ln543_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln543_105 = sext i32 %tmp_634" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 976 'sext' 'sext_ln543_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (3.90ns)   --->   "%tmp_663 = mul i64 %sext_ln543_105, i64 %sext_ln543_104" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 977 'mul' 'tmp_663' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln544_52 = trunc i64 %tmp_663" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 978 'trunc' 'trunc_ln544_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln543_106 = sext i32 %tmp_635" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 979 'sext' 'sext_ln543_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln543_107 = sext i32 %tmp_636" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 980 'sext' 'sext_ln543_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (3.90ns)   --->   "%tmp_664 = mul i64 %sext_ln543_107, i64 %sext_ln543_106" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 981 'mul' 'tmp_664' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln544_53 = trunc i64 %tmp_664" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 982 'trunc' 'trunc_ln544_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln543_108 = sext i32 %tmp_637" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 983 'sext' 'sext_ln543_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%sext_ln543_109 = sext i32 %tmp_638" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 984 'sext' 'sext_ln543_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (3.90ns)   --->   "%tmp_665 = mul i64 %sext_ln543_109, i64 %sext_ln543_108" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 985 'mul' 'tmp_665' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln544_54 = trunc i64 %tmp_665" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 986 'trunc' 'trunc_ln544_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%sext_ln543_110 = sext i32 %tmp_639" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 987 'sext' 'sext_ln543_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln543_111 = sext i32 %tmp_640" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 988 'sext' 'sext_ln543_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (3.90ns)   --->   "%tmp_666 = mul i64 %sext_ln543_111, i64 %sext_ln543_110" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 989 'mul' 'tmp_666' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln544_55 = trunc i64 %tmp_666" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 990 'trunc' 'trunc_ln544_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%sext_ln543_112 = sext i32 %tmp_653" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 991 'sext' 'sext_ln543_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln543_113 = sext i32 %tmp_654" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 992 'sext' 'sext_ln543_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (3.90ns)   --->   "%tmp_667 = mul i64 %sext_ln543_113, i64 %sext_ln543_112" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 993 'mul' 'tmp_667' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln544_56 = trunc i64 %tmp_667" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 994 'trunc' 'trunc_ln544_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln543_114 = sext i32 %tmp_655" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 995 'sext' 'sext_ln543_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%sext_ln543_115 = sext i32 %tmp_656" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 996 'sext' 'sext_ln543_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (3.90ns)   --->   "%tmp_668 = mul i64 %sext_ln543_115, i64 %sext_ln543_114" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 997 'mul' 'tmp_668' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln544_57 = trunc i64 %tmp_668" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 998 'trunc' 'trunc_ln544_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln543_116 = sext i32 %tmp_657" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 999 'sext' 'sext_ln543_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln543_117 = sext i32 %tmp_658" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1000 'sext' 'sext_ln543_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (3.90ns)   --->   "%tmp_669 = mul i64 %sext_ln543_117, i64 %sext_ln543_116" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1001 'mul' 'tmp_669' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln544_58 = trunc i64 %tmp_669" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1002 'trunc' 'trunc_ln544_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln543_118 = sext i32 %tmp_659" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1003 'sext' 'sext_ln543_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln543_119 = sext i32 %tmp_660" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1004 'sext' 'sext_ln543_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (3.90ns)   --->   "%tmp_670 = mul i64 %sext_ln543_119, i64 %sext_ln543_118" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1005 'mul' 'tmp_670' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln544_59 = trunc i64 %tmp_670" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1006 'trunc' 'trunc_ln544_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%tmp_415 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_59, i32 %trunc_ln544_58, i32 %trunc_ln544_57, i32 %trunc_ln544_56, i32 %trunc_ln544_55, i32 %trunc_ln544_54, i32 %trunc_ln544_53, i32 %trunc_ln544_52, i32 %trunc_ln544_51, i32 %trunc_ln544_50" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1007 'bitconcatenate' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (1.14ns)   --->   "%add_ln548_50 = add i32 %tmp_629, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1008 'add' 'add_ln548_50' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln548_49 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_50, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1009 'partselect' 'trunc_ln548_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%sext_ln548_50 = sext i9 %trunc_ln548_49" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1010 'sext' 'sext_ln548_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (1.14ns)   --->   "%add_ln548_51 = add i32 %tmp_631, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1011 'add' 'add_ln548_51' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln548_50 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_51, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1012 'partselect' 'trunc_ln548_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%sext_ln548_51 = sext i9 %trunc_ln548_50" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1013 'sext' 'sext_ln548_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (1.14ns)   --->   "%add_ln548_52 = add i32 %tmp_633, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1014 'add' 'add_ln548_52' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln548_51 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_52, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1015 'partselect' 'trunc_ln548_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%sext_ln548_52 = sext i9 %trunc_ln548_51" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1016 'sext' 'sext_ln548_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (1.14ns)   --->   "%add_ln548_53 = add i32 %tmp_635, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1017 'add' 'add_ln548_53' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln548_52 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_53, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1018 'partselect' 'trunc_ln548_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%sext_ln548_53 = sext i9 %trunc_ln548_52" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1019 'sext' 'sext_ln548_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (1.14ns)   --->   "%add_ln548_54 = add i32 %tmp_637, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1020 'add' 'add_ln548_54' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln548_53 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_54, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1021 'partselect' 'trunc_ln548_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%sext_ln548_54 = sext i9 %trunc_ln548_53" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1022 'sext' 'sext_ln548_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (1.14ns)   --->   "%add_ln548_55 = add i32 %tmp_639, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1023 'add' 'add_ln548_55' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln548_54 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_55, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1024 'partselect' 'trunc_ln548_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%sext_ln548_55 = sext i9 %trunc_ln548_54" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1025 'sext' 'sext_ln548_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (1.14ns)   --->   "%add_ln548_56 = add i32 %tmp_653, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1026 'add' 'add_ln548_56' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln548_55 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_56, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1027 'partselect' 'trunc_ln548_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%sext_ln548_56 = sext i9 %trunc_ln548_55" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1028 'sext' 'sext_ln548_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (1.14ns)   --->   "%add_ln548_57 = add i32 %tmp_655, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1029 'add' 'add_ln548_57' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln548_56 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_57, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1030 'partselect' 'trunc_ln548_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%sext_ln548_57 = sext i9 %trunc_ln548_56" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1031 'sext' 'sext_ln548_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (1.14ns)   --->   "%add_ln548_58 = add i32 %tmp_657, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1032 'add' 'add_ln548_58' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln548_57 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_58, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1033 'partselect' 'trunc_ln548_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%sext_ln548_58 = sext i9 %trunc_ln548_57" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1034 'sext' 'sext_ln548_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (1.14ns)   --->   "%add_ln548_59 = add i32 %tmp_659, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1035 'add' 'add_ln548_59' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%trunc_ln548_58 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_59, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1036 'partselect' 'trunc_ln548_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%tmp_418 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_58, i32 %sext_ln548_58, i32 %sext_ln548_57, i32 %sext_ln548_56, i32 %sext_ln548_55, i32 %sext_ln548_54, i32 %sext_ln548_53, i32 %sext_ln548_52, i32 %sext_ln548_51, i32 %sext_ln548_50" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1037 'bitconcatenate' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%sext_ln548_59 = sext i297 %tmp_418" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1038 'sext' 'sext_ln548_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_50)   --->   "%tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1631" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1039 'bitselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_50)   --->   "%select_ln551_50 = select i1 %tmp_671, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1040 'select' 'select_ln551_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1041 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_50 = add i32 %select_ln551_50, i32 %tmp_629" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1041 'add' 'add_ln551_50' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_51)   --->   "%tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1663" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1042 'bitselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_51)   --->   "%select_ln551_51 = select i1 %tmp_672, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1043 'select' 'select_ln551_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1044 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_51 = add i32 %select_ln551_51, i32 %tmp_631" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1044 'add' 'add_ln551_51' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_52)   --->   "%tmp_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1695" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1045 'bitselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_52)   --->   "%select_ln551_52 = select i1 %tmp_673, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1046 'select' 'select_ln551_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1047 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_52 = add i32 %select_ln551_52, i32 %tmp_633" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1047 'add' 'add_ln551_52' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_53)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1727" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1048 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_53)   --->   "%select_ln551_53 = select i1 %tmp_674, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1049 'select' 'select_ln551_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1050 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_53 = add i32 %select_ln551_53, i32 %tmp_635" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1050 'add' 'add_ln551_53' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_54)   --->   "%tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1759" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1051 'bitselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_54)   --->   "%select_ln551_54 = select i1 %tmp_675, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1052 'select' 'select_ln551_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1053 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_54 = add i32 %select_ln551_54, i32 %tmp_637" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1053 'add' 'add_ln551_54' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_55)   --->   "%tmp_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1791" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1054 'bitselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_55)   --->   "%select_ln551_55 = select i1 %tmp_676, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1055 'select' 'select_ln551_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1056 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_55 = add i32 %select_ln551_55, i32 %tmp_639" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1056 'add' 'add_ln551_55' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_56)   --->   "%tmp_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1823" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1057 'bitselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_56)   --->   "%select_ln551_56 = select i1 %tmp_690, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1058 'select' 'select_ln551_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1059 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_56 = add i32 %select_ln551_56, i32 %tmp_653" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1059 'add' 'add_ln551_56' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_57)   --->   "%tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1855" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1060 'bitselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_57)   --->   "%select_ln551_57 = select i1 %tmp_691, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1061 'select' 'select_ln551_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1062 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_57 = add i32 %select_ln551_57, i32 %tmp_655" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1062 'add' 'add_ln551_57' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_58)   --->   "%tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1887" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1063 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_58)   --->   "%select_ln551_58 = select i1 %tmp_692, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1064 'select' 'select_ln551_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1065 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_58 = add i32 %select_ln551_58, i32 %tmp_657" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1065 'add' 'add_ln551_58' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1066 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_59)   --->   "%tmp_693 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1919" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1066 'bitselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_59)   --->   "%select_ln551_59 = select i1 %tmp_693, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1067 'select' 'select_ln551_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1068 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_59 = add i32 %select_ln551_59, i32 %tmp_659" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1068 'add' 'add_ln551_59' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_74)   --->   "%tmp_419 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_59, i32 %add_ln551_58, i32 %add_ln551_57, i32 %add_ln551_56, i32 %add_ln551_55, i32 %add_ln551_54, i32 %add_ln551_53, i32 %add_ln551_52, i32 %add_ln551_51, i32 %add_ln551_50" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1069 'bitconcatenate' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_74)   --->   "%tmp_420 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 1600, i32 1919" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 1070 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (1.14ns)   --->   "%add_ln557_50 = add i32 %tmp_629, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1071 'add' 'add_ln557_50' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln557_49 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_50, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1072 'partselect' 'trunc_ln557_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%sext_ln557_50 = sext i19 %trunc_ln557_49" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1073 'sext' 'sext_ln557_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%and_ln558_49 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_49, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1074 'bitconcatenate' 'and_ln558_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (1.14ns)   --->   "%sub_ln558_50 = sub i32 %tmp_629, i32 %and_ln558_49" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1075 'sub' 'sub_ln558_50' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1076 [1/1] (1.14ns)   --->   "%add_ln557_51 = add i32 %tmp_631, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1076 'add' 'add_ln557_51' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln557_50 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_51, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1077 'partselect' 'trunc_ln557_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%sext_ln557_51 = sext i19 %trunc_ln557_50" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1078 'sext' 'sext_ln557_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.00ns)   --->   "%and_ln558_50 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_50, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1079 'bitconcatenate' 'and_ln558_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (1.14ns)   --->   "%sub_ln558_51 = sub i32 %tmp_631, i32 %and_ln558_50" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1080 'sub' 'sub_ln558_51' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1081 [1/1] (1.14ns)   --->   "%add_ln557_52 = add i32 %tmp_633, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1081 'add' 'add_ln557_52' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln557_51 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_52, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1082 'partselect' 'trunc_ln557_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%sext_ln557_52 = sext i19 %trunc_ln557_51" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1083 'sext' 'sext_ln557_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%and_ln558_51 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_51, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1084 'bitconcatenate' 'and_ln558_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (1.14ns)   --->   "%sub_ln558_52 = sub i32 %tmp_633, i32 %and_ln558_51" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1085 'sub' 'sub_ln558_52' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1086 [1/1] (1.14ns)   --->   "%add_ln557_53 = add i32 %tmp_635, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1086 'add' 'add_ln557_53' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%trunc_ln557_52 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_53, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1087 'partselect' 'trunc_ln557_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%sext_ln557_53 = sext i19 %trunc_ln557_52" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1088 'sext' 'sext_ln557_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%and_ln558_52 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_52, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1089 'bitconcatenate' 'and_ln558_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (1.14ns)   --->   "%sub_ln558_53 = sub i32 %tmp_635, i32 %and_ln558_52" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1090 'sub' 'sub_ln558_53' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1091 [1/1] (1.14ns)   --->   "%add_ln557_54 = add i32 %tmp_637, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1091 'add' 'add_ln557_54' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln557_53 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_54, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1092 'partselect' 'trunc_ln557_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%sext_ln557_54 = sext i19 %trunc_ln557_53" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1093 'sext' 'sext_ln557_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%and_ln558_53 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_53, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1094 'bitconcatenate' 'and_ln558_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (1.14ns)   --->   "%sub_ln558_54 = sub i32 %tmp_637, i32 %and_ln558_53" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1095 'sub' 'sub_ln558_54' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1096 [1/1] (1.14ns)   --->   "%add_ln557_55 = add i32 %tmp_639, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1096 'add' 'add_ln557_55' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%trunc_ln557_54 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_55, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1097 'partselect' 'trunc_ln557_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%sext_ln557_55 = sext i19 %trunc_ln557_54" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1098 'sext' 'sext_ln557_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%and_ln558_54 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_54, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1099 'bitconcatenate' 'and_ln558_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (1.14ns)   --->   "%sub_ln558_55 = sub i32 %tmp_639, i32 %and_ln558_54" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1100 'sub' 'sub_ln558_55' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1101 [1/1] (1.14ns)   --->   "%add_ln557_56 = add i32 %tmp_653, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1101 'add' 'add_ln557_56' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln557_55 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_56, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1102 'partselect' 'trunc_ln557_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%sext_ln557_56 = sext i19 %trunc_ln557_55" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1103 'sext' 'sext_ln557_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%and_ln558_55 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_55, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1104 'bitconcatenate' 'and_ln558_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (1.14ns)   --->   "%sub_ln558_56 = sub i32 %tmp_653, i32 %and_ln558_55" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1105 'sub' 'sub_ln558_56' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1106 [1/1] (1.14ns)   --->   "%add_ln557_57 = add i32 %tmp_655, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1106 'add' 'add_ln557_57' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln557_56 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_57, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1107 'partselect' 'trunc_ln557_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%sext_ln557_57 = sext i19 %trunc_ln557_56" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1108 'sext' 'sext_ln557_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%and_ln558_56 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_56, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1109 'bitconcatenate' 'and_ln558_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (1.14ns)   --->   "%sub_ln558_57 = sub i32 %tmp_655, i32 %and_ln558_56" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1110 'sub' 'sub_ln558_57' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1111 [1/1] (1.14ns)   --->   "%add_ln557_58 = add i32 %tmp_657, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1111 'add' 'add_ln557_58' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln557_57 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_58, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1112 'partselect' 'trunc_ln557_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%sext_ln557_58 = sext i19 %trunc_ln557_57" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1113 'sext' 'sext_ln557_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%and_ln558_57 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_57, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1114 'bitconcatenate' 'and_ln558_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (1.14ns)   --->   "%sub_ln558_58 = sub i32 %tmp_657, i32 %and_ln558_57" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1115 'sub' 'sub_ln558_58' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1116 [1/1] (1.14ns)   --->   "%add_ln557_59 = add i32 %tmp_659, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1116 'add' 'add_ln557_59' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%trunc_ln557_58 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_59, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1117 'partselect' 'trunc_ln557_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%tmp_421 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_58, i32 %sext_ln557_58, i32 %sext_ln557_57, i32 %sext_ln557_56, i32 %sext_ln557_55, i32 %sext_ln557_54, i32 %sext_ln557_53, i32 %sext_ln557_52, i32 %sext_ln557_51, i32 %sext_ln557_50" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1118 'bitconcatenate' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%sext_ln557_59 = sext i307 %tmp_421" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1119 'sext' 'sext_ln557_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%and_ln558_58 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_58, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1120 'bitconcatenate' 'and_ln558_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (1.14ns)   --->   "%sub_ln558_59 = sub i32 %tmp_659, i32 %and_ln558_58" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1121 'sub' 'sub_ln558_59' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%tmp_424 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_59, i32 %add_ln537_58, i32 %sub_ln540_57, i32 %add_ln537_56, i32 %sub_ln540_55, i32 %add_ln537_54, i32 %sub_ln540_53, i32 %add_ln537_52, i32 %sub_ln540_51, i32 %add_ln537_50" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 1122 'bitconcatenate' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_72)   --->   "%select_ln535_71 = select i1 %icmp_ln535_1, i320 %tmp_424, i320 %tmp_413" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1123 'select' 'select_ln535_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1124 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_72 = select i1 %icmp_ln535_2, i320 %sext_ln557_59, i320 %select_ln535_71" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1124 'select' 'select_ln535_72' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_74)   --->   "%select_ln535_73 = select i1 %icmp_ln535_3, i320 %tmp_420, i320 %select_ln535_72" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1125 'select' 'select_ln535_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1126 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_74 = select i1 %icmp_ln535_4, i320 %tmp_419, i320 %select_ln535_73" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1126 'select' 'select_ln535_74' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_76)   --->   "%select_ln535_75 = select i1 %icmp_ln535_5, i320 %sext_ln548_59, i320 %select_ln535_74" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1127 'select' 'select_ln535_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1128 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_76 = select i1 %icmp_ln535_6, i320 %tmp_415, i320 %select_ln535_75" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1128 'select' 'select_ln535_76' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_77 = select i1 %icmp_ln535_7, i320 %tmp_414, i320 %select_ln535_76" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1129 'select' 'select_ln535_77' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_694 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1920, i32 1951" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1130 'partselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_695 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1920, i32 1951" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1131 'partselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (1.14ns)   --->   "%add_ln537_60 = add i32 %tmp_695, i32 %tmp_694" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1132 'add' 'add_ln537_60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_696 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1952, i32 1983" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1133 'partselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_697 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1952, i32 1983" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1134 'partselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (1.14ns)   --->   "%add_ln537_61 = add i32 %tmp_697, i32 %tmp_696" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1135 'add' 'add_ln537_61' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_710 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 1984, i32 2015" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1136 'partselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_711 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 1984, i32 2015" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1137 'partselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (1.14ns)   --->   "%add_ln537_62 = add i32 %tmp_711, i32 %tmp_710" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1138 'add' 'add_ln537_62' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%tmp_712 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2016, i32 2047" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1139 'partselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_713 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2016, i32 2047" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1140 'partselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (1.14ns)   --->   "%add_ln537_63 = add i32 %tmp_713, i32 %tmp_712" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1141 'add' 'add_ln537_63' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_81)   --->   "%tmp_433 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_63, i32 %add_ln537_62, i32 %add_ln537_61, i32 %add_ln537_60" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1142 'bitconcatenate' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (1.14ns)   --->   "%sub_ln540_60 = sub i32 %tmp_694, i32 %tmp_695" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1143 'sub' 'sub_ln540_60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1144 [1/1] (1.14ns)   --->   "%sub_ln540_61 = sub i32 %tmp_696, i32 %tmp_697" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1144 'sub' 'sub_ln540_61' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1145 [1/1] (1.14ns)   --->   "%sub_ln540_62 = sub i32 %tmp_710, i32 %tmp_711" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1145 'sub' 'sub_ln540_62' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1146 [1/1] (1.14ns)   --->   "%sub_ln540_63 = sub i32 %tmp_712, i32 %tmp_713" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1146 'sub' 'sub_ln540_63' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_86)   --->   "%tmp_434 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln540_63, i32 %sub_ln540_62, i32 %sub_ln540_61, i32 %sub_ln540_60" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1147 'bitconcatenate' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln543_120 = sext i32 %tmp_694" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1148 'sext' 'sext_ln543_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln543_121 = sext i32 %tmp_695" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1149 'sext' 'sext_ln543_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (3.90ns)   --->   "%tmp_714 = mul i64 %sext_ln543_121, i64 %sext_ln543_120" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1150 'mul' 'tmp_714' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%trunc_ln544_60 = trunc i64 %tmp_714" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1151 'trunc' 'trunc_ln544_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln543_122 = sext i32 %tmp_696" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1152 'sext' 'sext_ln543_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln543_123 = sext i32 %tmp_697" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1153 'sext' 'sext_ln543_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (3.90ns)   --->   "%tmp_715 = mul i64 %sext_ln543_123, i64 %sext_ln543_122" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1154 'mul' 'tmp_715' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%trunc_ln544_61 = trunc i64 %tmp_715" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1155 'trunc' 'trunc_ln544_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln543_124 = sext i32 %tmp_710" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1156 'sext' 'sext_ln543_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%sext_ln543_125 = sext i32 %tmp_711" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1157 'sext' 'sext_ln543_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (3.90ns)   --->   "%tmp_716 = mul i64 %sext_ln543_125, i64 %sext_ln543_124" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1158 'mul' 'tmp_716' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%trunc_ln544_62 = trunc i64 %tmp_716" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1159 'trunc' 'trunc_ln544_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln543_126 = sext i32 %tmp_712" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1160 'sext' 'sext_ln543_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln543_127 = sext i32 %tmp_713" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1161 'sext' 'sext_ln543_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (3.90ns)   --->   "%tmp_717 = mul i64 %sext_ln543_127, i64 %sext_ln543_126" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1162 'mul' 'tmp_717' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%trunc_ln544_63 = trunc i64 %tmp_717" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1163 'trunc' 'trunc_ln544_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%tmp_435 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln544_63, i32 %trunc_ln544_62, i32 %trunc_ln544_61, i32 %trunc_ln544_60" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1164 'bitconcatenate' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1165 [1/1] (1.14ns)   --->   "%add_ln548_60 = add i32 %tmp_694, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1165 'add' 'add_ln548_60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%trunc_ln548_59 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_60, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1166 'partselect' 'trunc_ln548_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%sext_ln548_60 = sext i9 %trunc_ln548_59" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1167 'sext' 'sext_ln548_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (1.14ns)   --->   "%add_ln548_61 = add i32 %tmp_696, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1168 'add' 'add_ln548_61' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1169 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%trunc_ln548_60 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_61, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1169 'partselect' 'trunc_ln548_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%sext_ln548_61 = sext i9 %trunc_ln548_60" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1170 'sext' 'sext_ln548_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (1.14ns)   --->   "%add_ln548_62 = add i32 %tmp_710, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1171 'add' 'add_ln548_62' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1172 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%trunc_ln548_61 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_62, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1172 'partselect' 'trunc_ln548_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%sext_ln548_62 = sext i9 %trunc_ln548_61" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1173 'sext' 'sext_ln548_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (1.14ns)   --->   "%add_ln548_63 = add i32 %tmp_712, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1174 'add' 'add_ln548_63' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%trunc_ln548_62 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_63, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1175 'partselect' 'trunc_ln548_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%tmp_438 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i9.i32.i32.i32, i9 %trunc_ln548_62, i32 %sext_ln548_62, i32 %sext_ln548_61, i32 %sext_ln548_60" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1176 'bitconcatenate' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%sext_ln548_63 = sext i105 %tmp_438" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1177 'sext' 'sext_ln548_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_60)   --->   "%tmp_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1951" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1178 'bitselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_60)   --->   "%select_ln551_60 = select i1 %tmp_718, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1179 'select' 'select_ln551_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1180 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_60 = add i32 %select_ln551_60, i32 %tmp_694" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1180 'add' 'add_ln551_60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_61)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 1983" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1181 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_61)   --->   "%select_ln551_61 = select i1 %tmp_719, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1182 'select' 'select_ln551_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1183 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_61 = add i32 %select_ln551_61, i32 %tmp_696" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1183 'add' 'add_ln551_61' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_62)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2015" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1184 'bitselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_62)   --->   "%select_ln551_62 = select i1 %tmp_720, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1185 'select' 'select_ln551_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1186 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_62 = add i32 %select_ln551_62, i32 %tmp_710" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1186 'add' 'add_ln551_62' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_63)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2047" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1187 'bitselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_63)   --->   "%select_ln551_63 = select i1 %tmp_721, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1188 'select' 'select_ln551_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1189 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_63 = add i32 %select_ln551_63, i32 %tmp_712" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1189 'add' 'add_ln551_63' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_83)   --->   "%tmp_439 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln551_63, i32 %add_ln551_62, i32 %add_ln551_61, i32 %add_ln551_60" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1190 'bitconcatenate' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_83)   --->   "%tmp_440 = partselect i128 @_ssdm_op_PartSelect.i128.i8192.i32.i32, i8192 %p_read_10, i32 1920, i32 2047" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 1191 'partselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (1.14ns)   --->   "%add_ln557_60 = add i32 %tmp_694, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1192 'add' 'add_ln557_60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln557_59 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_60, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1193 'partselect' 'trunc_ln557_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_81)   --->   "%sext_ln557_60 = sext i19 %trunc_ln557_59" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1194 'sext' 'sext_ln557_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%and_ln558_59 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_59, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1195 'bitconcatenate' 'and_ln558_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (1.14ns)   --->   "%sub_ln558_60 = sub i32 %tmp_694, i32 %and_ln558_59" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1196 'sub' 'sub_ln558_60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1197 [1/1] (1.14ns)   --->   "%add_ln557_61 = add i32 %tmp_696, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1197 'add' 'add_ln557_61' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%trunc_ln557_60 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_61, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1198 'partselect' 'trunc_ln557_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_81)   --->   "%sext_ln557_61 = sext i19 %trunc_ln557_60" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1199 'sext' 'sext_ln557_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%and_ln558_60 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_60, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1200 'bitconcatenate' 'and_ln558_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (1.14ns)   --->   "%sub_ln558_61 = sub i32 %tmp_696, i32 %and_ln558_60" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1201 'sub' 'sub_ln558_61' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1202 [1/1] (1.14ns)   --->   "%add_ln557_62 = add i32 %tmp_710, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1202 'add' 'add_ln557_62' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln557_61 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_62, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1203 'partselect' 'trunc_ln557_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_81)   --->   "%sext_ln557_62 = sext i19 %trunc_ln557_61" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1204 'sext' 'sext_ln557_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%and_ln558_61 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_61, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1205 'bitconcatenate' 'and_ln558_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (1.14ns)   --->   "%sub_ln558_62 = sub i32 %tmp_710, i32 %and_ln558_61" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1206 'sub' 'sub_ln558_62' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1207 [1/1] (1.14ns)   --->   "%add_ln557_63 = add i32 %tmp_712, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1207 'add' 'add_ln557_63' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln557_62 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_63, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1208 'partselect' 'trunc_ln557_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_81)   --->   "%tmp_441 = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i19.i32.i32.i32, i19 %trunc_ln557_62, i32 %sext_ln557_62, i32 %sext_ln557_61, i32 %sext_ln557_60" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1209 'bitconcatenate' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_81)   --->   "%sext_ln557_63 = sext i115 %tmp_441" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1210 'sext' 'sext_ln557_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (0.00ns)   --->   "%and_ln558_62 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_62, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1211 'bitconcatenate' 'and_ln558_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1212 [1/1] (1.14ns)   --->   "%sub_ln558_63 = sub i32 %tmp_712, i32 %and_ln558_62" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1212 'sub' 'sub_ln558_63' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_81)   --->   "%tmp_444 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln540_63, i32 %add_ln537_62, i32 %sub_ln540_61, i32 %add_ln537_60" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 1213 'bitconcatenate' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_81)   --->   "%select_ln535_80 = select i1 %icmp_ln535_1, i128 %tmp_444, i128 %tmp_433" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1214 'select' 'select_ln535_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1215 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_81 = select i1 %icmp_ln535_2, i128 %sext_ln557_63, i128 %select_ln535_80" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1215 'select' 'select_ln535_81' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_83)   --->   "%select_ln535_82 = select i1 %icmp_ln535_3, i128 %tmp_440, i128 %select_ln535_81" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1216 'select' 'select_ln535_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1217 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_83 = select i1 %icmp_ln535_4, i128 %tmp_439, i128 %select_ln535_82" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1217 'select' 'select_ln535_83' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_85)   --->   "%select_ln535_84 = select i1 %icmp_ln535_5, i128 %sext_ln548_63, i128 %select_ln535_83" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1218 'select' 'select_ln535_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1219 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_85 = select i1 %icmp_ln535_6, i128 %tmp_435, i128 %select_ln535_84" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1219 'select' 'select_ln535_85' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1220 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_86 = select i1 %icmp_ln535_7, i128 %tmp_434, i128 %select_ln535_85" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1220 'select' 'select_ln535_86' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_722 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2048, i32 2079" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1221 'partselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_723 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2048, i32 2079" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1222 'partselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (1.14ns)   --->   "%add_ln537_64 = add i32 %tmp_723, i32 %tmp_722" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1223 'add' 'add_ln537_64' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_724 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2080, i32 2111" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1224 'partselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_725 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2080, i32 2111" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1225 'partselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (1.14ns)   --->   "%add_ln537_65 = add i32 %tmp_725, i32 %tmp_724" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1226 'add' 'add_ln537_65' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1227 [1/1] (0.00ns)   --->   "%tmp_726 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2112, i32 2143" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1227 'partselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_727 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2112, i32 2143" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1228 'partselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (1.14ns)   --->   "%add_ln537_66 = add i32 %tmp_727, i32 %tmp_726" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1229 'add' 'add_ln537_66' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_728 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2144, i32 2175" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1230 'partselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_729 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2144, i32 2175" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1231 'partselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (1.14ns)   --->   "%add_ln537_67 = add i32 %tmp_729, i32 %tmp_728" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1232 'add' 'add_ln537_67' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_742 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2176, i32 2207" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1233 'partselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%tmp_743 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2176, i32 2207" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1234 'partselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (1.14ns)   --->   "%add_ln537_68 = add i32 %tmp_743, i32 %tmp_742" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1235 'add' 'add_ln537_68' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_744 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2208, i32 2239" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1236 'partselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%tmp_745 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2208, i32 2239" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1237 'partselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (1.14ns)   --->   "%add_ln537_69 = add i32 %tmp_745, i32 %tmp_744" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1238 'add' 'add_ln537_69' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%tmp_746 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2240, i32 2271" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1239 'partselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_747 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2240, i32 2271" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1240 'partselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (1.14ns)   --->   "%add_ln537_70 = add i32 %tmp_747, i32 %tmp_746" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1241 'add' 'add_ln537_70' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%tmp_748 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2272, i32 2303" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1242 'partselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_749 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2272, i32 2303" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1243 'partselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (1.14ns)   --->   "%add_ln537_71 = add i32 %tmp_749, i32 %tmp_748" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1244 'add' 'add_ln537_71' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_750 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2304, i32 2335" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1245 'partselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_751 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2304, i32 2335" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1246 'partselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (1.14ns)   --->   "%add_ln537_72 = add i32 %tmp_751, i32 %tmp_750" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1247 'add' 'add_ln537_72' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%tmp_752 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2336, i32 2367" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1248 'partselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_753 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2336, i32 2367" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1249 'partselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (1.14ns)   --->   "%add_ln537_73 = add i32 %tmp_753, i32 %tmp_752" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1250 'add' 'add_ln537_73' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%tmp_465 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_73, i32 %add_ln537_72, i32 %add_ln537_71, i32 %add_ln537_70, i32 %add_ln537_69, i32 %add_ln537_68, i32 %add_ln537_67, i32 %add_ln537_66, i32 %add_ln537_65, i32 %add_ln537_64" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1251 'bitconcatenate' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (1.14ns)   --->   "%sub_ln540_65 = sub i32 %tmp_724, i32 %tmp_725" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1252 'sub' 'sub_ln540_65' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1253 [1/1] (1.14ns)   --->   "%sub_ln540_67 = sub i32 %tmp_728, i32 %tmp_729" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1253 'sub' 'sub_ln540_67' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1254 [1/1] (1.14ns)   --->   "%sub_ln540_69 = sub i32 %tmp_744, i32 %tmp_745" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1254 'sub' 'sub_ln540_69' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1255 [1/1] (1.14ns)   --->   "%sub_ln540_71 = sub i32 %tmp_748, i32 %tmp_749" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1255 'sub' 'sub_ln540_71' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1256 [1/1] (1.14ns)   --->   "%sub_ln540_73 = sub i32 %tmp_752, i32 %tmp_753" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1256 'sub' 'sub_ln540_73' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_64)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2079" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1257 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_64)   --->   "%select_ln551_64 = select i1 %tmp_764, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1258 'select' 'select_ln551_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1259 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_64 = add i32 %select_ln551_64, i32 %tmp_722" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1259 'add' 'add_ln551_64' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_65)   --->   "%tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2111" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1260 'bitselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_65)   --->   "%select_ln551_65 = select i1 %tmp_765, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1261 'select' 'select_ln551_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1262 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_65 = add i32 %select_ln551_65, i32 %tmp_724" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1262 'add' 'add_ln551_65' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_66)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2143" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1263 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_66)   --->   "%select_ln551_66 = select i1 %tmp_778, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1264 'select' 'select_ln551_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1265 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_66 = add i32 %select_ln551_66, i32 %tmp_726" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1265 'add' 'add_ln551_66' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_67)   --->   "%tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2175" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1266 'bitselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_67)   --->   "%select_ln551_67 = select i1 %tmp_779, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1267 'select' 'select_ln551_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1268 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_67 = add i32 %select_ln551_67, i32 %tmp_728" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1268 'add' 'add_ln551_67' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_68)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2207" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1269 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_68)   --->   "%select_ln551_68 = select i1 %tmp_780, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1270 'select' 'select_ln551_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1271 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_68 = add i32 %select_ln551_68, i32 %tmp_742" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1271 'add' 'add_ln551_68' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_69)   --->   "%tmp_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2239" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1272 'bitselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_69)   --->   "%select_ln551_69 = select i1 %tmp_781, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1273 'select' 'select_ln551_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1274 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_69 = add i32 %select_ln551_69, i32 %tmp_744" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1274 'add' 'add_ln551_69' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_70)   --->   "%tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2271" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1275 'bitselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_70)   --->   "%select_ln551_70 = select i1 %tmp_782, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1276 'select' 'select_ln551_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1277 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_70 = add i32 %select_ln551_70, i32 %tmp_746" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1277 'add' 'add_ln551_70' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_71)   --->   "%tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2303" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1278 'bitselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_71)   --->   "%select_ln551_71 = select i1 %tmp_783, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1279 'select' 'select_ln551_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1280 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_71 = add i32 %select_ln551_71, i32 %tmp_748" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1280 'add' 'add_ln551_71' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_72)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2335" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1281 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_72)   --->   "%select_ln551_72 = select i1 %tmp_784, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1282 'select' 'select_ln551_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1283 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_72 = add i32 %select_ln551_72, i32 %tmp_750" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1283 'add' 'add_ln551_72' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_73)   --->   "%tmp_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2367" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1284 'bitselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_73)   --->   "%select_ln551_73 = select i1 %tmp_785, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1285 'select' 'select_ln551_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1286 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_73 = add i32 %select_ln551_73, i32 %tmp_752" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1286 'add' 'add_ln551_73' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_92)   --->   "%tmp_471 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_73, i32 %add_ln551_72, i32 %add_ln551_71, i32 %add_ln551_70, i32 %add_ln551_69, i32 %add_ln551_68, i32 %add_ln551_67, i32 %add_ln551_66, i32 %add_ln551_65, i32 %add_ln551_64" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1287 'bitconcatenate' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_92)   --->   "%tmp_472 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 2048, i32 2367" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 1288 'partselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (1.14ns)   --->   "%add_ln557_64 = add i32 %tmp_722, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1289 'add' 'add_ln557_64' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1290 [1/1] (0.00ns)   --->   "%trunc_ln557_63 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_64, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1290 'partselect' 'trunc_ln557_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%sext_ln557_64 = sext i19 %trunc_ln557_63" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1291 'sext' 'sext_ln557_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (1.14ns)   --->   "%add_ln557_65 = add i32 %tmp_724, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1292 'add' 'add_ln557_65' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%trunc_ln557_64 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_65, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1293 'partselect' 'trunc_ln557_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%sext_ln557_65 = sext i19 %trunc_ln557_64" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1294 'sext' 'sext_ln557_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (1.14ns)   --->   "%add_ln557_66 = add i32 %tmp_726, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1295 'add' 'add_ln557_66' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%trunc_ln557_65 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_66, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1296 'partselect' 'trunc_ln557_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%sext_ln557_66 = sext i19 %trunc_ln557_65" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1297 'sext' 'sext_ln557_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (1.14ns)   --->   "%add_ln557_67 = add i32 %tmp_728, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1298 'add' 'add_ln557_67' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%trunc_ln557_66 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_67, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1299 'partselect' 'trunc_ln557_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%sext_ln557_67 = sext i19 %trunc_ln557_66" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1300 'sext' 'sext_ln557_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1301 [1/1] (1.14ns)   --->   "%add_ln557_68 = add i32 %tmp_742, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1301 'add' 'add_ln557_68' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1302 [1/1] (0.00ns)   --->   "%trunc_ln557_67 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_68, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1302 'partselect' 'trunc_ln557_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%sext_ln557_68 = sext i19 %trunc_ln557_67" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1303 'sext' 'sext_ln557_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (1.14ns)   --->   "%add_ln557_69 = add i32 %tmp_744, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1304 'add' 'add_ln557_69' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%trunc_ln557_68 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_69, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1305 'partselect' 'trunc_ln557_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%sext_ln557_69 = sext i19 %trunc_ln557_68" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1306 'sext' 'sext_ln557_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (1.14ns)   --->   "%add_ln557_70 = add i32 %tmp_746, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1307 'add' 'add_ln557_70' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln557_69 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_70, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1308 'partselect' 'trunc_ln557_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%sext_ln557_70 = sext i19 %trunc_ln557_69" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1309 'sext' 'sext_ln557_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (1.14ns)   --->   "%add_ln557_71 = add i32 %tmp_748, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1310 'add' 'add_ln557_71' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln557_70 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_71, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1311 'partselect' 'trunc_ln557_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%sext_ln557_71 = sext i19 %trunc_ln557_70" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1312 'sext' 'sext_ln557_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (1.14ns)   --->   "%add_ln557_72 = add i32 %tmp_750, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1313 'add' 'add_ln557_72' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln557_71 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_72, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1314 'partselect' 'trunc_ln557_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%sext_ln557_72 = sext i19 %trunc_ln557_71" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1315 'sext' 'sext_ln557_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (1.14ns)   --->   "%add_ln557_73 = add i32 %tmp_752, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1316 'add' 'add_ln557_73' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%trunc_ln557_72 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_73, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1317 'partselect' 'trunc_ln557_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%tmp_473 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_72, i32 %sext_ln557_72, i32 %sext_ln557_71, i32 %sext_ln557_70, i32 %sext_ln557_69, i32 %sext_ln557_68, i32 %sext_ln557_67, i32 %sext_ln557_66, i32 %sext_ln557_65, i32 %sext_ln557_64" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1318 'bitconcatenate' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%sext_ln557_73 = sext i307 %tmp_473" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1319 'sext' 'sext_ln557_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%tmp_476 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_73, i32 %add_ln537_72, i32 %sub_ln540_71, i32 %add_ln537_70, i32 %sub_ln540_69, i32 %add_ln537_68, i32 %sub_ln540_67, i32 %add_ln537_66, i32 %sub_ln540_65, i32 %add_ln537_64" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 1320 'bitconcatenate' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_90)   --->   "%select_ln535_89 = select i1 %icmp_ln535_1, i320 %tmp_476, i320 %tmp_465" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1321 'select' 'select_ln535_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1322 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_90 = select i1 %icmp_ln535_2, i320 %sext_ln557_73, i320 %select_ln535_89" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1322 'select' 'select_ln535_90' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_92)   --->   "%select_ln535_91 = select i1 %icmp_ln535_3, i320 %tmp_472, i320 %select_ln535_90" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1323 'select' 'select_ln535_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1324 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_92 = select i1 %icmp_ln535_4, i320 %tmp_471, i320 %select_ln535_91" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1324 'select' 'select_ln535_92' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%tmp_798 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2368, i32 2399" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1325 'partselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_799 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2368, i32 2399" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1326 'partselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_74)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2399" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1327 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_74)   --->   "%select_ln551_74 = select i1 %tmp_802, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1328 'select' 'select_ln551_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1329 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_74 = add i32 %select_ln551_74, i32 %tmp_798" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1329 'add' 'add_ln551_74' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%tmp_804 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2400, i32 2431" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1330 'partselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_805 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2400, i32 2431" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1331 'partselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (1.14ns)   --->   "%add_ln537_75 = add i32 %tmp_805, i32 %tmp_804" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1332 'add' 'add_ln537_75' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1333 [1/1] (0.00ns)   --->   "%tmp_806 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2432, i32 2463" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1333 'partselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_807 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2432, i32 2463" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1334 'partselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1335 [1/1] (1.14ns)   --->   "%add_ln537_76 = add i32 %tmp_807, i32 %tmp_806" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1335 'add' 'add_ln537_76' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_808 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2464, i32 2495" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1336 'partselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_809 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2464, i32 2495" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1337 'partselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (1.14ns)   --->   "%add_ln537_77 = add i32 %tmp_809, i32 %tmp_808" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1338 'add' 'add_ln537_77' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%tmp_810 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2496, i32 2527" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1339 'partselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_811 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2496, i32 2527" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1340 'partselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (1.14ns)   --->   "%add_ln537_78 = add i32 %tmp_811, i32 %tmp_810" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1341 'add' 'add_ln537_78' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%tmp_812 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2528, i32 2559" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1342 'partselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (0.00ns)   --->   "%tmp_813 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2528, i32 2559" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1343 'partselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1344 [1/1] (1.14ns)   --->   "%add_ln537_79 = add i32 %tmp_813, i32 %tmp_812" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1344 'add' 'add_ln537_79' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1345 [1/1] (0.00ns)   --->   "%tmp_814 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2560, i32 2591" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1345 'partselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%tmp_815 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2560, i32 2591" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1346 'partselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (1.14ns)   --->   "%add_ln537_80 = add i32 %tmp_815, i32 %tmp_814" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1347 'add' 'add_ln537_80' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_816 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2592, i32 2623" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1348 'partselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%tmp_817 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2592, i32 2623" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1349 'partselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (1.14ns)   --->   "%add_ln537_81 = add i32 %tmp_817, i32 %tmp_816" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1350 'add' 'add_ln537_81' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1351 [1/1] (0.00ns)   --->   "%tmp_830 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2624, i32 2655" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1351 'partselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%tmp_831 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2624, i32 2655" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1352 'partselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (1.14ns)   --->   "%add_ln537_82 = add i32 %tmp_831, i32 %tmp_830" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1353 'add' 'add_ln537_82' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_832 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2656, i32 2687" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1354 'partselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (0.00ns)   --->   "%tmp_833 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2656, i32 2687" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1355 'partselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1356 [1/1] (1.14ns)   --->   "%add_ln537_83 = add i32 %tmp_833, i32 %tmp_832" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1356 'add' 'add_ln537_83' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1357 [1/1] (0.00ns)   --->   "%tmp_834 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2688, i32 2719" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1357 'partselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_835 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2688, i32 2719" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1358 'partselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1359 [1/1] (1.14ns)   --->   "%add_ln537_84 = add i32 %tmp_835, i32 %tmp_834" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1359 'add' 'add_ln537_84' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%tmp_501 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_84, i32 %add_ln537_83, i32 %add_ln537_82, i32 %add_ln537_81, i32 %add_ln537_80, i32 %add_ln537_79, i32 %add_ln537_78, i32 %add_ln537_77, i32 %add_ln537_76, i32 %add_ln537_75" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1360 'bitconcatenate' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1361 [1/1] (1.14ns)   --->   "%sub_ln540_75 = sub i32 %tmp_804, i32 %tmp_805" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1361 'sub' 'sub_ln540_75' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1362 [1/1] (1.14ns)   --->   "%sub_ln540_76 = sub i32 %tmp_806, i32 %tmp_807" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1362 'sub' 'sub_ln540_76' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1363 [1/1] (1.14ns)   --->   "%sub_ln540_77 = sub i32 %tmp_808, i32 %tmp_809" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1363 'sub' 'sub_ln540_77' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1364 [1/1] (1.14ns)   --->   "%sub_ln540_78 = sub i32 %tmp_810, i32 %tmp_811" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1364 'sub' 'sub_ln540_78' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1365 [1/1] (1.14ns)   --->   "%sub_ln540_79 = sub i32 %tmp_812, i32 %tmp_813" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1365 'sub' 'sub_ln540_79' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1366 [1/1] (1.14ns)   --->   "%sub_ln540_80 = sub i32 %tmp_814, i32 %tmp_815" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1366 'sub' 'sub_ln540_80' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1367 [1/1] (1.14ns)   --->   "%sub_ln540_81 = sub i32 %tmp_816, i32 %tmp_817" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1367 'sub' 'sub_ln540_81' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1368 [1/1] (1.14ns)   --->   "%sub_ln540_82 = sub i32 %tmp_830, i32 %tmp_831" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1368 'sub' 'sub_ln540_82' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1369 [1/1] (1.14ns)   --->   "%sub_ln540_83 = sub i32 %tmp_832, i32 %tmp_833" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1369 'sub' 'sub_ln540_83' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1370 [1/1] (1.14ns)   --->   "%sub_ln540_84 = sub i32 %tmp_834, i32 %tmp_835" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1370 'sub' 'sub_ln540_84' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_112)   --->   "%tmp_502 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_84, i32 %sub_ln540_83, i32 %sub_ln540_82, i32 %sub_ln540_81, i32 %sub_ln540_80, i32 %sub_ln540_79, i32 %sub_ln540_78, i32 %sub_ln540_77, i32 %sub_ln540_76, i32 %sub_ln540_75" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1371 'bitconcatenate' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln543_150 = sext i32 %tmp_804" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1372 'sext' 'sext_ln543_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln543_151 = sext i32 %tmp_805" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1373 'sext' 'sext_ln543_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (3.90ns)   --->   "%tmp_836 = mul i64 %sext_ln543_151, i64 %sext_ln543_150" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1374 'mul' 'tmp_836' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln544_75 = trunc i64 %tmp_836" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1375 'trunc' 'trunc_ln544_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln543_152 = sext i32 %tmp_806" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1376 'sext' 'sext_ln543_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%sext_ln543_153 = sext i32 %tmp_807" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1377 'sext' 'sext_ln543_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (3.90ns)   --->   "%tmp_837 = mul i64 %sext_ln543_153, i64 %sext_ln543_152" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1378 'mul' 'tmp_837' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln544_76 = trunc i64 %tmp_837" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1379 'trunc' 'trunc_ln544_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln543_154 = sext i32 %tmp_808" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1380 'sext' 'sext_ln543_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln543_155 = sext i32 %tmp_809" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1381 'sext' 'sext_ln543_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (3.90ns)   --->   "%tmp_838 = mul i64 %sext_ln543_155, i64 %sext_ln543_154" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1382 'mul' 'tmp_838' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln544_77 = trunc i64 %tmp_838" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1383 'trunc' 'trunc_ln544_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1384 [1/1] (0.00ns)   --->   "%sext_ln543_156 = sext i32 %tmp_810" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1384 'sext' 'sext_ln543_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln543_157 = sext i32 %tmp_811" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1385 'sext' 'sext_ln543_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (3.90ns)   --->   "%tmp_839 = mul i64 %sext_ln543_157, i64 %sext_ln543_156" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1386 'mul' 'tmp_839' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln544_78 = trunc i64 %tmp_839" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1387 'trunc' 'trunc_ln544_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln543_158 = sext i32 %tmp_812" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1388 'sext' 'sext_ln543_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln543_159 = sext i32 %tmp_813" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1389 'sext' 'sext_ln543_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1390 [1/1] (3.90ns)   --->   "%tmp_840 = mul i64 %sext_ln543_159, i64 %sext_ln543_158" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1390 'mul' 'tmp_840' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln544_79 = trunc i64 %tmp_840" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1391 'trunc' 'trunc_ln544_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln543_160 = sext i32 %tmp_814" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1392 'sext' 'sext_ln543_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln543_161 = sext i32 %tmp_815" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1393 'sext' 'sext_ln543_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (3.90ns)   --->   "%tmp_841 = mul i64 %sext_ln543_161, i64 %sext_ln543_160" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1394 'mul' 'tmp_841' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln544_80 = trunc i64 %tmp_841" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1395 'trunc' 'trunc_ln544_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln543_162 = sext i32 %tmp_816" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1396 'sext' 'sext_ln543_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln543_163 = sext i32 %tmp_817" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1397 'sext' 'sext_ln543_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1398 [1/1] (3.90ns)   --->   "%tmp_842 = mul i64 %sext_ln543_163, i64 %sext_ln543_162" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1398 'mul' 'tmp_842' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln544_81 = trunc i64 %tmp_842" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1399 'trunc' 'trunc_ln544_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln543_164 = sext i32 %tmp_830" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1400 'sext' 'sext_ln543_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln543_165 = sext i32 %tmp_831" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1401 'sext' 'sext_ln543_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (3.90ns)   --->   "%tmp_843 = mul i64 %sext_ln543_165, i64 %sext_ln543_164" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1402 'mul' 'tmp_843' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln544_82 = trunc i64 %tmp_843" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1403 'trunc' 'trunc_ln544_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1404 [1/1] (0.00ns)   --->   "%sext_ln543_166 = sext i32 %tmp_832" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1404 'sext' 'sext_ln543_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln543_167 = sext i32 %tmp_833" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1405 'sext' 'sext_ln543_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (3.90ns)   --->   "%tmp_844 = mul i64 %sext_ln543_167, i64 %sext_ln543_166" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1406 'mul' 'tmp_844' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln544_83 = trunc i64 %tmp_844" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1407 'trunc' 'trunc_ln544_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln543_168 = sext i32 %tmp_834" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1408 'sext' 'sext_ln543_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln543_169 = sext i32 %tmp_835" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1409 'sext' 'sext_ln543_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (3.90ns)   --->   "%tmp_845 = mul i64 %sext_ln543_169, i64 %sext_ln543_168" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1410 'mul' 'tmp_845' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln544_84 = trunc i64 %tmp_845" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1411 'trunc' 'trunc_ln544_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%tmp_503 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_84, i32 %trunc_ln544_83, i32 %trunc_ln544_82, i32 %trunc_ln544_81, i32 %trunc_ln544_80, i32 %trunc_ln544_79, i32 %trunc_ln544_78, i32 %trunc_ln544_77, i32 %trunc_ln544_76, i32 %trunc_ln544_75" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1412 'bitconcatenate' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1413 [1/1] (1.14ns)   --->   "%add_ln548_75 = add i32 %tmp_804, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1413 'add' 'add_ln548_75' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln548_74 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_75, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1414 'partselect' 'trunc_ln548_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%sext_ln548_75 = sext i9 %trunc_ln548_74" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1415 'sext' 'sext_ln548_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (1.14ns)   --->   "%add_ln548_76 = add i32 %tmp_806, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1416 'add' 'add_ln548_76' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln548_75 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_76, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1417 'partselect' 'trunc_ln548_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%sext_ln548_76 = sext i9 %trunc_ln548_75" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1418 'sext' 'sext_ln548_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (1.14ns)   --->   "%add_ln548_77 = add i32 %tmp_808, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1419 'add' 'add_ln548_77' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln548_76 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_77, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1420 'partselect' 'trunc_ln548_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%sext_ln548_77 = sext i9 %trunc_ln548_76" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1421 'sext' 'sext_ln548_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (1.14ns)   --->   "%add_ln548_78 = add i32 %tmp_810, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1422 'add' 'add_ln548_78' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln548_77 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_78, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1423 'partselect' 'trunc_ln548_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1424 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%sext_ln548_78 = sext i9 %trunc_ln548_77" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1424 'sext' 'sext_ln548_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (1.14ns)   --->   "%add_ln548_79 = add i32 %tmp_812, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1425 'add' 'add_ln548_79' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln548_78 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_79, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1426 'partselect' 'trunc_ln548_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%sext_ln548_79 = sext i9 %trunc_ln548_78" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1427 'sext' 'sext_ln548_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [1/1] (1.14ns)   --->   "%add_ln548_80 = add i32 %tmp_814, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1428 'add' 'add_ln548_80' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln548_79 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_80, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1429 'partselect' 'trunc_ln548_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%sext_ln548_80 = sext i9 %trunc_ln548_79" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1430 'sext' 'sext_ln548_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1431 [1/1] (1.14ns)   --->   "%add_ln548_81 = add i32 %tmp_816, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1431 'add' 'add_ln548_81' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln548_80 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_81, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1432 'partselect' 'trunc_ln548_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%sext_ln548_81 = sext i9 %trunc_ln548_80" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1433 'sext' 'sext_ln548_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1434 [1/1] (1.14ns)   --->   "%add_ln548_82 = add i32 %tmp_830, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1434 'add' 'add_ln548_82' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln548_81 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_82, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1435 'partselect' 'trunc_ln548_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%sext_ln548_82 = sext i9 %trunc_ln548_81" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1436 'sext' 'sext_ln548_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (1.14ns)   --->   "%add_ln548_83 = add i32 %tmp_832, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1437 'add' 'add_ln548_83' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln548_82 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_83, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1438 'partselect' 'trunc_ln548_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%sext_ln548_83 = sext i9 %trunc_ln548_82" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1439 'sext' 'sext_ln548_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (1.14ns)   --->   "%add_ln548_84 = add i32 %tmp_834, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1440 'add' 'add_ln548_84' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%trunc_ln548_83 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_84, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1441 'partselect' 'trunc_ln548_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%tmp_506 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_83, i32 %sext_ln548_83, i32 %sext_ln548_82, i32 %sext_ln548_81, i32 %sext_ln548_80, i32 %sext_ln548_79, i32 %sext_ln548_78, i32 %sext_ln548_77, i32 %sext_ln548_76, i32 %sext_ln548_75" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1442 'bitconcatenate' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%sext_ln548_84 = sext i297 %tmp_506" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1443 'sext' 'sext_ln548_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_75)   --->   "%tmp_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2431" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1444 'bitselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_75)   --->   "%select_ln551_75 = select i1 %tmp_846, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1445 'select' 'select_ln551_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1446 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_75 = add i32 %select_ln551_75, i32 %tmp_804" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1446 'add' 'add_ln551_75' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_76)   --->   "%tmp_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2463" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1447 'bitselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_76)   --->   "%select_ln551_76 = select i1 %tmp_847, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1448 'select' 'select_ln551_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1449 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_76 = add i32 %select_ln551_76, i32 %tmp_806" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1449 'add' 'add_ln551_76' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_77)   --->   "%tmp_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2495" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1450 'bitselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_77)   --->   "%select_ln551_77 = select i1 %tmp_848, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1451 'select' 'select_ln551_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1452 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_77 = add i32 %select_ln551_77, i32 %tmp_808" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1452 'add' 'add_ln551_77' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_78)   --->   "%tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2527" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1453 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_78)   --->   "%select_ln551_78 = select i1 %tmp_849, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1454 'select' 'select_ln551_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1455 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_78 = add i32 %select_ln551_78, i32 %tmp_810" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1455 'add' 'add_ln551_78' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_79)   --->   "%tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2559" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1456 'bitselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_79)   --->   "%select_ln551_79 = select i1 %tmp_850, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1457 'select' 'select_ln551_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1458 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_79 = add i32 %select_ln551_79, i32 %tmp_812" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1458 'add' 'add_ln551_79' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_80)   --->   "%tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2591" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1459 'bitselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_80)   --->   "%select_ln551_80 = select i1 %tmp_851, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1460 'select' 'select_ln551_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1461 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_80 = add i32 %select_ln551_80, i32 %tmp_814" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1461 'add' 'add_ln551_80' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_81)   --->   "%tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2623" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1462 'bitselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_81)   --->   "%select_ln551_81 = select i1 %tmp_852, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1463 'select' 'select_ln551_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1464 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_81 = add i32 %select_ln551_81, i32 %tmp_816" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1464 'add' 'add_ln551_81' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_82)   --->   "%tmp_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2655" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1465 'bitselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_82)   --->   "%select_ln551_82 = select i1 %tmp_853, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1466 'select' 'select_ln551_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1467 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_82 = add i32 %select_ln551_82, i32 %tmp_830" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1467 'add' 'add_ln551_82' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_83)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2687" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1468 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_83)   --->   "%select_ln551_83 = select i1 %tmp_866, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1469 'select' 'select_ln551_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1470 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_83 = add i32 %select_ln551_83, i32 %tmp_832" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1470 'add' 'add_ln551_83' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_84)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2719" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1471 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_84)   --->   "%select_ln551_84 = select i1 %tmp_867, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1472 'select' 'select_ln551_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1473 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_84 = add i32 %select_ln551_84, i32 %tmp_834" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1473 'add' 'add_ln551_84' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_109)   --->   "%tmp_507 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_84, i32 %add_ln551_83, i32 %add_ln551_82, i32 %add_ln551_81, i32 %add_ln551_80, i32 %add_ln551_79, i32 %add_ln551_78, i32 %add_ln551_77, i32 %add_ln551_76, i32 %add_ln551_75" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1474 'bitconcatenate' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_109)   --->   "%tmp_508 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 2400, i32 2719" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 1475 'partselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1476 [1/1] (1.14ns)   --->   "%add_ln557_75 = add i32 %tmp_804, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1476 'add' 'add_ln557_75' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1477 [1/1] (0.00ns)   --->   "%trunc_ln557_74 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_75, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1477 'partselect' 'trunc_ln557_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%sext_ln557_75 = sext i19 %trunc_ln557_74" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1478 'sext' 'sext_ln557_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (0.00ns)   --->   "%and_ln558_74 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_74, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1479 'bitconcatenate' 'and_ln558_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1480 [1/1] (1.14ns)   --->   "%sub_ln558_75 = sub i32 %tmp_804, i32 %and_ln558_74" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1480 'sub' 'sub_ln558_75' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1481 [1/1] (1.14ns)   --->   "%add_ln557_76 = add i32 %tmp_806, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1481 'add' 'add_ln557_76' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%trunc_ln557_75 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_76, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1482 'partselect' 'trunc_ln557_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%sext_ln557_76 = sext i19 %trunc_ln557_75" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1483 'sext' 'sext_ln557_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%and_ln558_75 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_75, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1484 'bitconcatenate' 'and_ln558_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (1.14ns)   --->   "%sub_ln558_76 = sub i32 %tmp_806, i32 %and_ln558_75" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1485 'sub' 'sub_ln558_76' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1486 [1/1] (1.14ns)   --->   "%add_ln557_77 = add i32 %tmp_808, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1486 'add' 'add_ln557_77' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%trunc_ln557_76 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_77, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1487 'partselect' 'trunc_ln557_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%sext_ln557_77 = sext i19 %trunc_ln557_76" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1488 'sext' 'sext_ln557_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%and_ln558_76 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_76, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1489 'bitconcatenate' 'and_ln558_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (1.14ns)   --->   "%sub_ln558_77 = sub i32 %tmp_808, i32 %and_ln558_76" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1490 'sub' 'sub_ln558_77' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1491 [1/1] (1.14ns)   --->   "%add_ln557_78 = add i32 %tmp_810, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1491 'add' 'add_ln557_78' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%trunc_ln557_77 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_78, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1492 'partselect' 'trunc_ln557_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%sext_ln557_78 = sext i19 %trunc_ln557_77" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1493 'sext' 'sext_ln557_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1494 [1/1] (0.00ns)   --->   "%and_ln558_77 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_77, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1494 'bitconcatenate' 'and_ln558_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1495 [1/1] (1.14ns)   --->   "%sub_ln558_78 = sub i32 %tmp_810, i32 %and_ln558_77" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1495 'sub' 'sub_ln558_78' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1496 [1/1] (1.14ns)   --->   "%add_ln557_79 = add i32 %tmp_812, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1496 'add' 'add_ln557_79' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%trunc_ln557_78 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_79, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1497 'partselect' 'trunc_ln557_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%sext_ln557_79 = sext i19 %trunc_ln557_78" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1498 'sext' 'sext_ln557_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%and_ln558_78 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_78, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1499 'bitconcatenate' 'and_ln558_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (1.14ns)   --->   "%sub_ln558_79 = sub i32 %tmp_812, i32 %and_ln558_78" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1500 'sub' 'sub_ln558_79' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1501 [1/1] (1.14ns)   --->   "%add_ln557_80 = add i32 %tmp_814, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1501 'add' 'add_ln557_80' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln557_79 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_80, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1502 'partselect' 'trunc_ln557_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%sext_ln557_80 = sext i19 %trunc_ln557_79" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1503 'sext' 'sext_ln557_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%and_ln558_79 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_79, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1504 'bitconcatenate' 'and_ln558_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (1.14ns)   --->   "%sub_ln558_80 = sub i32 %tmp_814, i32 %and_ln558_79" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1505 'sub' 'sub_ln558_80' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1506 [1/1] (1.14ns)   --->   "%add_ln557_81 = add i32 %tmp_816, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1506 'add' 'add_ln557_81' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln557_80 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_81, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1507 'partselect' 'trunc_ln557_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%sext_ln557_81 = sext i19 %trunc_ln557_80" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1508 'sext' 'sext_ln557_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%and_ln558_80 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_80, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1509 'bitconcatenate' 'and_ln558_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (1.14ns)   --->   "%sub_ln558_81 = sub i32 %tmp_816, i32 %and_ln558_80" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1510 'sub' 'sub_ln558_81' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1511 [1/1] (1.14ns)   --->   "%add_ln557_82 = add i32 %tmp_830, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1511 'add' 'add_ln557_82' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1512 [1/1] (0.00ns)   --->   "%trunc_ln557_81 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_82, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1512 'partselect' 'trunc_ln557_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%sext_ln557_82 = sext i19 %trunc_ln557_81" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1513 'sext' 'sext_ln557_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%and_ln558_81 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_81, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1514 'bitconcatenate' 'and_ln558_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (1.14ns)   --->   "%sub_ln558_82 = sub i32 %tmp_830, i32 %and_ln558_81" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1515 'sub' 'sub_ln558_82' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1516 [1/1] (1.14ns)   --->   "%add_ln557_83 = add i32 %tmp_832, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1516 'add' 'add_ln557_83' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%trunc_ln557_82 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_83, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1517 'partselect' 'trunc_ln557_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%sext_ln557_83 = sext i19 %trunc_ln557_82" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1518 'sext' 'sext_ln557_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (0.00ns)   --->   "%and_ln558_82 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_82, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1519 'bitconcatenate' 'and_ln558_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1520 [1/1] (1.14ns)   --->   "%sub_ln558_83 = sub i32 %tmp_832, i32 %and_ln558_82" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1520 'sub' 'sub_ln558_83' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1521 [1/1] (1.14ns)   --->   "%add_ln557_84 = add i32 %tmp_834, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1521 'add' 'add_ln557_84' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1522 [1/1] (0.00ns)   --->   "%trunc_ln557_83 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_84, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1522 'partselect' 'trunc_ln557_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%tmp_509 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_83, i32 %sext_ln557_83, i32 %sext_ln557_82, i32 %sext_ln557_81, i32 %sext_ln557_80, i32 %sext_ln557_79, i32 %sext_ln557_78, i32 %sext_ln557_77, i32 %sext_ln557_76, i32 %sext_ln557_75" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1523 'bitconcatenate' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%sext_ln557_84 = sext i307 %tmp_509" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1524 'sext' 'sext_ln557_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.00ns)   --->   "%and_ln558_83 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_83, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1525 'bitconcatenate' 'and_ln558_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (1.14ns)   --->   "%sub_ln558_84 = sub i32 %tmp_834, i32 %and_ln558_83" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1526 'sub' 'sub_ln558_84' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%tmp_512 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_84, i32 %sub_ln540_83, i32 %add_ln537_82, i32 %sub_ln540_81, i32 %add_ln537_80, i32 %sub_ln540_79, i32 %add_ln537_78, i32 %sub_ln540_77, i32 %add_ln537_76, i32 %sub_ln540_75" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 1527 'bitconcatenate' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_107)   --->   "%select_ln535_106 = select i1 %icmp_ln535_1, i320 %tmp_512, i320 %tmp_501" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1528 'select' 'select_ln535_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1529 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_107 = select i1 %icmp_ln535_2, i320 %sext_ln557_84, i320 %select_ln535_106" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1529 'select' 'select_ln535_107' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_109)   --->   "%select_ln535_108 = select i1 %icmp_ln535_3, i320 %tmp_508, i320 %select_ln535_107" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1530 'select' 'select_ln535_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1531 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_109 = select i1 %icmp_ln535_4, i320 %tmp_507, i320 %select_ln535_108" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1531 'select' 'select_ln535_109' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_111)   --->   "%select_ln535_110 = select i1 %icmp_ln535_5, i320 %sext_ln548_84, i320 %select_ln535_109" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1532 'select' 'select_ln535_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1533 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_111 = select i1 %icmp_ln535_6, i320 %tmp_503, i320 %select_ln535_110" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1533 'select' 'select_ln535_111' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1534 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_112 = select i1 %icmp_ln535_7, i320 %tmp_502, i320 %select_ln535_111" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1534 'select' 'select_ln535_112' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_868 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2720, i32 2751" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1535 'partselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1536 [1/1] (0.00ns)   --->   "%tmp_869 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2720, i32 2751" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1536 'partselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (1.14ns)   --->   "%add_ln537_85 = add i32 %tmp_869, i32 %tmp_868" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1537 'add' 'add_ln537_85' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%tmp_870 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2752, i32 2783" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1538 'partselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (0.00ns)   --->   "%tmp_871 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2752, i32 2783" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1539 'partselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (1.14ns)   --->   "%add_ln537_86 = add i32 %tmp_871, i32 %tmp_870" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1540 'add' 'add_ln537_86' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%tmp_872 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2784, i32 2815" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1541 'partselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%tmp_873 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2784, i32 2815" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1542 'partselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (1.14ns)   --->   "%add_ln537_87 = add i32 %tmp_873, i32 %tmp_872" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1543 'add' 'add_ln537_87' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%tmp_886 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2816, i32 2847" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1544 'partselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.00ns)   --->   "%tmp_887 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2816, i32 2847" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1545 'partselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1546 [1/1] (1.14ns)   --->   "%add_ln537_88 = add i32 %tmp_887, i32 %tmp_886" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1546 'add' 'add_ln537_88' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_116)   --->   "%tmp_521 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_88, i32 %add_ln537_87, i32 %add_ln537_86, i32 %add_ln537_85" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1547 'bitconcatenate' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (1.14ns)   --->   "%sub_ln540_85 = sub i32 %tmp_868, i32 %tmp_869" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1548 'sub' 'sub_ln540_85' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1549 [1/1] (1.14ns)   --->   "%sub_ln540_87 = sub i32 %tmp_872, i32 %tmp_873" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1549 'sub' 'sub_ln540_87' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_85)   --->   "%tmp_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2751" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1550 'bitselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_85)   --->   "%select_ln551_85 = select i1 %tmp_892, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1551 'select' 'select_ln551_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1552 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_85 = add i32 %select_ln551_85, i32 %tmp_868" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1552 'add' 'add_ln551_85' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_86)   --->   "%tmp_893 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2783" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1553 'bitselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_86)   --->   "%select_ln551_86 = select i1 %tmp_893, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1554 'select' 'select_ln551_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1555 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_86 = add i32 %select_ln551_86, i32 %tmp_870" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1555 'add' 'add_ln551_86' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_87)   --->   "%tmp_894 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2815" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1556 'bitselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_87)   --->   "%select_ln551_87 = select i1 %tmp_894, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1557 'select' 'select_ln551_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1558 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_87 = add i32 %select_ln551_87, i32 %tmp_872" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1558 'add' 'add_ln551_87' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_88)   --->   "%tmp_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2847" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1559 'bitselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_88)   --->   "%select_ln551_88 = select i1 %tmp_895, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1560 'select' 'select_ln551_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1561 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_88 = add i32 %select_ln551_88, i32 %tmp_886" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1561 'add' 'add_ln551_88' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_118)   --->   "%tmp_527 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln551_88, i32 %add_ln551_87, i32 %add_ln551_86, i32 %add_ln551_85" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1562 'bitconcatenate' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_118)   --->   "%tmp_528 = partselect i128 @_ssdm_op_PartSelect.i128.i8192.i32.i32, i8192 %p_read_10, i32 2720, i32 2847" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 1563 'partselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (1.14ns)   --->   "%add_ln557_85 = add i32 %tmp_868, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1564 'add' 'add_ln557_85' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1565 [1/1] (0.00ns)   --->   "%trunc_ln557_84 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_85, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1565 'partselect' 'trunc_ln557_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_116)   --->   "%sext_ln557_85 = sext i19 %trunc_ln557_84" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1566 'sext' 'sext_ln557_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1567 [1/1] (1.14ns)   --->   "%add_ln557_86 = add i32 %tmp_870, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1567 'add' 'add_ln557_86' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%trunc_ln557_85 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_86, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1568 'partselect' 'trunc_ln557_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_116)   --->   "%sext_ln557_86 = sext i19 %trunc_ln557_85" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1569 'sext' 'sext_ln557_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (1.14ns)   --->   "%add_ln557_87 = add i32 %tmp_872, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1570 'add' 'add_ln557_87' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln557_86 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_87, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1571 'partselect' 'trunc_ln557_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_116)   --->   "%sext_ln557_87 = sext i19 %trunc_ln557_86" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1572 'sext' 'sext_ln557_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [1/1] (1.14ns)   --->   "%add_ln557_88 = add i32 %tmp_886, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1573 'add' 'add_ln557_88' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%trunc_ln557_87 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_88, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1574 'partselect' 'trunc_ln557_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_116)   --->   "%tmp_529 = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i19.i32.i32.i32, i19 %trunc_ln557_87, i32 %sext_ln557_87, i32 %sext_ln557_86, i32 %sext_ln557_85" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1575 'bitconcatenate' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_116)   --->   "%sext_ln557_88 = sext i115 %tmp_529" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1576 'sext' 'sext_ln557_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_116)   --->   "%tmp_532 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_88, i32 %sub_ln540_87, i32 %add_ln537_86, i32 %sub_ln540_85" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 1577 'bitconcatenate' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_116)   --->   "%select_ln535_115 = select i1 %icmp_ln535_1, i128 %tmp_532, i128 %tmp_521" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1578 'select' 'select_ln535_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1579 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_116 = select i1 %icmp_ln535_2, i128 %sext_ln557_88, i128 %select_ln535_115" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1579 'select' 'select_ln535_116' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_118)   --->   "%select_ln535_117 = select i1 %icmp_ln535_3, i128 %tmp_528, i128 %select_ln535_116" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1580 'select' 'select_ln535_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1581 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_118 = select i1 %icmp_ln535_4, i128 %tmp_527, i128 %select_ln535_117" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1581 'select' 'select_ln535_118' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1582 [1/1] (0.00ns)   --->   "%tmp_896 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2848, i32 2879" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1582 'partselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%tmp_897 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2848, i32 2879" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1583 'partselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (1.14ns)   --->   "%add_ln537_89 = add i32 %tmp_897, i32 %tmp_896" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1584 'add' 'add_ln537_89' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1585 [1/1] (0.00ns)   --->   "%tmp_898 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2880, i32 2911" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1585 'partselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_899 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2880, i32 2911" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1586 'partselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1587 [1/1] (1.14ns)   --->   "%add_ln537_90 = add i32 %tmp_899, i32 %tmp_898" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1587 'add' 'add_ln537_90' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%tmp_900 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2912, i32 2943" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1588 'partselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_901 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2912, i32 2943" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1589 'partselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (1.14ns)   --->   "%add_ln537_91 = add i32 %tmp_901, i32 %tmp_900" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1590 'add' 'add_ln537_91' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1591 [1/1] (0.00ns)   --->   "%tmp_902 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2944, i32 2975" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1591 'partselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_903 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2944, i32 2975" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1592 'partselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1593 [1/1] (1.14ns)   --->   "%add_ln537_92 = add i32 %tmp_903, i32 %tmp_902" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1593 'add' 'add_ln537_92' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1594 [1/1] (0.00ns)   --->   "%tmp_904 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 2976, i32 3007" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1594 'partselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_905 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 2976, i32 3007" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1595 'partselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (1.14ns)   --->   "%add_ln537_93 = add i32 %tmp_905, i32 %tmp_904" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1596 'add' 'add_ln537_93' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%tmp_918 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3008, i32 3039" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1597 'partselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.00ns)   --->   "%tmp_919 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3008, i32 3039" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1598 'partselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (1.14ns)   --->   "%add_ln537_94 = add i32 %tmp_919, i32 %tmp_918" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1599 'add' 'add_ln537_94' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%tmp_920 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3040, i32 3071" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1600 'partselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_921 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3040, i32 3071" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1601 'partselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (1.14ns)   --->   "%add_ln537_95 = add i32 %tmp_921, i32 %tmp_920" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1602 'add' 'add_ln537_95' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_922 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3072, i32 3103" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1603 'partselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (0.00ns)   --->   "%tmp_923 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3072, i32 3103" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1604 'partselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1605 [1/1] (1.14ns)   --->   "%add_ln537_96 = add i32 %tmp_923, i32 %tmp_922" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1605 'add' 'add_ln537_96' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1606 [1/1] (0.00ns)   --->   "%tmp_924 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3104, i32 3135" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1606 'partselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%tmp_925 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3104, i32 3135" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1607 'partselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (1.14ns)   --->   "%add_ln537_97 = add i32 %tmp_925, i32 %tmp_924" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1608 'add' 'add_ln537_97' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1609 [1/1] (0.00ns)   --->   "%tmp_926 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3136, i32 3167" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1609 'partselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "%tmp_927 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3136, i32 3167" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1610 'partselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (1.14ns)   --->   "%add_ln537_98 = add i32 %tmp_927, i32 %tmp_926" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1611 'add' 'add_ln537_98' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%tmp_553 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_98, i32 %add_ln537_97, i32 %add_ln537_96, i32 %add_ln537_95, i32 %add_ln537_94, i32 %add_ln537_93, i32 %add_ln537_92, i32 %add_ln537_91, i32 %add_ln537_90, i32 %add_ln537_89" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1612 'bitconcatenate' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1613 [1/1] (1.14ns)   --->   "%sub_ln540_89 = sub i32 %tmp_896, i32 %tmp_897" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1613 'sub' 'sub_ln540_89' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1614 [1/1] (1.14ns)   --->   "%sub_ln540_90 = sub i32 %tmp_898, i32 %tmp_899" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1614 'sub' 'sub_ln540_90' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1615 [1/1] (1.14ns)   --->   "%sub_ln540_91 = sub i32 %tmp_900, i32 %tmp_901" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1615 'sub' 'sub_ln540_91' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1616 [1/1] (1.14ns)   --->   "%sub_ln540_92 = sub i32 %tmp_902, i32 %tmp_903" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1616 'sub' 'sub_ln540_92' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1617 [1/1] (1.14ns)   --->   "%sub_ln540_93 = sub i32 %tmp_904, i32 %tmp_905" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1617 'sub' 'sub_ln540_93' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1618 [1/1] (1.14ns)   --->   "%sub_ln540_94 = sub i32 %tmp_918, i32 %tmp_919" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1618 'sub' 'sub_ln540_94' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1619 [1/1] (1.14ns)   --->   "%sub_ln540_95 = sub i32 %tmp_920, i32 %tmp_921" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1619 'sub' 'sub_ln540_95' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1620 [1/1] (1.14ns)   --->   "%sub_ln540_96 = sub i32 %tmp_922, i32 %tmp_923" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1620 'sub' 'sub_ln540_96' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1621 [1/1] (1.14ns)   --->   "%sub_ln540_97 = sub i32 %tmp_924, i32 %tmp_925" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1621 'sub' 'sub_ln540_97' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1622 [1/1] (1.14ns)   --->   "%sub_ln540_98 = sub i32 %tmp_926, i32 %tmp_927" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1622 'sub' 'sub_ln540_98' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1623 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_130)   --->   "%tmp_554 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_98, i32 %sub_ln540_97, i32 %sub_ln540_96, i32 %sub_ln540_95, i32 %sub_ln540_94, i32 %sub_ln540_93, i32 %sub_ln540_92, i32 %sub_ln540_91, i32 %sub_ln540_90, i32 %sub_ln540_89" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1623 'bitconcatenate' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln543_178 = sext i32 %tmp_896" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1624 'sext' 'sext_ln543_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln543_179 = sext i32 %tmp_897" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1625 'sext' 'sext_ln543_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (3.90ns)   --->   "%tmp_928 = mul i64 %sext_ln543_179, i64 %sext_ln543_178" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1626 'mul' 'tmp_928' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln544_89 = trunc i64 %tmp_928" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1627 'trunc' 'trunc_ln544_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%sext_ln543_180 = sext i32 %tmp_898" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1628 'sext' 'sext_ln543_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln543_181 = sext i32 %tmp_899" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1629 'sext' 'sext_ln543_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (3.90ns)   --->   "%tmp_929 = mul i64 %sext_ln543_181, i64 %sext_ln543_180" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1630 'mul' 'tmp_929' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln544_90 = trunc i64 %tmp_929" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1631 'trunc' 'trunc_ln544_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln543_182 = sext i32 %tmp_900" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1632 'sext' 'sext_ln543_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln543_183 = sext i32 %tmp_901" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1633 'sext' 'sext_ln543_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (3.90ns)   --->   "%tmp_930 = mul i64 %sext_ln543_183, i64 %sext_ln543_182" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1634 'mul' 'tmp_930' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln544_91 = trunc i64 %tmp_930" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1635 'trunc' 'trunc_ln544_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.00ns)   --->   "%sext_ln543_184 = sext i32 %tmp_902" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1636 'sext' 'sext_ln543_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1637 [1/1] (0.00ns)   --->   "%sext_ln543_185 = sext i32 %tmp_903" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1637 'sext' 'sext_ln543_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1638 [1/1] (3.90ns)   --->   "%tmp_931 = mul i64 %sext_ln543_185, i64 %sext_ln543_184" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1638 'mul' 'tmp_931' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln544_92 = trunc i64 %tmp_931" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1639 'trunc' 'trunc_ln544_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%sext_ln543_186 = sext i32 %tmp_904" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1640 'sext' 'sext_ln543_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln543_187 = sext i32 %tmp_905" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1641 'sext' 'sext_ln543_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1642 [1/1] (3.90ns)   --->   "%tmp_932 = mul i64 %sext_ln543_187, i64 %sext_ln543_186" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1642 'mul' 'tmp_932' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1643 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln544_93 = trunc i64 %tmp_932" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1643 'trunc' 'trunc_ln544_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln543_188 = sext i32 %tmp_918" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1644 'sext' 'sext_ln543_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln543_189 = sext i32 %tmp_919" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1645 'sext' 'sext_ln543_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (3.90ns)   --->   "%tmp_933 = mul i64 %sext_ln543_189, i64 %sext_ln543_188" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1646 'mul' 'tmp_933' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln544_94 = trunc i64 %tmp_933" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1647 'trunc' 'trunc_ln544_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln543_190 = sext i32 %tmp_920" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1648 'sext' 'sext_ln543_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (0.00ns)   --->   "%sext_ln543_191 = sext i32 %tmp_921" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1649 'sext' 'sext_ln543_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1650 [1/1] (3.90ns)   --->   "%tmp_934 = mul i64 %sext_ln543_191, i64 %sext_ln543_190" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1650 'mul' 'tmp_934' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln544_95 = trunc i64 %tmp_934" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1651 'trunc' 'trunc_ln544_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln543_192 = sext i32 %tmp_922" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1652 'sext' 'sext_ln543_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln543_193 = sext i32 %tmp_923" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1653 'sext' 'sext_ln543_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (3.90ns)   --->   "%tmp_935 = mul i64 %sext_ln543_193, i64 %sext_ln543_192" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1654 'mul' 'tmp_935' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln544_96 = trunc i64 %tmp_935" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1655 'trunc' 'trunc_ln544_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln543_194 = sext i32 %tmp_924" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1656 'sext' 'sext_ln543_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln543_195 = sext i32 %tmp_925" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1657 'sext' 'sext_ln543_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (3.90ns)   --->   "%tmp_936 = mul i64 %sext_ln543_195, i64 %sext_ln543_194" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1658 'mul' 'tmp_936' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln544_97 = trunc i64 %tmp_936" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1659 'trunc' 'trunc_ln544_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln543_196 = sext i32 %tmp_926" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1660 'sext' 'sext_ln543_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%sext_ln543_197 = sext i32 %tmp_927" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1661 'sext' 'sext_ln543_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (3.90ns)   --->   "%tmp_937 = mul i64 %sext_ln543_197, i64 %sext_ln543_196" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1662 'mul' 'tmp_937' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln544_98 = trunc i64 %tmp_937" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1663 'trunc' 'trunc_ln544_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%tmp_555 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_98, i32 %trunc_ln544_97, i32 %trunc_ln544_96, i32 %trunc_ln544_95, i32 %trunc_ln544_94, i32 %trunc_ln544_93, i32 %trunc_ln544_92, i32 %trunc_ln544_91, i32 %trunc_ln544_90, i32 %trunc_ln544_89" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1664 'bitconcatenate' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (1.14ns)   --->   "%add_ln548_89 = add i32 %tmp_896, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1665 'add' 'add_ln548_89' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln548_88 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_89, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1666 'partselect' 'trunc_ln548_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%sext_ln548_89 = sext i9 %trunc_ln548_88" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1667 'sext' 'sext_ln548_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (1.14ns)   --->   "%add_ln548_90 = add i32 %tmp_898, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1668 'add' 'add_ln548_90' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln548_89 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_90, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1669 'partselect' 'trunc_ln548_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%sext_ln548_90 = sext i9 %trunc_ln548_89" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1670 'sext' 'sext_ln548_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (1.14ns)   --->   "%add_ln548_91 = add i32 %tmp_900, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1671 'add' 'add_ln548_91' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln548_90 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_91, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1672 'partselect' 'trunc_ln548_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%sext_ln548_91 = sext i9 %trunc_ln548_90" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1673 'sext' 'sext_ln548_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (1.14ns)   --->   "%add_ln548_92 = add i32 %tmp_902, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1674 'add' 'add_ln548_92' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln548_91 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_92, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1675 'partselect' 'trunc_ln548_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%sext_ln548_92 = sext i9 %trunc_ln548_91" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1676 'sext' 'sext_ln548_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (1.14ns)   --->   "%add_ln548_93 = add i32 %tmp_904, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1677 'add' 'add_ln548_93' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln548_92 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_93, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1678 'partselect' 'trunc_ln548_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%sext_ln548_93 = sext i9 %trunc_ln548_92" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1679 'sext' 'sext_ln548_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (1.14ns)   --->   "%add_ln548_94 = add i32 %tmp_918, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1680 'add' 'add_ln548_94' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln548_93 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_94, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1681 'partselect' 'trunc_ln548_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%sext_ln548_94 = sext i9 %trunc_ln548_93" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1682 'sext' 'sext_ln548_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (1.14ns)   --->   "%add_ln548_95 = add i32 %tmp_920, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1683 'add' 'add_ln548_95' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln548_94 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_95, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1684 'partselect' 'trunc_ln548_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%sext_ln548_95 = sext i9 %trunc_ln548_94" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1685 'sext' 'sext_ln548_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (1.14ns)   --->   "%add_ln548_96 = add i32 %tmp_922, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1686 'add' 'add_ln548_96' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln548_95 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_96, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1687 'partselect' 'trunc_ln548_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%sext_ln548_96 = sext i9 %trunc_ln548_95" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1688 'sext' 'sext_ln548_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (1.14ns)   --->   "%add_ln548_97 = add i32 %tmp_924, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1689 'add' 'add_ln548_97' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln548_96 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_97, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1690 'partselect' 'trunc_ln548_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%sext_ln548_97 = sext i9 %trunc_ln548_96" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1691 'sext' 'sext_ln548_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (1.14ns)   --->   "%add_ln548_98 = add i32 %tmp_926, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1692 'add' 'add_ln548_98' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%trunc_ln548_97 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_98, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1693 'partselect' 'trunc_ln548_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%tmp_558 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_97, i32 %sext_ln548_97, i32 %sext_ln548_96, i32 %sext_ln548_95, i32 %sext_ln548_94, i32 %sext_ln548_93, i32 %sext_ln548_92, i32 %sext_ln548_91, i32 %sext_ln548_90, i32 %sext_ln548_89" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1694 'bitconcatenate' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%sext_ln548_98 = sext i297 %tmp_558" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1695 'sext' 'sext_ln548_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_89)   --->   "%tmp_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2879" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1696 'bitselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_89)   --->   "%select_ln551_89 = select i1 %tmp_938, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1697 'select' 'select_ln551_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1698 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_89 = add i32 %select_ln551_89, i32 %tmp_896" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1698 'add' 'add_ln551_89' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_90)   --->   "%tmp_939 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2911" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1699 'bitselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_90)   --->   "%select_ln551_90 = select i1 %tmp_939, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1700 'select' 'select_ln551_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1701 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_90 = add i32 %select_ln551_90, i32 %tmp_898" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1701 'add' 'add_ln551_90' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1702 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_91)   --->   "%tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2943" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1702 'bitselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_91)   --->   "%select_ln551_91 = select i1 %tmp_940, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1703 'select' 'select_ln551_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1704 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_91 = add i32 %select_ln551_91, i32 %tmp_900" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1704 'add' 'add_ln551_91' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_92)   --->   "%tmp_941 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 2975" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1705 'bitselect' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_92)   --->   "%select_ln551_92 = select i1 %tmp_941, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1706 'select' 'select_ln551_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1707 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_92 = add i32 %select_ln551_92, i32 %tmp_902" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1707 'add' 'add_ln551_92' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_93)   --->   "%tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3007" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1708 'bitselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_93)   --->   "%select_ln551_93 = select i1 %tmp_954, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1709 'select' 'select_ln551_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1710 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_93 = add i32 %select_ln551_93, i32 %tmp_904" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1710 'add' 'add_ln551_93' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_94)   --->   "%tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3039" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1711 'bitselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_94)   --->   "%select_ln551_94 = select i1 %tmp_955, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1712 'select' 'select_ln551_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1713 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_94 = add i32 %select_ln551_94, i32 %tmp_918" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1713 'add' 'add_ln551_94' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1714 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_95)   --->   "%tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3071" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1714 'bitselect' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_95)   --->   "%select_ln551_95 = select i1 %tmp_956, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1715 'select' 'select_ln551_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1716 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_95 = add i32 %select_ln551_95, i32 %tmp_920" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1716 'add' 'add_ln551_95' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_96)   --->   "%tmp_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3103" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1717 'bitselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_96)   --->   "%select_ln551_96 = select i1 %tmp_957, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1718 'select' 'select_ln551_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1719 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_96 = add i32 %select_ln551_96, i32 %tmp_922" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1719 'add' 'add_ln551_96' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_97)   --->   "%tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3135" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1720 'bitselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_97)   --->   "%select_ln551_97 = select i1 %tmp_958, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1721 'select' 'select_ln551_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1722 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_97 = add i32 %select_ln551_97, i32 %tmp_924" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1722 'add' 'add_ln551_97' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_98)   --->   "%tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3167" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1723 'bitselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_98)   --->   "%select_ln551_98 = select i1 %tmp_959, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1724 'select' 'select_ln551_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1725 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_98 = add i32 %select_ln551_98, i32 %tmp_926" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1725 'add' 'add_ln551_98' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_127)   --->   "%tmp_559 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_98, i32 %add_ln551_97, i32 %add_ln551_96, i32 %add_ln551_95, i32 %add_ln551_94, i32 %add_ln551_93, i32 %add_ln551_92, i32 %add_ln551_91, i32 %add_ln551_90, i32 %add_ln551_89" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1726 'bitconcatenate' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_127)   --->   "%tmp_560 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 2848, i32 3167" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 1727 'partselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (1.14ns)   --->   "%add_ln557_89 = add i32 %tmp_896, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1728 'add' 'add_ln557_89' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%trunc_ln557_88 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_89, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1729 'partselect' 'trunc_ln557_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%sext_ln557_89 = sext i19 %trunc_ln557_88" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1730 'sext' 'sext_ln557_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%and_ln558_88 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_88, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1731 'bitconcatenate' 'and_ln558_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (1.14ns)   --->   "%sub_ln558_89 = sub i32 %tmp_896, i32 %and_ln558_88" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1732 'sub' 'sub_ln558_89' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1733 [1/1] (1.14ns)   --->   "%add_ln557_90 = add i32 %tmp_898, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1733 'add' 'add_ln557_90' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%trunc_ln557_89 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_90, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1734 'partselect' 'trunc_ln557_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%sext_ln557_90 = sext i19 %trunc_ln557_89" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1735 'sext' 'sext_ln557_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%and_ln558_89 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_89, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1736 'bitconcatenate' 'and_ln558_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (1.14ns)   --->   "%sub_ln558_90 = sub i32 %tmp_898, i32 %and_ln558_89" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1737 'sub' 'sub_ln558_90' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1738 [1/1] (1.14ns)   --->   "%add_ln557_91 = add i32 %tmp_900, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1738 'add' 'add_ln557_91' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%trunc_ln557_90 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_91, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1739 'partselect' 'trunc_ln557_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%sext_ln557_91 = sext i19 %trunc_ln557_90" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1740 'sext' 'sext_ln557_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%and_ln558_90 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_90, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1741 'bitconcatenate' 'and_ln558_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (1.14ns)   --->   "%sub_ln558_91 = sub i32 %tmp_900, i32 %and_ln558_90" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1742 'sub' 'sub_ln558_91' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1743 [1/1] (1.14ns)   --->   "%add_ln557_92 = add i32 %tmp_902, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1743 'add' 'add_ln557_92' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%trunc_ln557_91 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_92, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1744 'partselect' 'trunc_ln557_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%sext_ln557_92 = sext i19 %trunc_ln557_91" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1745 'sext' 'sext_ln557_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%and_ln558_91 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_91, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1746 'bitconcatenate' 'and_ln558_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (1.14ns)   --->   "%sub_ln558_92 = sub i32 %tmp_902, i32 %and_ln558_91" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1747 'sub' 'sub_ln558_92' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1748 [1/1] (1.14ns)   --->   "%add_ln557_93 = add i32 %tmp_904, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1748 'add' 'add_ln557_93' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%trunc_ln557_92 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_93, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1749 'partselect' 'trunc_ln557_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%sext_ln557_93 = sext i19 %trunc_ln557_92" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1750 'sext' 'sext_ln557_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%and_ln558_92 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_92, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1751 'bitconcatenate' 'and_ln558_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (1.14ns)   --->   "%sub_ln558_93 = sub i32 %tmp_904, i32 %and_ln558_92" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1752 'sub' 'sub_ln558_93' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1753 [1/1] (1.14ns)   --->   "%add_ln557_94 = add i32 %tmp_918, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1753 'add' 'add_ln557_94' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%trunc_ln557_93 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_94, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1754 'partselect' 'trunc_ln557_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%sext_ln557_94 = sext i19 %trunc_ln557_93" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1755 'sext' 'sext_ln557_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%and_ln558_93 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_93, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1756 'bitconcatenate' 'and_ln558_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (1.14ns)   --->   "%sub_ln558_94 = sub i32 %tmp_918, i32 %and_ln558_93" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1757 'sub' 'sub_ln558_94' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1758 [1/1] (1.14ns)   --->   "%add_ln557_95 = add i32 %tmp_920, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1758 'add' 'add_ln557_95' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1759 [1/1] (0.00ns)   --->   "%trunc_ln557_94 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_95, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1759 'partselect' 'trunc_ln557_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%sext_ln557_95 = sext i19 %trunc_ln557_94" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1760 'sext' 'sext_ln557_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%and_ln558_94 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_94, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1761 'bitconcatenate' 'and_ln558_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (1.14ns)   --->   "%sub_ln558_95 = sub i32 %tmp_920, i32 %and_ln558_94" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1762 'sub' 'sub_ln558_95' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1763 [1/1] (1.14ns)   --->   "%add_ln557_96 = add i32 %tmp_922, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1763 'add' 'add_ln557_96' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%trunc_ln557_95 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_96, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1764 'partselect' 'trunc_ln557_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%sext_ln557_96 = sext i19 %trunc_ln557_95" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1765 'sext' 'sext_ln557_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (0.00ns)   --->   "%and_ln558_95 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_95, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1766 'bitconcatenate' 'and_ln558_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1767 [1/1] (1.14ns)   --->   "%sub_ln558_96 = sub i32 %tmp_922, i32 %and_ln558_95" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1767 'sub' 'sub_ln558_96' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1768 [1/1] (1.14ns)   --->   "%add_ln557_97 = add i32 %tmp_924, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1768 'add' 'add_ln557_97' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%trunc_ln557_96 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_97, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1769 'partselect' 'trunc_ln557_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%sext_ln557_97 = sext i19 %trunc_ln557_96" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1770 'sext' 'sext_ln557_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%and_ln558_96 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_96, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1771 'bitconcatenate' 'and_ln558_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (1.14ns)   --->   "%sub_ln558_97 = sub i32 %tmp_924, i32 %and_ln558_96" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1772 'sub' 'sub_ln558_97' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1773 [1/1] (1.14ns)   --->   "%add_ln557_98 = add i32 %tmp_926, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1773 'add' 'add_ln557_98' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1774 [1/1] (0.00ns)   --->   "%trunc_ln557_97 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_98, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1774 'partselect' 'trunc_ln557_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%tmp_561 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_97, i32 %sext_ln557_97, i32 %sext_ln557_96, i32 %sext_ln557_95, i32 %sext_ln557_94, i32 %sext_ln557_93, i32 %sext_ln557_92, i32 %sext_ln557_91, i32 %sext_ln557_90, i32 %sext_ln557_89" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1775 'bitconcatenate' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%sext_ln557_98 = sext i307 %tmp_561" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1776 'sext' 'sext_ln557_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%and_ln558_97 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_97, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1777 'bitconcatenate' 'and_ln558_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (1.14ns)   --->   "%sub_ln558_98 = sub i32 %tmp_926, i32 %and_ln558_97" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1778 'sub' 'sub_ln558_98' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%tmp_564 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_98, i32 %sub_ln540_97, i32 %add_ln537_96, i32 %sub_ln540_95, i32 %add_ln537_94, i32 %sub_ln540_93, i32 %add_ln537_92, i32 %sub_ln540_91, i32 %add_ln537_90, i32 %sub_ln540_89" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 1779 'bitconcatenate' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_125)   --->   "%select_ln535_124 = select i1 %icmp_ln535_1, i320 %tmp_564, i320 %tmp_553" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1780 'select' 'select_ln535_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1781 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_125 = select i1 %icmp_ln535_2, i320 %sext_ln557_98, i320 %select_ln535_124" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1781 'select' 'select_ln535_125' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_127)   --->   "%select_ln535_126 = select i1 %icmp_ln535_3, i320 %tmp_560, i320 %select_ln535_125" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1782 'select' 'select_ln535_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1783 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_127 = select i1 %icmp_ln535_4, i320 %tmp_559, i320 %select_ln535_126" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1783 'select' 'select_ln535_127' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_129)   --->   "%select_ln535_128 = select i1 %icmp_ln535_5, i320 %sext_ln548_98, i320 %select_ln535_127" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1784 'select' 'select_ln535_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1785 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_129 = select i1 %icmp_ln535_6, i320 %tmp_555, i320 %select_ln535_128" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1785 'select' 'select_ln535_129' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1786 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_130 = select i1 %icmp_ln535_7, i320 %tmp_554, i320 %select_ln535_129" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1786 'select' 'select_ln535_130' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%tmp_960 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3168, i32 3199" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1787 'partselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_961 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3168, i32 3199" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1788 'partselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_99)   --->   "%tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3199" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1789 'bitselect' 'tmp_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_99)   --->   "%select_ln551_99 = select i1 %tmp_976, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1790 'select' 'select_ln551_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1791 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_99 = add i32 %select_ln551_99, i32 %tmp_960" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1791 'add' 'add_ln551_99' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%tmp_978 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3200, i32 3231" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1792 'partselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (0.00ns)   --->   "%tmp_979 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3200, i32 3231" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1793 'partselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1794 [1/1] (1.14ns)   --->   "%add_ln537_100 = add i32 %tmp_979, i32 %tmp_978" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1794 'add' 'add_ln537_100' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1795 [1/1] (0.00ns)   --->   "%tmp_980 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3232, i32 3263" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1795 'partselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%tmp_981 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3232, i32 3263" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1796 'partselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (1.14ns)   --->   "%add_ln537_101 = add i32 %tmp_981, i32 %tmp_980" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1797 'add' 'add_ln537_101' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp_982 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3264, i32 3295" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1798 'partselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%tmp_983 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3264, i32 3295" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1799 'partselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (1.14ns)   --->   "%add_ln537_102 = add i32 %tmp_983, i32 %tmp_982" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1800 'add' 'add_ln537_102' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%tmp_984 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3296, i32 3327" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1801 'partselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%tmp_985 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3296, i32 3327" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1802 'partselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (1.14ns)   --->   "%add_ln537_103 = add i32 %tmp_985, i32 %tmp_984" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1803 'add' 'add_ln537_103' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%tmp_986 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3328, i32 3359" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1804 'partselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%tmp_987 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3328, i32 3359" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1805 'partselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (1.14ns)   --->   "%add_ln537_104 = add i32 %tmp_987, i32 %tmp_986" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1806 'add' 'add_ln537_104' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1807 [1/1] (0.00ns)   --->   "%tmp_988 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3360, i32 3391" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1807 'partselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%tmp_989 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3360, i32 3391" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1808 'partselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (1.14ns)   --->   "%add_ln537_105 = add i32 %tmp_989, i32 %tmp_988" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1809 'add' 'add_ln537_105' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%tmp_990 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3392, i32 3423" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1810 'partselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%tmp_991 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3392, i32 3423" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1811 'partselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (1.14ns)   --->   "%add_ln537_106 = add i32 %tmp_991, i32 %tmp_990" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1812 'add' 'add_ln537_106' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%tmp_992 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3424, i32 3455" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1813 'partselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_993 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3424, i32 3455" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1814 'partselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (1.14ns)   --->   "%add_ln537_107 = add i32 %tmp_993, i32 %tmp_992" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1815 'add' 'add_ln537_107' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_1006 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3456, i32 3487" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1816 'partselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%tmp_1007 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3456, i32 3487" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1817 'partselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (1.14ns)   --->   "%add_ln537_108 = add i32 %tmp_1007, i32 %tmp_1006" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1818 'add' 'add_ln537_108' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_1008 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3488, i32 3519" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1819 'partselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1820 [1/1] (0.00ns)   --->   "%tmp_1009 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3488, i32 3519" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1820 'partselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1821 [1/1] (1.14ns)   --->   "%add_ln537_109 = add i32 %tmp_1009, i32 %tmp_1008" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1821 'add' 'add_ln537_109' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%tmp_589 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_109, i32 %add_ln537_108, i32 %add_ln537_107, i32 %add_ln537_106, i32 %add_ln537_105, i32 %add_ln537_104, i32 %add_ln537_103, i32 %add_ln537_102, i32 %add_ln537_101, i32 %add_ln537_100" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1822 'bitconcatenate' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (1.14ns)   --->   "%sub_ln540_101 = sub i32 %tmp_980, i32 %tmp_981" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1823 'sub' 'sub_ln540_101' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1824 [1/1] (1.14ns)   --->   "%sub_ln540_103 = sub i32 %tmp_984, i32 %tmp_985" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1824 'sub' 'sub_ln540_103' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1825 [1/1] (1.14ns)   --->   "%sub_ln540_105 = sub i32 %tmp_988, i32 %tmp_989" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1825 'sub' 'sub_ln540_105' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1826 [1/1] (1.14ns)   --->   "%sub_ln540_107 = sub i32 %tmp_992, i32 %tmp_993" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1826 'sub' 'sub_ln540_107' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1827 [1/1] (1.14ns)   --->   "%sub_ln540_109 = sub i32 %tmp_1008, i32 %tmp_1009" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1827 'sub' 'sub_ln540_109' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_100)   --->   "%tmp_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3231" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1828 'bitselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_100)   --->   "%select_ln551_100 = select i1 %tmp_1020, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1829 'select' 'select_ln551_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1830 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_100 = add i32 %select_ln551_100, i32 %tmp_978" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1830 'add' 'add_ln551_100' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_101)   --->   "%tmp_1021 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3263" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1831 'bitselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_101)   --->   "%select_ln551_101 = select i1 %tmp_1021, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1832 'select' 'select_ln551_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1833 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_101 = add i32 %select_ln551_101, i32 %tmp_980" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1833 'add' 'add_ln551_101' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_102)   --->   "%tmp_1022 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3295" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1834 'bitselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_102)   --->   "%select_ln551_102 = select i1 %tmp_1022, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1835 'select' 'select_ln551_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1836 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_102 = add i32 %select_ln551_102, i32 %tmp_982" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1836 'add' 'add_ln551_102' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_103)   --->   "%tmp_1023 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3327" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1837 'bitselect' 'tmp_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_103)   --->   "%select_ln551_103 = select i1 %tmp_1023, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1838 'select' 'select_ln551_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1839 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_103 = add i32 %select_ln551_103, i32 %tmp_984" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1839 'add' 'add_ln551_103' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_104)   --->   "%tmp_1024 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3359" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1840 'bitselect' 'tmp_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_104)   --->   "%select_ln551_104 = select i1 %tmp_1024, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1841 'select' 'select_ln551_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1842 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_104 = add i32 %select_ln551_104, i32 %tmp_986" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1842 'add' 'add_ln551_104' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_105)   --->   "%tmp_1025 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3391" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1843 'bitselect' 'tmp_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_105)   --->   "%select_ln551_105 = select i1 %tmp_1025, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1844 'select' 'select_ln551_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1845 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_105 = add i32 %select_ln551_105, i32 %tmp_988" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1845 'add' 'add_ln551_105' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_106)   --->   "%tmp_1026 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3423" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1846 'bitselect' 'tmp_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_106)   --->   "%select_ln551_106 = select i1 %tmp_1026, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1847 'select' 'select_ln551_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1848 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_106 = add i32 %select_ln551_106, i32 %tmp_990" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1848 'add' 'add_ln551_106' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_107)   --->   "%tmp_1027 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3455" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1849 'bitselect' 'tmp_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_107)   --->   "%select_ln551_107 = select i1 %tmp_1027, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1850 'select' 'select_ln551_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1851 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_107 = add i32 %select_ln551_107, i32 %tmp_992" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1851 'add' 'add_ln551_107' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_108)   --->   "%tmp_1028 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3487" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1852 'bitselect' 'tmp_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_108)   --->   "%select_ln551_108 = select i1 %tmp_1028, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1853 'select' 'select_ln551_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1854 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_108 = add i32 %select_ln551_108, i32 %tmp_1006" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1854 'add' 'add_ln551_108' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_109)   --->   "%tmp_1029 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3519" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1855 'bitselect' 'tmp_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_109)   --->   "%select_ln551_109 = select i1 %tmp_1029, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1856 'select' 'select_ln551_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1857 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_109 = add i32 %select_ln551_109, i32 %tmp_1008" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1857 'add' 'add_ln551_109' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_145)   --->   "%tmp_595 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_109, i32 %add_ln551_108, i32 %add_ln551_107, i32 %add_ln551_106, i32 %add_ln551_105, i32 %add_ln551_104, i32 %add_ln551_103, i32 %add_ln551_102, i32 %add_ln551_101, i32 %add_ln551_100" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1858 'bitconcatenate' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_145)   --->   "%tmp_596 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 3200, i32 3519" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 1859 'partselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1860 [1/1] (1.14ns)   --->   "%add_ln557_100 = add i32 %tmp_978, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1860 'add' 'add_ln557_100' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%trunc_ln557_99 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_100, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1861 'partselect' 'trunc_ln557_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%sext_ln557_100 = sext i19 %trunc_ln557_99" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1862 'sext' 'sext_ln557_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (1.14ns)   --->   "%add_ln557_101 = add i32 %tmp_980, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1863 'add' 'add_ln557_101' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%trunc_ln557_100 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_101, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1864 'partselect' 'trunc_ln557_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%sext_ln557_101 = sext i19 %trunc_ln557_100" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1865 'sext' 'sext_ln557_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1866 [1/1] (1.14ns)   --->   "%add_ln557_102 = add i32 %tmp_982, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1866 'add' 'add_ln557_102' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%trunc_ln557_101 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_102, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1867 'partselect' 'trunc_ln557_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%sext_ln557_102 = sext i19 %trunc_ln557_101" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1868 'sext' 'sext_ln557_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (1.14ns)   --->   "%add_ln557_103 = add i32 %tmp_984, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1869 'add' 'add_ln557_103' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%trunc_ln557_102 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_103, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1870 'partselect' 'trunc_ln557_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%sext_ln557_103 = sext i19 %trunc_ln557_102" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1871 'sext' 'sext_ln557_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1872 [1/1] (1.14ns)   --->   "%add_ln557_104 = add i32 %tmp_986, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1872 'add' 'add_ln557_104' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%trunc_ln557_103 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_104, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1873 'partselect' 'trunc_ln557_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%sext_ln557_104 = sext i19 %trunc_ln557_103" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1874 'sext' 'sext_ln557_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1875 [1/1] (1.14ns)   --->   "%add_ln557_105 = add i32 %tmp_988, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1875 'add' 'add_ln557_105' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%trunc_ln557_104 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_105, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1876 'partselect' 'trunc_ln557_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%sext_ln557_105 = sext i19 %trunc_ln557_104" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1877 'sext' 'sext_ln557_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (1.14ns)   --->   "%add_ln557_106 = add i32 %tmp_990, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1878 'add' 'add_ln557_106' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1879 [1/1] (0.00ns)   --->   "%trunc_ln557_105 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_106, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1879 'partselect' 'trunc_ln557_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%sext_ln557_106 = sext i19 %trunc_ln557_105" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1880 'sext' 'sext_ln557_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1881 [1/1] (1.14ns)   --->   "%add_ln557_107 = add i32 %tmp_992, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1881 'add' 'add_ln557_107' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%trunc_ln557_106 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_107, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1882 'partselect' 'trunc_ln557_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%sext_ln557_107 = sext i19 %trunc_ln557_106" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1883 'sext' 'sext_ln557_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1884 [1/1] (1.14ns)   --->   "%add_ln557_108 = add i32 %tmp_1006, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1884 'add' 'add_ln557_108' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%trunc_ln557_107 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_108, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1885 'partselect' 'trunc_ln557_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%sext_ln557_108 = sext i19 %trunc_ln557_107" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1886 'sext' 'sext_ln557_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (1.14ns)   --->   "%add_ln557_109 = add i32 %tmp_1008, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1887 'add' 'add_ln557_109' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1888 [1/1] (0.00ns)   --->   "%trunc_ln557_108 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_109, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1888 'partselect' 'trunc_ln557_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%tmp_597 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_108, i32 %sext_ln557_108, i32 %sext_ln557_107, i32 %sext_ln557_106, i32 %sext_ln557_105, i32 %sext_ln557_104, i32 %sext_ln557_103, i32 %sext_ln557_102, i32 %sext_ln557_101, i32 %sext_ln557_100" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1889 'bitconcatenate' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%sext_ln557_109 = sext i307 %tmp_597" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1890 'sext' 'sext_ln557_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%tmp_600 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_109, i32 %add_ln537_108, i32 %sub_ln540_107, i32 %add_ln537_106, i32 %sub_ln540_105, i32 %add_ln537_104, i32 %sub_ln540_103, i32 %add_ln537_102, i32 %sub_ln540_101, i32 %add_ln537_100" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 1891 'bitconcatenate' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_143)   --->   "%select_ln535_142 = select i1 %icmp_ln535_1, i320 %tmp_600, i320 %tmp_589" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1892 'select' 'select_ln535_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1893 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_143 = select i1 %icmp_ln535_2, i320 %sext_ln557_109, i320 %select_ln535_142" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1893 'select' 'select_ln535_143' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1894 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_145)   --->   "%select_ln535_144 = select i1 %icmp_ln535_3, i320 %tmp_596, i320 %select_ln535_143" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1894 'select' 'select_ln535_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1895 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_145 = select i1 %icmp_ln535_4, i320 %tmp_595, i320 %select_ln535_144" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1895 'select' 'select_ln535_145' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%tmp_1042 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3520, i32 3551" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1896 'partselect' 'tmp_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%tmp_1043 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3520, i32 3551" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1897 'partselect' 'tmp_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (1.14ns)   --->   "%add_ln537_110 = add i32 %tmp_1043, i32 %tmp_1042" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1898 'add' 'add_ln537_110' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_1044 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3552, i32 3583" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1899 'partselect' 'tmp_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%tmp_1045 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3552, i32 3583" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1900 'partselect' 'tmp_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (1.14ns)   --->   "%add_ln537_111 = add i32 %tmp_1045, i32 %tmp_1044" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1901 'add' 'add_ln537_111' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_1046 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3584, i32 3615" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1902 'partselect' 'tmp_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (0.00ns)   --->   "%tmp_1047 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3584, i32 3615" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1903 'partselect' 'tmp_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1904 [1/1] (1.14ns)   --->   "%add_ln537_112 = add i32 %tmp_1047, i32 %tmp_1046" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1904 'add' 'add_ln537_112' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_1048 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3616, i32 3647" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1905 'partselect' 'tmp_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (0.00ns)   --->   "%tmp_1049 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3616, i32 3647" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1906 'partselect' 'tmp_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1907 [1/1] (1.14ns)   --->   "%add_ln537_113 = add i32 %tmp_1049, i32 %tmp_1048" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1907 'add' 'add_ln537_113' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_152)   --->   "%tmp_609 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_113, i32 %add_ln537_112, i32 %add_ln537_111, i32 %add_ln537_110" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1908 'bitconcatenate' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (1.14ns)   --->   "%sub_ln540_110 = sub i32 %tmp_1042, i32 %tmp_1043" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1909 'sub' 'sub_ln540_110' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1910 [1/1] (1.14ns)   --->   "%sub_ln540_111 = sub i32 %tmp_1044, i32 %tmp_1045" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1910 'sub' 'sub_ln540_111' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1911 [1/1] (1.14ns)   --->   "%sub_ln540_112 = sub i32 %tmp_1046, i32 %tmp_1047" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1911 'sub' 'sub_ln540_112' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1912 [1/1] (1.14ns)   --->   "%sub_ln540_113 = sub i32 %tmp_1048, i32 %tmp_1049" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1912 'sub' 'sub_ln540_113' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_157)   --->   "%tmp_610 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln540_113, i32 %sub_ln540_112, i32 %sub_ln540_111, i32 %sub_ln540_110" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 1913 'bitconcatenate' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln543_220 = sext i32 %tmp_1042" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1914 'sext' 'sext_ln543_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln543_221 = sext i32 %tmp_1043" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1915 'sext' 'sext_ln543_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1916 [1/1] (3.90ns)   --->   "%tmp_1062 = mul i64 %sext_ln543_221, i64 %sext_ln543_220" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1916 'mul' 'tmp_1062' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%trunc_ln544_110 = trunc i64 %tmp_1062" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1917 'trunc' 'trunc_ln544_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (0.00ns)   --->   "%sext_ln543_222 = sext i32 %tmp_1044" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1918 'sext' 'sext_ln543_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln543_223 = sext i32 %tmp_1045" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1919 'sext' 'sext_ln543_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (3.90ns)   --->   "%tmp_1063 = mul i64 %sext_ln543_223, i64 %sext_ln543_222" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1920 'mul' 'tmp_1063' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%trunc_ln544_111 = trunc i64 %tmp_1063" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1921 'trunc' 'trunc_ln544_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln543_224 = sext i32 %tmp_1046" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1922 'sext' 'sext_ln543_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%sext_ln543_225 = sext i32 %tmp_1047" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1923 'sext' 'sext_ln543_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (3.90ns)   --->   "%tmp_1064 = mul i64 %sext_ln543_225, i64 %sext_ln543_224" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1924 'mul' 'tmp_1064' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%trunc_ln544_112 = trunc i64 %tmp_1064" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1925 'trunc' 'trunc_ln544_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%sext_ln543_226 = sext i32 %tmp_1048" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1926 'sext' 'sext_ln543_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln543_227 = sext i32 %tmp_1049" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1927 'sext' 'sext_ln543_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (3.90ns)   --->   "%tmp_1065 = mul i64 %sext_ln543_227, i64 %sext_ln543_226" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 1928 'mul' 'tmp_1065' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%trunc_ln544_113 = trunc i64 %tmp_1065" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1929 'trunc' 'trunc_ln544_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%tmp_611 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln544_113, i32 %trunc_ln544_112, i32 %trunc_ln544_111, i32 %trunc_ln544_110" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 1930 'bitconcatenate' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (1.14ns)   --->   "%add_ln548_110 = add i32 %tmp_1042, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1931 'add' 'add_ln548_110' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%trunc_ln548_109 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_110, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1932 'partselect' 'trunc_ln548_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%sext_ln548_110 = sext i9 %trunc_ln548_109" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1933 'sext' 'sext_ln548_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (1.14ns)   --->   "%add_ln548_111 = add i32 %tmp_1044, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1934 'add' 'add_ln548_111' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%trunc_ln548_110 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_111, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1935 'partselect' 'trunc_ln548_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%sext_ln548_111 = sext i9 %trunc_ln548_110" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1936 'sext' 'sext_ln548_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (1.14ns)   --->   "%add_ln548_112 = add i32 %tmp_1046, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1937 'add' 'add_ln548_112' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%trunc_ln548_111 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_112, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1938 'partselect' 'trunc_ln548_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%sext_ln548_112 = sext i9 %trunc_ln548_111" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1939 'sext' 'sext_ln548_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (1.14ns)   --->   "%add_ln548_113 = add i32 %tmp_1048, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1940 'add' 'add_ln548_113' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%trunc_ln548_112 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_113, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1941 'partselect' 'trunc_ln548_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%tmp_614 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i9.i32.i32.i32, i9 %trunc_ln548_112, i32 %sext_ln548_112, i32 %sext_ln548_111, i32 %sext_ln548_110" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1942 'bitconcatenate' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%sext_ln548_113 = sext i105 %tmp_614" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 1943 'sext' 'sext_ln548_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_110)   --->   "%tmp_1066 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3551" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1944 'bitselect' 'tmp_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_110)   --->   "%select_ln551_110 = select i1 %tmp_1066, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1945 'select' 'select_ln551_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1946 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_110 = add i32 %select_ln551_110, i32 %tmp_1042" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1946 'add' 'add_ln551_110' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_111)   --->   "%tmp_1067 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3583" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1947 'bitselect' 'tmp_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_111)   --->   "%select_ln551_111 = select i1 %tmp_1067, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1948 'select' 'select_ln551_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1949 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_111 = add i32 %select_ln551_111, i32 %tmp_1044" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1949 'add' 'add_ln551_111' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_112)   --->   "%tmp_1068 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3615" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1950 'bitselect' 'tmp_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_112)   --->   "%select_ln551_112 = select i1 %tmp_1068, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1951 'select' 'select_ln551_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1952 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_112 = add i32 %select_ln551_112, i32 %tmp_1046" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1952 'add' 'add_ln551_112' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_113)   --->   "%tmp_1069 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3647" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1953 'bitselect' 'tmp_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_113)   --->   "%select_ln551_113 = select i1 %tmp_1069, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1954 'select' 'select_ln551_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1955 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_113 = add i32 %select_ln551_113, i32 %tmp_1048" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1955 'add' 'add_ln551_113' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_154)   --->   "%tmp_615 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln551_113, i32 %add_ln551_112, i32 %add_ln551_111, i32 %add_ln551_110" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 1956 'bitconcatenate' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_154)   --->   "%tmp_616 = partselect i128 @_ssdm_op_PartSelect.i128.i8192.i32.i32, i8192 %p_read_10, i32 3520, i32 3647" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 1957 'partselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (1.14ns)   --->   "%add_ln557_110 = add i32 %tmp_1042, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1958 'add' 'add_ln557_110' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1959 [1/1] (0.00ns)   --->   "%trunc_ln557_109 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_110, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1959 'partselect' 'trunc_ln557_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_152)   --->   "%sext_ln557_110 = sext i19 %trunc_ln557_109" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1960 'sext' 'sext_ln557_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (0.00ns)   --->   "%and_ln558_109 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_109, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1961 'bitconcatenate' 'and_ln558_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1962 [1/1] (1.14ns)   --->   "%sub_ln558_110 = sub i32 %tmp_1042, i32 %and_ln558_109" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1962 'sub' 'sub_ln558_110' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1963 [1/1] (1.14ns)   --->   "%add_ln557_111 = add i32 %tmp_1044, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1963 'add' 'add_ln557_111' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%trunc_ln557_110 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_111, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1964 'partselect' 'trunc_ln557_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_152)   --->   "%sext_ln557_111 = sext i19 %trunc_ln557_110" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1965 'sext' 'sext_ln557_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (0.00ns)   --->   "%and_ln558_110 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_110, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1966 'bitconcatenate' 'and_ln558_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1967 [1/1] (1.14ns)   --->   "%sub_ln558_111 = sub i32 %tmp_1044, i32 %and_ln558_110" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1967 'sub' 'sub_ln558_111' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1968 [1/1] (1.14ns)   --->   "%add_ln557_112 = add i32 %tmp_1046, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1968 'add' 'add_ln557_112' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1969 [1/1] (0.00ns)   --->   "%trunc_ln557_111 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_112, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1969 'partselect' 'trunc_ln557_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_152)   --->   "%sext_ln557_112 = sext i19 %trunc_ln557_111" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1970 'sext' 'sext_ln557_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1971 [1/1] (0.00ns)   --->   "%and_ln558_111 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_111, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1971 'bitconcatenate' 'and_ln558_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1972 [1/1] (1.14ns)   --->   "%sub_ln558_112 = sub i32 %tmp_1046, i32 %and_ln558_111" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1972 'sub' 'sub_ln558_112' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1973 [1/1] (1.14ns)   --->   "%add_ln557_113 = add i32 %tmp_1048, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1973 'add' 'add_ln557_113' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1974 [1/1] (0.00ns)   --->   "%trunc_ln557_112 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_113, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1974 'partselect' 'trunc_ln557_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_152)   --->   "%tmp_617 = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i19.i32.i32.i32, i19 %trunc_ln557_112, i32 %sext_ln557_112, i32 %sext_ln557_111, i32 %sext_ln557_110" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1975 'bitconcatenate' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_152)   --->   "%sext_ln557_113 = sext i115 %tmp_617" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 1976 'sext' 'sext_ln557_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%and_ln558_112 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_112, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1977 'bitconcatenate' 'and_ln558_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (1.14ns)   --->   "%sub_ln558_113 = sub i32 %tmp_1048, i32 %and_ln558_112" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 1978 'sub' 'sub_ln558_113' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_152)   --->   "%tmp_620 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln540_113, i32 %add_ln537_112, i32 %sub_ln540_111, i32 %add_ln537_110" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 1979 'bitconcatenate' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_152)   --->   "%select_ln535_151 = select i1 %icmp_ln535_1, i128 %tmp_620, i128 %tmp_609" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1980 'select' 'select_ln535_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1981 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_152 = select i1 %icmp_ln535_2, i128 %sext_ln557_113, i128 %select_ln535_151" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1981 'select' 'select_ln535_152' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_154)   --->   "%select_ln535_153 = select i1 %icmp_ln535_3, i128 %tmp_616, i128 %select_ln535_152" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1982 'select' 'select_ln535_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1983 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_154 = select i1 %icmp_ln535_4, i128 %tmp_615, i128 %select_ln535_153" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1983 'select' 'select_ln535_154' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_156)   --->   "%select_ln535_155 = select i1 %icmp_ln535_5, i128 %sext_ln548_113, i128 %select_ln535_154" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1984 'select' 'select_ln535_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1985 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_156 = select i1 %icmp_ln535_6, i128 %tmp_611, i128 %select_ln535_155" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1985 'select' 'select_ln535_156' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1986 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_157 = select i1 %icmp_ln535_7, i128 %tmp_610, i128 %select_ln535_156" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 1986 'select' 'select_ln535_157' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%tmp_1070 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3648, i32 3679" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1987 'partselect' 'tmp_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (0.00ns)   --->   "%tmp_1071 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3648, i32 3679" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1988 'partselect' 'tmp_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1989 [1/1] (1.14ns)   --->   "%add_ln537_114 = add i32 %tmp_1071, i32 %tmp_1070" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1989 'add' 'add_ln537_114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%tmp_1072 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3680, i32 3711" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1990 'partselect' 'tmp_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%tmp_1073 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3680, i32 3711" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1991 'partselect' 'tmp_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (1.14ns)   --->   "%add_ln537_115 = add i32 %tmp_1073, i32 %tmp_1072" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1992 'add' 'add_ln537_115' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1993 [1/1] (0.00ns)   --->   "%tmp_1074 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3712, i32 3743" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1993 'partselect' 'tmp_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1994 [1/1] (0.00ns)   --->   "%tmp_1075 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3712, i32 3743" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1994 'partselect' 'tmp_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1995 [1/1] (1.14ns)   --->   "%add_ln537_116 = add i32 %tmp_1075, i32 %tmp_1074" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1995 'add' 'add_ln537_116' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%tmp_1076 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3744, i32 3775" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1996 'partselect' 'tmp_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (0.00ns)   --->   "%tmp_1077 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3744, i32 3775" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1997 'partselect' 'tmp_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1998 [1/1] (1.14ns)   --->   "%add_ln537_117 = add i32 %tmp_1077, i32 %tmp_1076" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1998 'add' 'add_ln537_117' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1999 [1/1] (0.00ns)   --->   "%tmp_1078 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3776, i32 3807" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 1999 'partselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%tmp_1079 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3776, i32 3807" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2000 'partselect' 'tmp_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (1.14ns)   --->   "%add_ln537_118 = add i32 %tmp_1079, i32 %tmp_1078" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2001 'add' 'add_ln537_118' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%tmp_1080 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3808, i32 3839" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2002 'partselect' 'tmp_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%tmp_1081 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3808, i32 3839" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2003 'partselect' 'tmp_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (1.14ns)   --->   "%add_ln537_119 = add i32 %tmp_1081, i32 %tmp_1080" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2004 'add' 'add_ln537_119' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2005 [1/1] (0.00ns)   --->   "%tmp_1094 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3840, i32 3871" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2005 'partselect' 'tmp_1094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%tmp_1095 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3840, i32 3871" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2006 'partselect' 'tmp_1095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (1.14ns)   --->   "%add_ln537_120 = add i32 %tmp_1095, i32 %tmp_1094" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2007 'add' 'add_ln537_120' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%tmp_1096 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3872, i32 3903" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2008 'partselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (0.00ns)   --->   "%tmp_1097 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3872, i32 3903" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2009 'partselect' 'tmp_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2010 [1/1] (1.14ns)   --->   "%add_ln537_121 = add i32 %tmp_1097, i32 %tmp_1096" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2010 'add' 'add_ln537_121' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%tmp_1098 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3904, i32 3935" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2011 'partselect' 'tmp_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (0.00ns)   --->   "%tmp_1099 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3904, i32 3935" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2012 'partselect' 'tmp_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2013 [1/1] (1.14ns)   --->   "%add_ln537_122 = add i32 %tmp_1099, i32 %tmp_1098" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2013 'add' 'add_ln537_122' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%tmp_1100 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3936, i32 3967" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2014 'partselect' 'tmp_1100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (0.00ns)   --->   "%tmp_1101 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3936, i32 3967" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2015 'partselect' 'tmp_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2016 [1/1] (1.14ns)   --->   "%add_ln537_123 = add i32 %tmp_1101, i32 %tmp_1100" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2016 'add' 'add_ln537_123' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%tmp_641 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_123, i32 %add_ln537_122, i32 %add_ln537_121, i32 %add_ln537_120, i32 %add_ln537_119, i32 %add_ln537_118, i32 %add_ln537_117, i32 %add_ln537_116, i32 %add_ln537_115, i32 %add_ln537_114" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2017 'bitconcatenate' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2018 [1/1] (1.14ns)   --->   "%sub_ln540_114 = sub i32 %tmp_1070, i32 %tmp_1071" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2018 'sub' 'sub_ln540_114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2019 [1/1] (1.14ns)   --->   "%sub_ln540_115 = sub i32 %tmp_1072, i32 %tmp_1073" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2019 'sub' 'sub_ln540_115' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2020 [1/1] (1.14ns)   --->   "%sub_ln540_116 = sub i32 %tmp_1074, i32 %tmp_1075" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2020 'sub' 'sub_ln540_116' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2021 [1/1] (1.14ns)   --->   "%sub_ln540_117 = sub i32 %tmp_1076, i32 %tmp_1077" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2021 'sub' 'sub_ln540_117' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2022 [1/1] (1.14ns)   --->   "%sub_ln540_118 = sub i32 %tmp_1078, i32 %tmp_1079" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2022 'sub' 'sub_ln540_118' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2023 [1/1] (1.14ns)   --->   "%sub_ln540_119 = sub i32 %tmp_1080, i32 %tmp_1081" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2023 'sub' 'sub_ln540_119' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2024 [1/1] (1.14ns)   --->   "%sub_ln540_120 = sub i32 %tmp_1094, i32 %tmp_1095" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2024 'sub' 'sub_ln540_120' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2025 [1/1] (1.14ns)   --->   "%sub_ln540_121 = sub i32 %tmp_1096, i32 %tmp_1097" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2025 'sub' 'sub_ln540_121' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2026 [1/1] (1.14ns)   --->   "%sub_ln540_122 = sub i32 %tmp_1098, i32 %tmp_1099" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2026 'sub' 'sub_ln540_122' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2027 [1/1] (1.14ns)   --->   "%sub_ln540_123 = sub i32 %tmp_1100, i32 %tmp_1101" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2027 'sub' 'sub_ln540_123' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_166)   --->   "%tmp_642 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_123, i32 %sub_ln540_122, i32 %sub_ln540_121, i32 %sub_ln540_120, i32 %sub_ln540_119, i32 %sub_ln540_118, i32 %sub_ln540_117, i32 %sub_ln540_116, i32 %sub_ln540_115, i32 %sub_ln540_114" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2028 'bitconcatenate' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%sext_ln543_228 = sext i32 %tmp_1070" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2029 'sext' 'sext_ln543_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln543_229 = sext i32 %tmp_1071" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2030 'sext' 'sext_ln543_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2031 [1/1] (3.90ns)   --->   "%tmp_1102 = mul i64 %sext_ln543_229, i64 %sext_ln543_228" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2031 'mul' 'tmp_1102' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln544_114 = trunc i64 %tmp_1102" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2032 'trunc' 'trunc_ln544_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln543_230 = sext i32 %tmp_1072" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2033 'sext' 'sext_ln543_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2034 [1/1] (0.00ns)   --->   "%sext_ln543_231 = sext i32 %tmp_1073" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2034 'sext' 'sext_ln543_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2035 [1/1] (3.90ns)   --->   "%tmp_1103 = mul i64 %sext_ln543_231, i64 %sext_ln543_230" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2035 'mul' 'tmp_1103' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln544_115 = trunc i64 %tmp_1103" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2036 'trunc' 'trunc_ln544_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (0.00ns)   --->   "%sext_ln543_232 = sext i32 %tmp_1074" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2037 'sext' 'sext_ln543_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln543_233 = sext i32 %tmp_1075" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2038 'sext' 'sext_ln543_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2039 [1/1] (3.90ns)   --->   "%tmp_1104 = mul i64 %sext_ln543_233, i64 %sext_ln543_232" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2039 'mul' 'tmp_1104' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln544_116 = trunc i64 %tmp_1104" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2040 'trunc' 'trunc_ln544_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln543_234 = sext i32 %tmp_1076" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2041 'sext' 'sext_ln543_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln543_235 = sext i32 %tmp_1077" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2042 'sext' 'sext_ln543_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2043 [1/1] (3.90ns)   --->   "%tmp_1105 = mul i64 %sext_ln543_235, i64 %sext_ln543_234" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2043 'mul' 'tmp_1105' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2044 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln544_117 = trunc i64 %tmp_1105" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2044 'trunc' 'trunc_ln544_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln543_236 = sext i32 %tmp_1078" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2045 'sext' 'sext_ln543_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln543_237 = sext i32 %tmp_1079" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2046 'sext' 'sext_ln543_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (3.90ns)   --->   "%tmp_1106 = mul i64 %sext_ln543_237, i64 %sext_ln543_236" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2047 'mul' 'tmp_1106' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln544_118 = trunc i64 %tmp_1106" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2048 'trunc' 'trunc_ln544_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln543_238 = sext i32 %tmp_1080" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2049 'sext' 'sext_ln543_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln543_239 = sext i32 %tmp_1081" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2050 'sext' 'sext_ln543_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2051 [1/1] (3.90ns)   --->   "%tmp_1107 = mul i64 %sext_ln543_239, i64 %sext_ln543_238" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2051 'mul' 'tmp_1107' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln544_119 = trunc i64 %tmp_1107" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2052 'trunc' 'trunc_ln544_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln543_240 = sext i32 %tmp_1094" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2053 'sext' 'sext_ln543_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln543_241 = sext i32 %tmp_1095" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2054 'sext' 'sext_ln543_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2055 [1/1] (3.90ns)   --->   "%tmp_1108 = mul i64 %sext_ln543_241, i64 %sext_ln543_240" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2055 'mul' 'tmp_1108' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln544_120 = trunc i64 %tmp_1108" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2056 'trunc' 'trunc_ln544_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2057 [1/1] (0.00ns)   --->   "%sext_ln543_242 = sext i32 %tmp_1096" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2057 'sext' 'sext_ln543_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln543_243 = sext i32 %tmp_1097" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2058 'sext' 'sext_ln543_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (3.90ns)   --->   "%tmp_1109 = mul i64 %sext_ln543_243, i64 %sext_ln543_242" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2059 'mul' 'tmp_1109' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln544_121 = trunc i64 %tmp_1109" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2060 'trunc' 'trunc_ln544_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln543_244 = sext i32 %tmp_1098" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2061 'sext' 'sext_ln543_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln543_245 = sext i32 %tmp_1099" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2062 'sext' 'sext_ln543_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2063 [1/1] (3.90ns)   --->   "%tmp_1122 = mul i64 %sext_ln543_245, i64 %sext_ln543_244" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2063 'mul' 'tmp_1122' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln544_122 = trunc i64 %tmp_1122" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2064 'trunc' 'trunc_ln544_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln543_246 = sext i32 %tmp_1100" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2065 'sext' 'sext_ln543_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln543_247 = sext i32 %tmp_1101" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2066 'sext' 'sext_ln543_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2067 [1/1] (3.90ns)   --->   "%tmp_1123 = mul i64 %sext_ln543_247, i64 %sext_ln543_246" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2067 'mul' 'tmp_1123' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln544_123 = trunc i64 %tmp_1123" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2068 'trunc' 'trunc_ln544_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%tmp_643 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_123, i32 %trunc_ln544_122, i32 %trunc_ln544_121, i32 %trunc_ln544_120, i32 %trunc_ln544_119, i32 %trunc_ln544_118, i32 %trunc_ln544_117, i32 %trunc_ln544_116, i32 %trunc_ln544_115, i32 %trunc_ln544_114" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2069 'bitconcatenate' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2070 [1/1] (1.14ns)   --->   "%add_ln548_114 = add i32 %tmp_1070, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2070 'add' 'add_ln548_114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln548_113 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_114, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2071 'partselect' 'trunc_ln548_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%sext_ln548_114 = sext i9 %trunc_ln548_113" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2072 'sext' 'sext_ln548_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2073 [1/1] (1.14ns)   --->   "%add_ln548_115 = add i32 %tmp_1072, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2073 'add' 'add_ln548_115' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln548_114 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_115, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2074 'partselect' 'trunc_ln548_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%sext_ln548_115 = sext i9 %trunc_ln548_114" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2075 'sext' 'sext_ln548_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (1.14ns)   --->   "%add_ln548_116 = add i32 %tmp_1074, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2076 'add' 'add_ln548_116' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln548_115 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_116, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2077 'partselect' 'trunc_ln548_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%sext_ln548_116 = sext i9 %trunc_ln548_115" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2078 'sext' 'sext_ln548_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2079 [1/1] (1.14ns)   --->   "%add_ln548_117 = add i32 %tmp_1076, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2079 'add' 'add_ln548_117' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln548_116 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_117, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2080 'partselect' 'trunc_ln548_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%sext_ln548_117 = sext i9 %trunc_ln548_116" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2081 'sext' 'sext_ln548_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (1.14ns)   --->   "%add_ln548_118 = add i32 %tmp_1078, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2082 'add' 'add_ln548_118' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln548_117 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_118, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2083 'partselect' 'trunc_ln548_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%sext_ln548_118 = sext i9 %trunc_ln548_117" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2084 'sext' 'sext_ln548_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2085 [1/1] (1.14ns)   --->   "%add_ln548_119 = add i32 %tmp_1080, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2085 'add' 'add_ln548_119' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln548_118 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_119, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2086 'partselect' 'trunc_ln548_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%sext_ln548_119 = sext i9 %trunc_ln548_118" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2087 'sext' 'sext_ln548_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2088 [1/1] (1.14ns)   --->   "%add_ln548_120 = add i32 %tmp_1094, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2088 'add' 'add_ln548_120' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln548_119 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_120, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2089 'partselect' 'trunc_ln548_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%sext_ln548_120 = sext i9 %trunc_ln548_119" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2090 'sext' 'sext_ln548_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2091 [1/1] (1.14ns)   --->   "%add_ln548_121 = add i32 %tmp_1096, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2091 'add' 'add_ln548_121' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln548_120 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_121, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2092 'partselect' 'trunc_ln548_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%sext_ln548_121 = sext i9 %trunc_ln548_120" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2093 'sext' 'sext_ln548_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (1.14ns)   --->   "%add_ln548_122 = add i32 %tmp_1098, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2094 'add' 'add_ln548_122' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln548_121 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_122, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2095 'partselect' 'trunc_ln548_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%sext_ln548_122 = sext i9 %trunc_ln548_121" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2096 'sext' 'sext_ln548_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (1.14ns)   --->   "%add_ln548_123 = add i32 %tmp_1100, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2097 'add' 'add_ln548_123' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%trunc_ln548_122 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_123, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2098 'partselect' 'trunc_ln548_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%tmp_646 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_122, i32 %sext_ln548_122, i32 %sext_ln548_121, i32 %sext_ln548_120, i32 %sext_ln548_119, i32 %sext_ln548_118, i32 %sext_ln548_117, i32 %sext_ln548_116, i32 %sext_ln548_115, i32 %sext_ln548_114" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2099 'bitconcatenate' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%sext_ln548_123 = sext i297 %tmp_646" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2100 'sext' 'sext_ln548_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_114)   --->   "%tmp_1124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3679" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2101 'bitselect' 'tmp_1124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_114)   --->   "%select_ln551_114 = select i1 %tmp_1124, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2102 'select' 'select_ln551_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2103 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_114 = add i32 %select_ln551_114, i32 %tmp_1070" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2103 'add' 'add_ln551_114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_115)   --->   "%tmp_1125 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3711" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2104 'bitselect' 'tmp_1125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_115)   --->   "%select_ln551_115 = select i1 %tmp_1125, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2105 'select' 'select_ln551_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2106 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_115 = add i32 %select_ln551_115, i32 %tmp_1072" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2106 'add' 'add_ln551_115' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_116)   --->   "%tmp_1126 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3743" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2107 'bitselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_116)   --->   "%select_ln551_116 = select i1 %tmp_1126, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2108 'select' 'select_ln551_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2109 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_116 = add i32 %select_ln551_116, i32 %tmp_1074" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2109 'add' 'add_ln551_116' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_117)   --->   "%tmp_1127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3775" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2110 'bitselect' 'tmp_1127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_117)   --->   "%select_ln551_117 = select i1 %tmp_1127, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2111 'select' 'select_ln551_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2112 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_117 = add i32 %select_ln551_117, i32 %tmp_1076" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2112 'add' 'add_ln551_117' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_118)   --->   "%tmp_1128 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3807" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2113 'bitselect' 'tmp_1128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_118)   --->   "%select_ln551_118 = select i1 %tmp_1128, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2114 'select' 'select_ln551_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2115 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_118 = add i32 %select_ln551_118, i32 %tmp_1078" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2115 'add' 'add_ln551_118' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2116 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_119)   --->   "%tmp_1129 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3839" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2116 'bitselect' 'tmp_1129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_119)   --->   "%select_ln551_119 = select i1 %tmp_1129, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2117 'select' 'select_ln551_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2118 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_119 = add i32 %select_ln551_119, i32 %tmp_1080" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2118 'add' 'add_ln551_119' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_120)   --->   "%tmp_1130 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3871" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2119 'bitselect' 'tmp_1130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_120)   --->   "%select_ln551_120 = select i1 %tmp_1130, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2120 'select' 'select_ln551_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2121 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_120 = add i32 %select_ln551_120, i32 %tmp_1094" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2121 'add' 'add_ln551_120' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2122 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_121)   --->   "%tmp_1131 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3903" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2122 'bitselect' 'tmp_1131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_121)   --->   "%select_ln551_121 = select i1 %tmp_1131, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2123 'select' 'select_ln551_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2124 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_121 = add i32 %select_ln551_121, i32 %tmp_1096" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2124 'add' 'add_ln551_121' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_122)   --->   "%tmp_1132 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3935" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2125 'bitselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_122)   --->   "%select_ln551_122 = select i1 %tmp_1132, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2126 'select' 'select_ln551_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2127 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_122 = add i32 %select_ln551_122, i32 %tmp_1098" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2127 'add' 'add_ln551_122' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_123)   --->   "%tmp_1133 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3967" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2128 'bitselect' 'tmp_1133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_123)   --->   "%select_ln551_123 = select i1 %tmp_1133, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2129 'select' 'select_ln551_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2130 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_123 = add i32 %select_ln551_123, i32 %tmp_1100" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2130 'add' 'add_ln551_123' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_163)   --->   "%tmp_647 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_123, i32 %add_ln551_122, i32 %add_ln551_121, i32 %add_ln551_120, i32 %add_ln551_119, i32 %add_ln551_118, i32 %add_ln551_117, i32 %add_ln551_116, i32 %add_ln551_115, i32 %add_ln551_114" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2131 'bitconcatenate' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_163)   --->   "%tmp_648 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 3648, i32 3967" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 2132 'partselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2133 [1/1] (1.14ns)   --->   "%add_ln557_114 = add i32 %tmp_1070, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2133 'add' 'add_ln557_114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%trunc_ln557_113 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_114, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2134 'partselect' 'trunc_ln557_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%sext_ln557_114 = sext i19 %trunc_ln557_113" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2135 'sext' 'sext_ln557_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2136 [1/1] (0.00ns)   --->   "%and_ln558_113 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_113, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2136 'bitconcatenate' 'and_ln558_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2137 [1/1] (1.14ns)   --->   "%sub_ln558_114 = sub i32 %tmp_1070, i32 %and_ln558_113" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2137 'sub' 'sub_ln558_114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2138 [1/1] (1.14ns)   --->   "%add_ln557_115 = add i32 %tmp_1072, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2138 'add' 'add_ln557_115' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%trunc_ln557_114 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_115, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2139 'partselect' 'trunc_ln557_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%sext_ln557_115 = sext i19 %trunc_ln557_114" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2140 'sext' 'sext_ln557_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%and_ln558_114 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_114, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2141 'bitconcatenate' 'and_ln558_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (1.14ns)   --->   "%sub_ln558_115 = sub i32 %tmp_1072, i32 %and_ln558_114" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2142 'sub' 'sub_ln558_115' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2143 [1/1] (1.14ns)   --->   "%add_ln557_116 = add i32 %tmp_1074, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2143 'add' 'add_ln557_116' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2144 [1/1] (0.00ns)   --->   "%trunc_ln557_115 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_116, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2144 'partselect' 'trunc_ln557_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%sext_ln557_116 = sext i19 %trunc_ln557_115" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2145 'sext' 'sext_ln557_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (0.00ns)   --->   "%and_ln558_115 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_115, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2146 'bitconcatenate' 'and_ln558_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2147 [1/1] (1.14ns)   --->   "%sub_ln558_116 = sub i32 %tmp_1074, i32 %and_ln558_115" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2147 'sub' 'sub_ln558_116' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2148 [1/1] (1.14ns)   --->   "%add_ln557_117 = add i32 %tmp_1076, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2148 'add' 'add_ln557_117' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2149 [1/1] (0.00ns)   --->   "%trunc_ln557_116 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_117, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2149 'partselect' 'trunc_ln557_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%sext_ln557_117 = sext i19 %trunc_ln557_116" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2150 'sext' 'sext_ln557_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%and_ln558_116 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_116, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2151 'bitconcatenate' 'and_ln558_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (1.14ns)   --->   "%sub_ln558_117 = sub i32 %tmp_1076, i32 %and_ln558_116" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2152 'sub' 'sub_ln558_117' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2153 [1/1] (1.14ns)   --->   "%add_ln557_118 = add i32 %tmp_1078, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2153 'add' 'add_ln557_118' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2154 [1/1] (0.00ns)   --->   "%trunc_ln557_117 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_118, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2154 'partselect' 'trunc_ln557_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%sext_ln557_118 = sext i19 %trunc_ln557_117" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2155 'sext' 'sext_ln557_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2156 [1/1] (0.00ns)   --->   "%and_ln558_117 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_117, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2156 'bitconcatenate' 'and_ln558_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2157 [1/1] (1.14ns)   --->   "%sub_ln558_118 = sub i32 %tmp_1078, i32 %and_ln558_117" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2157 'sub' 'sub_ln558_118' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2158 [1/1] (1.14ns)   --->   "%add_ln557_119 = add i32 %tmp_1080, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2158 'add' 'add_ln557_119' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2159 [1/1] (0.00ns)   --->   "%trunc_ln557_118 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_119, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2159 'partselect' 'trunc_ln557_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%sext_ln557_119 = sext i19 %trunc_ln557_118" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2160 'sext' 'sext_ln557_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%and_ln558_118 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_118, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2161 'bitconcatenate' 'and_ln558_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (1.14ns)   --->   "%sub_ln558_119 = sub i32 %tmp_1080, i32 %and_ln558_118" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2162 'sub' 'sub_ln558_119' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2163 [1/1] (1.14ns)   --->   "%add_ln557_120 = add i32 %tmp_1094, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2163 'add' 'add_ln557_120' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%trunc_ln557_119 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_120, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2164 'partselect' 'trunc_ln557_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%sext_ln557_120 = sext i19 %trunc_ln557_119" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2165 'sext' 'sext_ln557_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2166 [1/1] (0.00ns)   --->   "%and_ln558_119 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_119, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2166 'bitconcatenate' 'and_ln558_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2167 [1/1] (1.14ns)   --->   "%sub_ln558_120 = sub i32 %tmp_1094, i32 %and_ln558_119" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2167 'sub' 'sub_ln558_120' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2168 [1/1] (1.14ns)   --->   "%add_ln557_121 = add i32 %tmp_1096, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2168 'add' 'add_ln557_121' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2169 [1/1] (0.00ns)   --->   "%trunc_ln557_120 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_121, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2169 'partselect' 'trunc_ln557_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%sext_ln557_121 = sext i19 %trunc_ln557_120" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2170 'sext' 'sext_ln557_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2171 [1/1] (0.00ns)   --->   "%and_ln558_120 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_120, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2171 'bitconcatenate' 'and_ln558_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2172 [1/1] (1.14ns)   --->   "%sub_ln558_121 = sub i32 %tmp_1096, i32 %and_ln558_120" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2172 'sub' 'sub_ln558_121' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2173 [1/1] (1.14ns)   --->   "%add_ln557_122 = add i32 %tmp_1098, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2173 'add' 'add_ln557_122' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2174 [1/1] (0.00ns)   --->   "%trunc_ln557_121 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_122, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2174 'partselect' 'trunc_ln557_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%sext_ln557_122 = sext i19 %trunc_ln557_121" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2175 'sext' 'sext_ln557_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (0.00ns)   --->   "%and_ln558_121 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_121, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2176 'bitconcatenate' 'and_ln558_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2177 [1/1] (1.14ns)   --->   "%sub_ln558_122 = sub i32 %tmp_1098, i32 %and_ln558_121" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2177 'sub' 'sub_ln558_122' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2178 [1/1] (1.14ns)   --->   "%add_ln557_123 = add i32 %tmp_1100, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2178 'add' 'add_ln557_123' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2179 [1/1] (0.00ns)   --->   "%trunc_ln557_122 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_123, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2179 'partselect' 'trunc_ln557_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%tmp_649 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_122, i32 %sext_ln557_122, i32 %sext_ln557_121, i32 %sext_ln557_120, i32 %sext_ln557_119, i32 %sext_ln557_118, i32 %sext_ln557_117, i32 %sext_ln557_116, i32 %sext_ln557_115, i32 %sext_ln557_114" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2180 'bitconcatenate' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%sext_ln557_123 = sext i307 %tmp_649" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2181 'sext' 'sext_ln557_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%and_ln558_122 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_122, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2182 'bitconcatenate' 'and_ln558_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (1.14ns)   --->   "%sub_ln558_123 = sub i32 %tmp_1100, i32 %and_ln558_122" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2183 'sub' 'sub_ln558_123' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%tmp_652 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_123, i32 %add_ln537_122, i32 %sub_ln540_121, i32 %add_ln537_120, i32 %sub_ln540_119, i32 %add_ln537_118, i32 %sub_ln540_117, i32 %add_ln537_116, i32 %sub_ln540_115, i32 %add_ln537_114" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 2184 'bitconcatenate' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_161)   --->   "%select_ln535_160 = select i1 %icmp_ln535_1, i320 %tmp_652, i320 %tmp_641" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2185 'select' 'select_ln535_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2186 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_161 = select i1 %icmp_ln535_2, i320 %sext_ln557_123, i320 %select_ln535_160" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2186 'select' 'select_ln535_161' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_163)   --->   "%select_ln535_162 = select i1 %icmp_ln535_3, i320 %tmp_648, i320 %select_ln535_161" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2187 'select' 'select_ln535_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2188 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_163 = select i1 %icmp_ln535_4, i320 %tmp_647, i320 %select_ln535_162" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2188 'select' 'select_ln535_163' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_165)   --->   "%select_ln535_164 = select i1 %icmp_ln535_5, i320 %sext_ln548_123, i320 %select_ln535_163" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2189 'select' 'select_ln535_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2190 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_165 = select i1 %icmp_ln535_6, i320 %tmp_643, i320 %select_ln535_164" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2190 'select' 'select_ln535_165' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2191 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_166 = select i1 %icmp_ln535_7, i320 %tmp_642, i320 %select_ln535_165" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2191 'select' 'select_ln535_166' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2192 [1/1] (0.00ns)   --->   "%tmp_1134 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 3968, i32 3999" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2192 'partselect' 'tmp_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%tmp_1135 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 3968, i32 3999" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2193 'partselect' 'tmp_1135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_124)   --->   "%tmp_1138 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 3999" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2194 'bitselect' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_124)   --->   "%select_ln551_124 = select i1 %tmp_1138, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2195 'select' 'select_ln551_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2196 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_124 = add i32 %select_ln551_124, i32 %tmp_1134" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2196 'add' 'add_ln551_124' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%tmp_1140 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4000, i32 4031" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2197 'partselect' 'tmp_1140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.00ns)   --->   "%tmp_1141 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4000, i32 4031" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2198 'partselect' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2199 [1/1] (1.14ns)   --->   "%add_ln537_125 = add i32 %tmp_1141, i32 %tmp_1140" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2199 'add' 'add_ln537_125' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%tmp_1142 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4032, i32 4063" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2200 'partselect' 'tmp_1142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%tmp_1143 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4032, i32 4063" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2201 'partselect' 'tmp_1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (1.14ns)   --->   "%add_ln537_126 = add i32 %tmp_1143, i32 %tmp_1142" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2202 'add' 'add_ln537_126' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_1144 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4064, i32 4095" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2203 'partselect' 'tmp_1144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (0.00ns)   --->   "%tmp_1145 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4064, i32 4095" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2204 'partselect' 'tmp_1145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2205 [1/1] (1.14ns)   --->   "%add_ln537_127 = add i32 %tmp_1145, i32 %tmp_1144" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2205 'add' 'add_ln537_127' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%tmp_1146 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4096, i32 4127" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2206 'partselect' 'tmp_1146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.00ns)   --->   "%tmp_1147 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4096, i32 4127" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2207 'partselect' 'tmp_1147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2208 [1/1] (1.14ns)   --->   "%add_ln537_128 = add i32 %tmp_1147, i32 %tmp_1146" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2208 'add' 'add_ln537_128' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%tmp_1148 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4128, i32 4159" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2209 'partselect' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (0.00ns)   --->   "%tmp_1149 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4128, i32 4159" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2210 'partselect' 'tmp_1149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2211 [1/1] (1.14ns)   --->   "%add_ln537_129 = add i32 %tmp_1149, i32 %tmp_1148" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2211 'add' 'add_ln537_129' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2212 [1/1] (0.00ns)   --->   "%tmp_1150 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4160, i32 4191" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2212 'partselect' 'tmp_1150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_1151 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4160, i32 4191" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2213 'partselect' 'tmp_1151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (1.14ns)   --->   "%add_ln537_130 = add i32 %tmp_1151, i32 %tmp_1150" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2214 'add' 'add_ln537_130' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%tmp_1152 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4192, i32 4223" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2215 'partselect' 'tmp_1152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (0.00ns)   --->   "%tmp_1153 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4192, i32 4223" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2216 'partselect' 'tmp_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2217 [1/1] (1.14ns)   --->   "%add_ln537_131 = add i32 %tmp_1153, i32 %tmp_1152" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2217 'add' 'add_ln537_131' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2218 [1/1] (0.00ns)   --->   "%tmp_1154 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4224, i32 4255" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2218 'partselect' 'tmp_1154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2219 [1/1] (0.00ns)   --->   "%tmp_1155 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4224, i32 4255" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2219 'partselect' 'tmp_1155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2220 [1/1] (1.14ns)   --->   "%add_ln537_132 = add i32 %tmp_1155, i32 %tmp_1154" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2220 'add' 'add_ln537_132' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2221 [1/1] (0.00ns)   --->   "%tmp_1156 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4256, i32 4287" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2221 'partselect' 'tmp_1156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2222 [1/1] (0.00ns)   --->   "%tmp_1157 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4256, i32 4287" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2222 'partselect' 'tmp_1157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2223 [1/1] (1.14ns)   --->   "%add_ln537_133 = add i32 %tmp_1157, i32 %tmp_1156" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2223 'add' 'add_ln537_133' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2224 [1/1] (0.00ns)   --->   "%tmp_1158 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4288, i32 4319" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2224 'partselect' 'tmp_1158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2225 [1/1] (0.00ns)   --->   "%tmp_1159 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4288, i32 4319" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2225 'partselect' 'tmp_1159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2226 [1/1] (1.14ns)   --->   "%add_ln537_134 = add i32 %tmp_1159, i32 %tmp_1158" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2226 'add' 'add_ln537_134' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_178)   --->   "%tmp_677 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_134, i32 %add_ln537_133, i32 %add_ln537_132, i32 %add_ln537_131, i32 %add_ln537_130, i32 %add_ln537_129, i32 %add_ln537_128, i32 %add_ln537_127, i32 %add_ln537_126, i32 %add_ln537_125" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2227 'bitconcatenate' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (1.14ns)   --->   "%sub_ln566 = sub i32 %tmp_1146, i32 %tmp_1147" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2228 'sub' 'sub_ln566' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2229 [1/1] (1.14ns)   --->   "%sub_ln566_1 = sub i32 %tmp_1148, i32 %tmp_1149" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2229 'sub' 'sub_ln566_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2230 [1/1] (1.14ns)   --->   "%sub_ln566_2 = sub i32 %tmp_1150, i32 %tmp_1151" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2230 'sub' 'sub_ln566_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2231 [1/1] (1.14ns)   --->   "%sub_ln566_3 = sub i32 %tmp_1152, i32 %tmp_1153" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2231 'sub' 'sub_ln566_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2232 [1/1] (1.14ns)   --->   "%sub_ln566_4 = sub i32 %tmp_1154, i32 %tmp_1155" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2232 'sub' 'sub_ln566_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2233 [1/1] (1.14ns)   --->   "%sub_ln566_5 = sub i32 %tmp_1156, i32 %tmp_1157" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2233 'sub' 'sub_ln566_5' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2234 [1/1] (1.14ns)   --->   "%sub_ln566_6 = sub i32 %tmp_1158, i32 %tmp_1159" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2234 'sub' 'sub_ln566_6' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_178)   --->   "%tmp_678 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_6, i32 %sub_ln566_5, i32 %sub_ln566_4, i32 %sub_ln566_3, i32 %sub_ln566_2, i32 %sub_ln566_1, i32 %sub_ln566, i32 %add_ln537_127, i32 %add_ln537_126, i32 %add_ln537_125" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2235 'bitconcatenate' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2236 [1/1] (1.14ns)   --->   "%sub_ln540_125 = sub i32 %tmp_1140, i32 %tmp_1141" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2236 'sub' 'sub_ln540_125' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2237 [1/1] (1.14ns)   --->   "%sub_ln540_126 = sub i32 %tmp_1142, i32 %tmp_1143" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2237 'sub' 'sub_ln540_126' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2238 [1/1] (1.14ns)   --->   "%sub_ln540_127 = sub i32 %tmp_1144, i32 %tmp_1145" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2238 'sub' 'sub_ln540_127' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%tmp_679 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_6, i32 %sub_ln566_5, i32 %sub_ln566_4, i32 %sub_ln566_3, i32 %sub_ln566_2, i32 %sub_ln566_1, i32 %sub_ln566, i32 %sub_ln540_127, i32 %sub_ln540_126, i32 %sub_ln540_125" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 2239 'bitconcatenate' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln543_250 = sext i32 %tmp_1140" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2240 'sext' 'sext_ln543_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln543_251 = sext i32 %tmp_1141" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2241 'sext' 'sext_ln543_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2242 [1/1] (3.90ns)   --->   "%tmp_1160 = mul i64 %sext_ln543_251, i64 %sext_ln543_250" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2242 'mul' 'tmp_1160' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%trunc_ln544_125 = trunc i64 %tmp_1160" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2243 'trunc' 'trunc_ln544_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2244 [1/1] (0.00ns)   --->   "%sext_ln543_252 = sext i32 %tmp_1142" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2244 'sext' 'sext_ln543_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln543_253 = sext i32 %tmp_1143" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2245 'sext' 'sext_ln543_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2246 [1/1] (3.90ns)   --->   "%tmp_1161 = mul i64 %sext_ln543_253, i64 %sext_ln543_252" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2246 'mul' 'tmp_1161' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%trunc_ln544_126 = trunc i64 %tmp_1161" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2247 'trunc' 'trunc_ln544_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2248 [1/1] (0.00ns)   --->   "%sext_ln543_254 = sext i32 %tmp_1144" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2248 'sext' 'sext_ln543_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln543_255 = sext i32 %tmp_1145" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2249 'sext' 'sext_ln543_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2250 [1/1] (3.90ns)   --->   "%tmp_1162 = mul i64 %sext_ln543_255, i64 %sext_ln543_254" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2250 'mul' 'tmp_1162' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%trunc_ln544_127 = trunc i64 %tmp_1162" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2251 'trunc' 'trunc_ln544_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln543_256 = sext i32 %tmp_1146" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2252 'sext' 'sext_ln543_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln543_257 = sext i32 %tmp_1147" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2253 'sext' 'sext_ln543_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2254 [1/1] (3.90ns)   --->   "%tmp_1163 = mul i64 %sext_ln543_257, i64 %sext_ln543_256" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2254 'mul' 'tmp_1163' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%trunc_ln544_128 = trunc i64 %tmp_1163" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2255 'trunc' 'trunc_ln544_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln543_258 = sext i32 %tmp_1148" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2256 'sext' 'sext_ln543_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln543_259 = sext i32 %tmp_1149" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2257 'sext' 'sext_ln543_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2258 [1/1] (3.90ns)   --->   "%tmp_1164 = mul i64 %sext_ln543_259, i64 %sext_ln543_258" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2258 'mul' 'tmp_1164' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%trunc_ln544_129 = trunc i64 %tmp_1164" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2259 'trunc' 'trunc_ln544_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln543_260 = sext i32 %tmp_1150" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2260 'sext' 'sext_ln543_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln543_261 = sext i32 %tmp_1151" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2261 'sext' 'sext_ln543_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2262 [1/1] (3.90ns)   --->   "%tmp_1165 = mul i64 %sext_ln543_261, i64 %sext_ln543_260" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2262 'mul' 'tmp_1165' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2263 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%trunc_ln544_130 = trunc i64 %tmp_1165" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2263 'trunc' 'trunc_ln544_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln543_262 = sext i32 %tmp_1152" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2264 'sext' 'sext_ln543_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln543_263 = sext i32 %tmp_1153" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2265 'sext' 'sext_ln543_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2266 [1/1] (3.90ns)   --->   "%tmp_1166 = mul i64 %sext_ln543_263, i64 %sext_ln543_262" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2266 'mul' 'tmp_1166' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%trunc_ln544_131 = trunc i64 %tmp_1166" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2267 'trunc' 'trunc_ln544_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2268 [1/1] (0.00ns)   --->   "%sext_ln543_264 = sext i32 %tmp_1154" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2268 'sext' 'sext_ln543_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln543_265 = sext i32 %tmp_1155" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2269 'sext' 'sext_ln543_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2270 [1/1] (3.90ns)   --->   "%tmp_1167 = mul i64 %sext_ln543_265, i64 %sext_ln543_264" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2270 'mul' 'tmp_1167' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%trunc_ln544_132 = trunc i64 %tmp_1167" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2271 'trunc' 'trunc_ln544_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (0.00ns)   --->   "%sext_ln543_266 = sext i32 %tmp_1156" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2272 'sext' 'sext_ln543_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln543_267 = sext i32 %tmp_1157" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2273 'sext' 'sext_ln543_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (3.90ns)   --->   "%tmp_1168 = mul i64 %sext_ln543_267, i64 %sext_ln543_266" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2274 'mul' 'tmp_1168' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%trunc_ln544_133 = trunc i64 %tmp_1168" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2275 'trunc' 'trunc_ln544_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (0.00ns)   --->   "%sext_ln543_268 = sext i32 %tmp_1158" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2276 'sext' 'sext_ln543_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln543_269 = sext i32 %tmp_1159" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2277 'sext' 'sext_ln543_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2278 [1/1] (3.90ns)   --->   "%tmp_1169 = mul i64 %sext_ln543_269, i64 %sext_ln543_268" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2278 'mul' 'tmp_1169' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%trunc_ln544_134 = trunc i64 %tmp_1169" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2279 'trunc' 'trunc_ln544_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%tmp_680 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_134, i32 %trunc_ln544_133, i32 %trunc_ln544_132, i32 %trunc_ln544_131, i32 %trunc_ln544_130, i32 %trunc_ln544_129, i32 %trunc_ln544_128, i32 %trunc_ln544_127, i32 %trunc_ln544_126, i32 %trunc_ln544_125" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2280 'bitconcatenate' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2281 [1/1] (1.14ns)   --->   "%add_ln548_125 = add i32 %tmp_1140, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2281 'add' 'add_ln548_125' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%trunc_ln548_124 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_125, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2282 'partselect' 'trunc_ln548_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%sext_ln548_125 = sext i9 %trunc_ln548_124" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2283 'sext' 'sext_ln548_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2284 [1/1] (1.14ns)   --->   "%add_ln548_126 = add i32 %tmp_1142, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2284 'add' 'add_ln548_126' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%trunc_ln548_125 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_126, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2285 'partselect' 'trunc_ln548_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%sext_ln548_126 = sext i9 %trunc_ln548_125" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2286 'sext' 'sext_ln548_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2287 [1/1] (1.14ns)   --->   "%add_ln548_127 = add i32 %tmp_1144, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2287 'add' 'add_ln548_127' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%trunc_ln548_126 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_127, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2288 'partselect' 'trunc_ln548_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%sext_ln548_127 = sext i9 %trunc_ln548_126" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2289 'sext' 'sext_ln548_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (1.14ns)   --->   "%add_ln548_128 = add i32 %tmp_1146, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2290 'add' 'add_ln548_128' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%trunc_ln548_127 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_128, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2291 'partselect' 'trunc_ln548_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%sext_ln548_128 = sext i9 %trunc_ln548_127" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2292 'sext' 'sext_ln548_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (1.14ns)   --->   "%add_ln548_129 = add i32 %tmp_1148, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2293 'add' 'add_ln548_129' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%trunc_ln548_128 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_129, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2294 'partselect' 'trunc_ln548_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%sext_ln548_129 = sext i9 %trunc_ln548_128" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2295 'sext' 'sext_ln548_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2296 [1/1] (1.14ns)   --->   "%add_ln548_130 = add i32 %tmp_1150, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2296 'add' 'add_ln548_130' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%trunc_ln548_129 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_130, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2297 'partselect' 'trunc_ln548_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%sext_ln548_130 = sext i9 %trunc_ln548_129" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2298 'sext' 'sext_ln548_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2299 [1/1] (1.14ns)   --->   "%add_ln548_131 = add i32 %tmp_1152, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2299 'add' 'add_ln548_131' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%trunc_ln548_130 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_131, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2300 'partselect' 'trunc_ln548_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%sext_ln548_131 = sext i9 %trunc_ln548_130" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2301 'sext' 'sext_ln548_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2302 [1/1] (1.14ns)   --->   "%add_ln548_132 = add i32 %tmp_1154, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2302 'add' 'add_ln548_132' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2303 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%trunc_ln548_131 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_132, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2303 'partselect' 'trunc_ln548_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%sext_ln548_132 = sext i9 %trunc_ln548_131" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2304 'sext' 'sext_ln548_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2305 [1/1] (1.14ns)   --->   "%add_ln548_133 = add i32 %tmp_1156, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2305 'add' 'add_ln548_133' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%trunc_ln548_132 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_133, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2306 'partselect' 'trunc_ln548_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%sext_ln548_133 = sext i9 %trunc_ln548_132" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2307 'sext' 'sext_ln548_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (1.14ns)   --->   "%add_ln548_134 = add i32 %tmp_1158, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2308 'add' 'add_ln548_134' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%trunc_ln548_133 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_134, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2309 'partselect' 'trunc_ln548_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%tmp_683 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_133, i32 %sext_ln548_133, i32 %sext_ln548_132, i32 %sext_ln548_131, i32 %sext_ln548_130, i32 %sext_ln548_129, i32 %sext_ln548_128, i32 %sext_ln548_127, i32 %sext_ln548_126, i32 %sext_ln548_125" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2310 'bitconcatenate' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%sext_ln548_134 = sext i297 %tmp_683" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2311 'sext' 'sext_ln548_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_125)   --->   "%tmp_1170 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4031" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2312 'bitselect' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_125)   --->   "%select_ln551_125 = select i1 %tmp_1170, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2313 'select' 'select_ln551_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2314 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_125 = add i32 %select_ln551_125, i32 %tmp_1140" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2314 'add' 'add_ln551_125' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_126)   --->   "%tmp_1171 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4063" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2315 'bitselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2316 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_126)   --->   "%select_ln551_126 = select i1 %tmp_1171, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2316 'select' 'select_ln551_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2317 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_126 = add i32 %select_ln551_126, i32 %tmp_1142" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2317 'add' 'add_ln551_126' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_127)   --->   "%tmp_1172 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4095" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2318 'bitselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_127)   --->   "%select_ln551_127 = select i1 %tmp_1172, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2319 'select' 'select_ln551_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2320 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_127 = add i32 %select_ln551_127, i32 %tmp_1144" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2320 'add' 'add_ln551_127' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_128)   --->   "%tmp_1173 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4127" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2321 'bitselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2322 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_128)   --->   "%select_ln551_128 = select i1 %tmp_1173, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2322 'select' 'select_ln551_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2323 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_128 = add i32 %select_ln551_128, i32 %tmp_1146" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2323 'add' 'add_ln551_128' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2324 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_129)   --->   "%tmp_1174 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4159" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2324 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_129)   --->   "%select_ln551_129 = select i1 %tmp_1174, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2325 'select' 'select_ln551_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2326 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_129 = add i32 %select_ln551_129, i32 %tmp_1148" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2326 'add' 'add_ln551_129' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_130)   --->   "%tmp_1175 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4191" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2327 'bitselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_130)   --->   "%select_ln551_130 = select i1 %tmp_1175, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2328 'select' 'select_ln551_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2329 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_130 = add i32 %select_ln551_130, i32 %tmp_1150" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2329 'add' 'add_ln551_130' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_131)   --->   "%tmp_1176 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4223" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2330 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_131)   --->   "%select_ln551_131 = select i1 %tmp_1176, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2331 'select' 'select_ln551_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2332 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_131 = add i32 %select_ln551_131, i32 %tmp_1152" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2332 'add' 'add_ln551_131' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_132)   --->   "%tmp_1177 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4255" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2333 'bitselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_132)   --->   "%select_ln551_132 = select i1 %tmp_1177, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2334 'select' 'select_ln551_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2335 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_132 = add i32 %select_ln551_132, i32 %tmp_1154" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2335 'add' 'add_ln551_132' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_133)   --->   "%tmp_1178 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4287" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2336 'bitselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_133)   --->   "%select_ln551_133 = select i1 %tmp_1178, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2337 'select' 'select_ln551_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2338 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_133 = add i32 %select_ln551_133, i32 %tmp_1156" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2338 'add' 'add_ln551_133' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_134)   --->   "%tmp_1179 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4319" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2339 'bitselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_134)   --->   "%select_ln551_134 = select i1 %tmp_1179, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2340 'select' 'select_ln551_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2341 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_134 = add i32 %select_ln551_134, i32 %tmp_1158" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2341 'add' 'add_ln551_134' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%tmp_684 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_134, i32 %add_ln551_133, i32 %add_ln551_132, i32 %add_ln551_131, i32 %add_ln551_130, i32 %add_ln551_129, i32 %add_ln551_128, i32 %add_ln551_127, i32 %add_ln551_126, i32 %add_ln551_125" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2342 'bitconcatenate' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%tmp_685 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 4000, i32 4319" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 2343 'partselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2344 [1/1] (1.14ns)   --->   "%add_ln557_125 = add i32 %tmp_1140, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2344 'add' 'add_ln557_125' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%trunc_ln557_124 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_125, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2345 'partselect' 'trunc_ln557_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%sext_ln557_125 = sext i19 %trunc_ln557_124" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2346 'sext' 'sext_ln557_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%and_ln558_124 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_124, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2347 'bitconcatenate' 'and_ln558_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (1.14ns)   --->   "%sub_ln558_125 = sub i32 %tmp_1140, i32 %and_ln558_124" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2348 'sub' 'sub_ln558_125' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2349 [1/1] (1.14ns)   --->   "%add_ln557_126 = add i32 %tmp_1142, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2349 'add' 'add_ln557_126' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%trunc_ln557_125 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_126, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2350 'partselect' 'trunc_ln557_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%sext_ln557_126 = sext i19 %trunc_ln557_125" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2351 'sext' 'sext_ln557_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2352 [1/1] (0.00ns)   --->   "%and_ln558_125 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_125, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2352 'bitconcatenate' 'and_ln558_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2353 [1/1] (1.14ns)   --->   "%sub_ln558_126 = sub i32 %tmp_1142, i32 %and_ln558_125" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2353 'sub' 'sub_ln558_126' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2354 [1/1] (1.14ns)   --->   "%add_ln557_127 = add i32 %tmp_1144, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2354 'add' 'add_ln557_127' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%trunc_ln557_126 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_127, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2355 'partselect' 'trunc_ln557_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%sext_ln557_127 = sext i19 %trunc_ln557_126" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2356 'sext' 'sext_ln557_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%and_ln558_126 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_126, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2357 'bitconcatenate' 'and_ln558_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (1.14ns)   --->   "%sub_ln558_127 = sub i32 %tmp_1144, i32 %and_ln558_126" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2358 'sub' 'sub_ln558_127' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2359 [1/1] (1.14ns)   --->   "%add_ln557_128 = add i32 %tmp_1146, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2359 'add' 'add_ln557_128' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2360 [1/1] (0.00ns)   --->   "%trunc_ln557_127 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_128, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2360 'partselect' 'trunc_ln557_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%sext_ln557_128 = sext i19 %trunc_ln557_127" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2361 'sext' 'sext_ln557_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2362 [1/1] (0.00ns)   --->   "%and_ln558_127 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_127, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2362 'bitconcatenate' 'and_ln558_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2363 [1/1] (1.14ns)   --->   "%sub_ln558_128 = sub i32 %tmp_1146, i32 %and_ln558_127" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2363 'sub' 'sub_ln558_128' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2364 [1/1] (1.14ns)   --->   "%add_ln557_129 = add i32 %tmp_1148, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2364 'add' 'add_ln557_129' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2365 [1/1] (0.00ns)   --->   "%trunc_ln557_128 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_129, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2365 'partselect' 'trunc_ln557_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%sext_ln557_129 = sext i19 %trunc_ln557_128" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2366 'sext' 'sext_ln557_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2367 [1/1] (0.00ns)   --->   "%and_ln558_128 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_128, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2367 'bitconcatenate' 'and_ln558_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2368 [1/1] (1.14ns)   --->   "%sub_ln558_129 = sub i32 %tmp_1148, i32 %and_ln558_128" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2368 'sub' 'sub_ln558_129' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2369 [1/1] (1.14ns)   --->   "%add_ln557_130 = add i32 %tmp_1150, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2369 'add' 'add_ln557_130' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2370 [1/1] (0.00ns)   --->   "%trunc_ln557_129 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_130, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2370 'partselect' 'trunc_ln557_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%sext_ln557_130 = sext i19 %trunc_ln557_129" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2371 'sext' 'sext_ln557_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2372 [1/1] (0.00ns)   --->   "%and_ln558_129 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_129, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2372 'bitconcatenate' 'and_ln558_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2373 [1/1] (1.14ns)   --->   "%sub_ln558_130 = sub i32 %tmp_1150, i32 %and_ln558_129" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2373 'sub' 'sub_ln558_130' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2374 [1/1] (1.14ns)   --->   "%add_ln557_131 = add i32 %tmp_1152, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2374 'add' 'add_ln557_131' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2375 [1/1] (0.00ns)   --->   "%trunc_ln557_130 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_131, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2375 'partselect' 'trunc_ln557_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%sext_ln557_131 = sext i19 %trunc_ln557_130" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2376 'sext' 'sext_ln557_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2377 [1/1] (0.00ns)   --->   "%and_ln558_130 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_130, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2377 'bitconcatenate' 'and_ln558_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (1.14ns)   --->   "%sub_ln558_131 = sub i32 %tmp_1152, i32 %and_ln558_130" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2378 'sub' 'sub_ln558_131' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2379 [1/1] (1.14ns)   --->   "%add_ln557_132 = add i32 %tmp_1154, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2379 'add' 'add_ln557_132' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2380 [1/1] (0.00ns)   --->   "%trunc_ln557_131 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_132, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2380 'partselect' 'trunc_ln557_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%sext_ln557_132 = sext i19 %trunc_ln557_131" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2381 'sext' 'sext_ln557_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%and_ln558_131 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_131, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2382 'bitconcatenate' 'and_ln558_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (1.14ns)   --->   "%sub_ln558_132 = sub i32 %tmp_1154, i32 %and_ln558_131" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2383 'sub' 'sub_ln558_132' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2384 [1/1] (1.14ns)   --->   "%add_ln557_133 = add i32 %tmp_1156, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2384 'add' 'add_ln557_133' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2385 [1/1] (0.00ns)   --->   "%trunc_ln557_132 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_133, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2385 'partselect' 'trunc_ln557_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%sext_ln557_133 = sext i19 %trunc_ln557_132" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2386 'sext' 'sext_ln557_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%and_ln558_132 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_132, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2387 'bitconcatenate' 'and_ln558_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (1.14ns)   --->   "%sub_ln558_133 = sub i32 %tmp_1156, i32 %and_ln558_132" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2388 'sub' 'sub_ln558_133' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2389 [1/1] (1.14ns)   --->   "%add_ln557_134 = add i32 %tmp_1158, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2389 'add' 'add_ln557_134' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2390 [1/1] (0.00ns)   --->   "%trunc_ln557_133 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_134, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2390 'partselect' 'trunc_ln557_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%tmp_686 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_133, i32 %sext_ln557_133, i32 %sext_ln557_132, i32 %sext_ln557_131, i32 %sext_ln557_130, i32 %sext_ln557_129, i32 %sext_ln557_128, i32 %sext_ln557_127, i32 %sext_ln557_126, i32 %sext_ln557_125" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2391 'bitconcatenate' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%sext_ln557_134 = sext i307 %tmp_686" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2392 'sext' 'sext_ln557_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%and_ln558_133 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_133, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2393 'bitconcatenate' 'and_ln558_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (1.14ns)   --->   "%sub_ln558_134 = sub i32 %tmp_1158, i32 %and_ln558_133" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2394 'sub' 'sub_ln558_134' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_178)   --->   "%tmp_689 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_134, i32 %sub_ln566_5, i32 %add_ln537_132, i32 %sub_ln566_3, i32 %add_ln537_130, i32 %sub_ln566_1, i32 %add_ln537_128, i32 %sub_ln540_127, i32 %add_ln537_126, i32 %sub_ln540_125" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 2395 'bitconcatenate' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_178)   --->   "%select_ln535_177 = select i1 %icmp_ln535, i320 %tmp_678, i320 %tmp_677" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2396 'select' 'select_ln535_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2397 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_178 = select i1 %icmp_ln535_1, i320 %tmp_689, i320 %select_ln535_177" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2397 'select' 'select_ln535_178' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_180)   --->   "%select_ln535_179 = select i1 %icmp_ln535_2, i320 %sext_ln557_134, i320 %select_ln535_178" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2398 'select' 'select_ln535_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2399 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_180 = select i1 %icmp_ln535_3, i320 %tmp_685, i320 %select_ln535_179" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2399 'select' 'select_ln535_180' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_182)   --->   "%select_ln535_181 = select i1 %icmp_ln535_4, i320 %tmp_684, i320 %select_ln535_180" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2400 'select' 'select_ln535_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2401 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_182 = select i1 %icmp_ln535_5, i320 %sext_ln548_134, i320 %select_ln535_181" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2401 'select' 'select_ln535_182' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_184)   --->   "%select_ln535_183 = select i1 %icmp_ln535_6, i320 %tmp_680, i320 %select_ln535_182" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2402 'select' 'select_ln535_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2403 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_184 = select i1 %icmp_ln535_7, i320 %tmp_679, i320 %select_ln535_183" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2403 'select' 'select_ln535_184' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%tmp_1180 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4320, i32 4351" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2404 'partselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%tmp_1181 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4320, i32 4351" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2405 'partselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (1.14ns)   --->   "%add_ln537_135 = add i32 %tmp_1181, i32 %tmp_1180" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2406 'add' 'add_ln537_135' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2407 [1/1] (0.00ns)   --->   "%tmp_1182 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4352, i32 4383" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2407 'partselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%tmp_1183 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4352, i32 4383" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2408 'partselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (1.14ns)   --->   "%add_ln537_136 = add i32 %tmp_1183, i32 %tmp_1182" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2409 'add' 'add_ln537_136' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%tmp_1184 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4384, i32 4415" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2410 'partselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (0.00ns)   --->   "%tmp_1185 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4384, i32 4415" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2411 'partselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2412 [1/1] (1.14ns)   --->   "%add_ln537_137 = add i32 %tmp_1185, i32 %tmp_1184" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2412 'add' 'add_ln537_137' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2413 [1/1] (0.00ns)   --->   "%tmp_1186 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4416, i32 4447" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2413 'partselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%tmp_1187 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4416, i32 4447" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2414 'partselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (1.14ns)   --->   "%add_ln537_138 = add i32 %tmp_1187, i32 %tmp_1186" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2415 'add' 'add_ln537_138' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_188)   --->   "%tmp_698 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_138, i32 %add_ln537_137, i32 %add_ln537_136, i32 %add_ln537_135" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2416 'bitconcatenate' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2417 [1/1] (1.14ns)   --->   "%sub_ln566_7 = sub i32 %tmp_1180, i32 %tmp_1181" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2417 'sub' 'sub_ln566_7' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2418 [1/1] (1.14ns)   --->   "%sub_ln566_8 = sub i32 %tmp_1182, i32 %tmp_1183" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2418 'sub' 'sub_ln566_8' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2419 [1/1] (1.14ns)   --->   "%sub_ln566_9 = sub i32 %tmp_1184, i32 %tmp_1185" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2419 'sub' 'sub_ln566_9' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2420 [1/1] (1.14ns)   --->   "%sub_ln566_10 = sub i32 %tmp_1186, i32 %tmp_1187" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2420 'sub' 'sub_ln566_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%tmp_699 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln566_10, i32 %sub_ln566_9, i32 %sub_ln566_8, i32 %sub_ln566_7" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2421 'bitconcatenate' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (0.00ns)   --->   "%sext_ln543_270 = sext i32 %tmp_1180" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2422 'sext' 'sext_ln543_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln543_271 = sext i32 %tmp_1181" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2423 'sext' 'sext_ln543_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (3.90ns)   --->   "%tmp_1188 = mul i64 %sext_ln543_271, i64 %sext_ln543_270" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2424 'mul' 'tmp_1188' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_194)   --->   "%trunc_ln544_135 = trunc i64 %tmp_1188" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2425 'trunc' 'trunc_ln544_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2426 [1/1] (0.00ns)   --->   "%sext_ln543_272 = sext i32 %tmp_1182" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2426 'sext' 'sext_ln543_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2427 [1/1] (0.00ns)   --->   "%sext_ln543_273 = sext i32 %tmp_1183" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2427 'sext' 'sext_ln543_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2428 [1/1] (3.90ns)   --->   "%tmp_1189 = mul i64 %sext_ln543_273, i64 %sext_ln543_272" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2428 'mul' 'tmp_1189' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_194)   --->   "%trunc_ln544_136 = trunc i64 %tmp_1189" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2429 'trunc' 'trunc_ln544_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (0.00ns)   --->   "%sext_ln543_274 = sext i32 %tmp_1184" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2430 'sext' 'sext_ln543_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln543_275 = sext i32 %tmp_1185" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2431 'sext' 'sext_ln543_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2432 [1/1] (3.90ns)   --->   "%tmp_1190 = mul i64 %sext_ln543_275, i64 %sext_ln543_274" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2432 'mul' 'tmp_1190' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_194)   --->   "%trunc_ln544_137 = trunc i64 %tmp_1190" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2433 'trunc' 'trunc_ln544_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln543_276 = sext i32 %tmp_1186" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2434 'sext' 'sext_ln543_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln543_277 = sext i32 %tmp_1187" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2435 'sext' 'sext_ln543_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2436 [1/1] (3.90ns)   --->   "%tmp_1191 = mul i64 %sext_ln543_277, i64 %sext_ln543_276" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2436 'mul' 'tmp_1191' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_194)   --->   "%trunc_ln544_138 = trunc i64 %tmp_1191" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2437 'trunc' 'trunc_ln544_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_194)   --->   "%tmp_700 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln544_138, i32 %trunc_ln544_137, i32 %trunc_ln544_136, i32 %trunc_ln544_135" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2438 'bitconcatenate' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (1.14ns)   --->   "%add_ln548_135 = add i32 %tmp_1180, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2439 'add' 'add_ln548_135' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_192)   --->   "%trunc_ln548_134 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_135, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2440 'partselect' 'trunc_ln548_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2441 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_192)   --->   "%sext_ln548_135 = sext i9 %trunc_ln548_134" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2441 'sext' 'sext_ln548_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (1.14ns)   --->   "%add_ln548_136 = add i32 %tmp_1182, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2442 'add' 'add_ln548_136' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_192)   --->   "%trunc_ln548_135 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_136, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2443 'partselect' 'trunc_ln548_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2444 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_192)   --->   "%sext_ln548_136 = sext i9 %trunc_ln548_135" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2444 'sext' 'sext_ln548_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2445 [1/1] (1.14ns)   --->   "%add_ln548_137 = add i32 %tmp_1184, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2445 'add' 'add_ln548_137' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_192)   --->   "%trunc_ln548_136 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_137, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2446 'partselect' 'trunc_ln548_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_192)   --->   "%sext_ln548_137 = sext i9 %trunc_ln548_136" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2447 'sext' 'sext_ln548_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (1.14ns)   --->   "%add_ln548_138 = add i32 %tmp_1186, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2448 'add' 'add_ln548_138' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_192)   --->   "%trunc_ln548_137 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_138, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2449 'partselect' 'trunc_ln548_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_192)   --->   "%tmp_703 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i9.i32.i32.i32, i9 %trunc_ln548_137, i32 %sext_ln548_137, i32 %sext_ln548_136, i32 %sext_ln548_135" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2450 'bitconcatenate' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_192)   --->   "%sext_ln548_138 = sext i105 %tmp_703" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2451 'sext' 'sext_ln548_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_135)   --->   "%tmp_1192 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4351" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2452 'bitselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_135)   --->   "%select_ln551_135 = select i1 %tmp_1192, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2453 'select' 'select_ln551_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2454 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_135 = add i32 %select_ln551_135, i32 %tmp_1180" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2454 'add' 'add_ln551_135' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_136)   --->   "%tmp_1193 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4383" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2455 'bitselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_136)   --->   "%select_ln551_136 = select i1 %tmp_1193, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2456 'select' 'select_ln551_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2457 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_136 = add i32 %select_ln551_136, i32 %tmp_1182" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2457 'add' 'add_ln551_136' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_137)   --->   "%tmp_1194 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4415" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2458 'bitselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_137)   --->   "%select_ln551_137 = select i1 %tmp_1194, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2459 'select' 'select_ln551_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2460 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_137 = add i32 %select_ln551_137, i32 %tmp_1184" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2460 'add' 'add_ln551_137' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_138)   --->   "%tmp_1195 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4447" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2461 'bitselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_138)   --->   "%select_ln551_138 = select i1 %tmp_1195, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2462 'select' 'select_ln551_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2463 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_138 = add i32 %select_ln551_138, i32 %tmp_1186" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2463 'add' 'add_ln551_138' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2464 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_192)   --->   "%tmp_704 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln551_138, i32 %add_ln551_137, i32 %add_ln551_136, i32 %add_ln551_135" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2464 'bitconcatenate' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_190)   --->   "%tmp_705 = partselect i128 @_ssdm_op_PartSelect.i128.i8192.i32.i32, i8192 %p_read_10, i32 4320, i32 4447" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 2465 'partselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (1.14ns)   --->   "%add_ln557_135 = add i32 %tmp_1180, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2466 'add' 'add_ln557_135' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%trunc_ln557_134 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_135, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2467 'partselect' 'trunc_ln557_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_190)   --->   "%sext_ln557_135 = sext i19 %trunc_ln557_134" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2468 'sext' 'sext_ln557_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (0.00ns)   --->   "%and_ln558_134 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_134, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2469 'bitconcatenate' 'and_ln558_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2470 [1/1] (1.14ns)   --->   "%sub_ln558_135 = sub i32 %tmp_1180, i32 %and_ln558_134" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2470 'sub' 'sub_ln558_135' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2471 [1/1] (1.14ns)   --->   "%add_ln557_136 = add i32 %tmp_1182, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2471 'add' 'add_ln557_136' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%trunc_ln557_135 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_136, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2472 'partselect' 'trunc_ln557_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_190)   --->   "%sext_ln557_136 = sext i19 %trunc_ln557_135" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2473 'sext' 'sext_ln557_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2474 [1/1] (0.00ns)   --->   "%and_ln558_135 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_135, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2474 'bitconcatenate' 'and_ln558_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2475 [1/1] (1.14ns)   --->   "%sub_ln558_136 = sub i32 %tmp_1182, i32 %and_ln558_135" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2475 'sub' 'sub_ln558_136' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2476 [1/1] (1.14ns)   --->   "%add_ln557_137 = add i32 %tmp_1184, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2476 'add' 'add_ln557_137' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%trunc_ln557_136 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_137, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2477 'partselect' 'trunc_ln557_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_190)   --->   "%sext_ln557_137 = sext i19 %trunc_ln557_136" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2478 'sext' 'sext_ln557_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2479 [1/1] (0.00ns)   --->   "%and_ln558_136 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_136, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2479 'bitconcatenate' 'and_ln558_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2480 [1/1] (1.14ns)   --->   "%sub_ln558_137 = sub i32 %tmp_1184, i32 %and_ln558_136" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2480 'sub' 'sub_ln558_137' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2481 [1/1] (1.14ns)   --->   "%add_ln557_138 = add i32 %tmp_1186, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2481 'add' 'add_ln557_138' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2482 [1/1] (0.00ns)   --->   "%trunc_ln557_137 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_138, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2482 'partselect' 'trunc_ln557_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_190)   --->   "%tmp_706 = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i19.i32.i32.i32, i19 %trunc_ln557_137, i32 %sext_ln557_137, i32 %sext_ln557_136, i32 %sext_ln557_135" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2483 'bitconcatenate' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_190)   --->   "%sext_ln557_138 = sext i115 %tmp_706" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2484 'sext' 'sext_ln557_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%and_ln558_137 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_137, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2485 'bitconcatenate' 'and_ln558_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (1.14ns)   --->   "%sub_ln558_138 = sub i32 %tmp_1186, i32 %and_ln558_137" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2486 'sub' 'sub_ln558_138' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_188)   --->   "%tmp_709 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_138, i32 %sub_ln566_9, i32 %add_ln537_136, i32 %sub_ln566_7" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 2487 'bitconcatenate' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_188)   --->   "%select_ln535_187 = select i1 %icmp_ln535, i128 %tmp_699, i128 %tmp_698" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2488 'select' 'select_ln535_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2489 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_188 = select i1 %icmp_ln535_1, i128 %tmp_709, i128 %select_ln535_187" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2489 'select' 'select_ln535_188' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_190)   --->   "%select_ln535_189 = select i1 %icmp_ln535_2, i128 %sext_ln557_138, i128 %select_ln535_188" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2490 'select' 'select_ln535_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2491 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_190 = select i1 %icmp_ln535_3, i128 %tmp_705, i128 %select_ln535_189" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2491 'select' 'select_ln535_190' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_192)   --->   "%select_ln535_191 = select i1 %icmp_ln535_4, i128 %tmp_704, i128 %select_ln535_190" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2492 'select' 'select_ln535_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2493 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_192 = select i1 %icmp_ln535_5, i128 %sext_ln548_138, i128 %select_ln535_191" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2493 'select' 'select_ln535_192' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_194)   --->   "%select_ln535_193 = select i1 %icmp_ln535_6, i128 %tmp_700, i128 %select_ln535_192" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2494 'select' 'select_ln535_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2495 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_194 = select i1 %icmp_ln535_7, i128 %tmp_699, i128 %select_ln535_193" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2495 'select' 'select_ln535_194' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%tmp_1196 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4448, i32 4479" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2496 'partselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (0.00ns)   --->   "%tmp_1197 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4448, i32 4479" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2497 'partselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2498 [1/1] (1.14ns)   --->   "%add_ln537_139 = add i32 %tmp_1197, i32 %tmp_1196" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2498 'add' 'add_ln537_139' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2499 [1/1] (0.00ns)   --->   "%tmp_1198 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4480, i32 4511" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2499 'partselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2500 [1/1] (0.00ns)   --->   "%tmp_1199 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4480, i32 4511" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2500 'partselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2501 [1/1] (1.14ns)   --->   "%add_ln537_140 = add i32 %tmp_1199, i32 %tmp_1198" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2501 'add' 'add_ln537_140' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2502 [1/1] (0.00ns)   --->   "%tmp_1200 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4512, i32 4543" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2502 'partselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%tmp_1201 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4512, i32 4543" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2503 'partselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (1.14ns)   --->   "%add_ln537_141 = add i32 %tmp_1201, i32 %tmp_1200" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2504 'add' 'add_ln537_141' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2505 [1/1] (0.00ns)   --->   "%tmp_1202 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4544, i32 4575" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2505 'partselect' 'tmp_1202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2506 [1/1] (0.00ns)   --->   "%tmp_1203 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4544, i32 4575" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2506 'partselect' 'tmp_1203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2507 [1/1] (1.14ns)   --->   "%add_ln537_142 = add i32 %tmp_1203, i32 %tmp_1202" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2507 'add' 'add_ln537_142' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2508 [1/1] (0.00ns)   --->   "%tmp_1204 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4576, i32 4607" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2508 'partselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2509 [1/1] (0.00ns)   --->   "%tmp_1205 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4576, i32 4607" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2509 'partselect' 'tmp_1205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2510 [1/1] (1.14ns)   --->   "%add_ln537_143 = add i32 %tmp_1205, i32 %tmp_1204" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2510 'add' 'add_ln537_143' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2511 [1/1] (0.00ns)   --->   "%tmp_1206 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4608, i32 4639" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2511 'partselect' 'tmp_1206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2512 [1/1] (0.00ns)   --->   "%tmp_1207 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4608, i32 4639" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2512 'partselect' 'tmp_1207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2513 [1/1] (1.14ns)   --->   "%add_ln537_144 = add i32 %tmp_1207, i32 %tmp_1206" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2513 'add' 'add_ln537_144' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2514 [1/1] (0.00ns)   --->   "%tmp_1208 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4640, i32 4671" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2514 'partselect' 'tmp_1208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2515 [1/1] (0.00ns)   --->   "%tmp_1209 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4640, i32 4671" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2515 'partselect' 'tmp_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2516 [1/1] (1.14ns)   --->   "%add_ln537_145 = add i32 %tmp_1209, i32 %tmp_1208" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2516 'add' 'add_ln537_145' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2517 [1/1] (0.00ns)   --->   "%tmp_1210 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4672, i32 4703" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2517 'partselect' 'tmp_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2518 [1/1] (0.00ns)   --->   "%tmp_1211 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4672, i32 4703" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2518 'partselect' 'tmp_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2519 [1/1] (1.14ns)   --->   "%add_ln537_146 = add i32 %tmp_1211, i32 %tmp_1210" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2519 'add' 'add_ln537_146' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2520 [1/1] (0.00ns)   --->   "%tmp_1212 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4704, i32 4735" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2520 'partselect' 'tmp_1212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2521 [1/1] (0.00ns)   --->   "%tmp_1213 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4704, i32 4735" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2521 'partselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2522 [1/1] (1.14ns)   --->   "%add_ln537_147 = add i32 %tmp_1213, i32 %tmp_1212" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2522 'add' 'add_ln537_147' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2523 [1/1] (0.00ns)   --->   "%tmp_1214 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4736, i32 4767" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2523 'partselect' 'tmp_1214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2524 [1/1] (0.00ns)   --->   "%tmp_1215 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4736, i32 4767" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2524 'partselect' 'tmp_1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (1.14ns)   --->   "%add_ln537_148 = add i32 %tmp_1215, i32 %tmp_1214" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2525 'add' 'add_ln537_148' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_198)   --->   "%tmp_730 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_148, i32 %add_ln537_147, i32 %add_ln537_146, i32 %add_ln537_145, i32 %add_ln537_144, i32 %add_ln537_143, i32 %add_ln537_142, i32 %add_ln537_141, i32 %add_ln537_140, i32 %add_ln537_139" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2526 'bitconcatenate' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2527 [1/1] (1.14ns)   --->   "%sub_ln566_11 = sub i32 %tmp_1196, i32 %tmp_1197" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2527 'sub' 'sub_ln566_11' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2528 [1/1] (1.14ns)   --->   "%sub_ln566_12 = sub i32 %tmp_1198, i32 %tmp_1199" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2528 'sub' 'sub_ln566_12' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2529 [1/1] (1.14ns)   --->   "%sub_ln566_13 = sub i32 %tmp_1200, i32 %tmp_1201" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2529 'sub' 'sub_ln566_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2530 [1/1] (1.14ns)   --->   "%sub_ln566_14 = sub i32 %tmp_1202, i32 %tmp_1203" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2530 'sub' 'sub_ln566_14' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2531 [1/1] (1.14ns)   --->   "%sub_ln566_15 = sub i32 %tmp_1204, i32 %tmp_1205" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2531 'sub' 'sub_ln566_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2532 [1/1] (1.14ns)   --->   "%sub_ln566_16 = sub i32 %tmp_1206, i32 %tmp_1207" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2532 'sub' 'sub_ln566_16' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2533 [1/1] (1.14ns)   --->   "%sub_ln566_17 = sub i32 %tmp_1208, i32 %tmp_1209" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2533 'sub' 'sub_ln566_17' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2534 [1/1] (1.14ns)   --->   "%sub_ln566_18 = sub i32 %tmp_1210, i32 %tmp_1211" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2534 'sub' 'sub_ln566_18' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2535 [1/1] (1.14ns)   --->   "%sub_ln566_19 = sub i32 %tmp_1212, i32 %tmp_1213" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2535 'sub' 'sub_ln566_19' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2536 [1/1] (1.14ns)   --->   "%sub_ln566_20 = sub i32 %tmp_1214, i32 %tmp_1215" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2536 'sub' 'sub_ln566_20' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2537 [1/1] (0.00ns)   --->   "%tmp_731 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_20, i32 %sub_ln566_19, i32 %sub_ln566_18, i32 %sub_ln566_17, i32 %sub_ln566_16, i32 %sub_ln566_15, i32 %sub_ln566_14, i32 %sub_ln566_13, i32 %sub_ln566_12, i32 %sub_ln566_11" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2537 'bitconcatenate' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2538 [1/1] (1.14ns)   --->   "%add_ln548_139 = add i32 %tmp_1196, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2538 'add' 'add_ln548_139' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%trunc_ln548_138 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_139, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2539 'partselect' 'trunc_ln548_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%sext_ln548_139 = sext i9 %trunc_ln548_138" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2540 'sext' 'sext_ln548_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2541 [1/1] (1.14ns)   --->   "%add_ln548_140 = add i32 %tmp_1198, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2541 'add' 'add_ln548_140' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%trunc_ln548_139 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_140, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2542 'partselect' 'trunc_ln548_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%sext_ln548_140 = sext i9 %trunc_ln548_139" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2543 'sext' 'sext_ln548_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2544 [1/1] (1.14ns)   --->   "%add_ln548_141 = add i32 %tmp_1200, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2544 'add' 'add_ln548_141' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%trunc_ln548_140 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_141, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2545 'partselect' 'trunc_ln548_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%sext_ln548_141 = sext i9 %trunc_ln548_140" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2546 'sext' 'sext_ln548_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (1.14ns)   --->   "%add_ln548_142 = add i32 %tmp_1202, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2547 'add' 'add_ln548_142' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%trunc_ln548_141 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_142, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2548 'partselect' 'trunc_ln548_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%sext_ln548_142 = sext i9 %trunc_ln548_141" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2549 'sext' 'sext_ln548_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2550 [1/1] (1.14ns)   --->   "%add_ln548_143 = add i32 %tmp_1204, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2550 'add' 'add_ln548_143' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%trunc_ln548_142 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_143, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2551 'partselect' 'trunc_ln548_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%sext_ln548_143 = sext i9 %trunc_ln548_142" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2552 'sext' 'sext_ln548_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2553 [1/1] (1.14ns)   --->   "%add_ln548_144 = add i32 %tmp_1206, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2553 'add' 'add_ln548_144' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%trunc_ln548_143 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_144, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2554 'partselect' 'trunc_ln548_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%sext_ln548_144 = sext i9 %trunc_ln548_143" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2555 'sext' 'sext_ln548_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2556 [1/1] (1.14ns)   --->   "%add_ln548_145 = add i32 %tmp_1208, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2556 'add' 'add_ln548_145' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%trunc_ln548_144 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_145, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2557 'partselect' 'trunc_ln548_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%sext_ln548_145 = sext i9 %trunc_ln548_144" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2558 'sext' 'sext_ln548_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2559 [1/1] (1.14ns)   --->   "%add_ln548_146 = add i32 %tmp_1210, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2559 'add' 'add_ln548_146' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%trunc_ln548_145 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_146, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2560 'partselect' 'trunc_ln548_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%sext_ln548_146 = sext i9 %trunc_ln548_145" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2561 'sext' 'sext_ln548_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2562 [1/1] (1.14ns)   --->   "%add_ln548_147 = add i32 %tmp_1212, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2562 'add' 'add_ln548_147' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2563 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%trunc_ln548_146 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_147, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2563 'partselect' 'trunc_ln548_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%sext_ln548_147 = sext i9 %trunc_ln548_146" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2564 'sext' 'sext_ln548_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2565 [1/1] (1.14ns)   --->   "%add_ln548_148 = add i32 %tmp_1214, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2565 'add' 'add_ln548_148' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2566 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%trunc_ln548_147 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_148, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2566 'partselect' 'trunc_ln548_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2567 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%tmp_735 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_147, i32 %sext_ln548_147, i32 %sext_ln548_146, i32 %sext_ln548_145, i32 %sext_ln548_144, i32 %sext_ln548_143, i32 %sext_ln548_142, i32 %sext_ln548_141, i32 %sext_ln548_140, i32 %sext_ln548_139" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2567 'bitconcatenate' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2568 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%sext_ln548_148 = sext i297 %tmp_735" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2568 'sext' 'sext_ln548_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_139)   --->   "%tmp_1226 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4479" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2569 'bitselect' 'tmp_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2570 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_139)   --->   "%select_ln551_139 = select i1 %tmp_1226, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2570 'select' 'select_ln551_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2571 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_139 = add i32 %select_ln551_139, i32 %tmp_1196" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2571 'add' 'add_ln551_139' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2572 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_140)   --->   "%tmp_1227 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4511" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2572 'bitselect' 'tmp_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2573 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_140)   --->   "%select_ln551_140 = select i1 %tmp_1227, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2573 'select' 'select_ln551_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2574 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_140 = add i32 %select_ln551_140, i32 %tmp_1198" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2574 'add' 'add_ln551_140' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_141)   --->   "%tmp_1228 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4543" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2575 'bitselect' 'tmp_1228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_141)   --->   "%select_ln551_141 = select i1 %tmp_1228, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2576 'select' 'select_ln551_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2577 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_141 = add i32 %select_ln551_141, i32 %tmp_1200" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2577 'add' 'add_ln551_141' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_142)   --->   "%tmp_1229 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4575" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2578 'bitselect' 'tmp_1229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_142)   --->   "%select_ln551_142 = select i1 %tmp_1229, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2579 'select' 'select_ln551_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2580 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_142 = add i32 %select_ln551_142, i32 %tmp_1202" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2580 'add' 'add_ln551_142' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_143)   --->   "%tmp_1230 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4607" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2581 'bitselect' 'tmp_1230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_143)   --->   "%select_ln551_143 = select i1 %tmp_1230, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2582 'select' 'select_ln551_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2583 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_143 = add i32 %select_ln551_143, i32 %tmp_1204" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2583 'add' 'add_ln551_143' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_144)   --->   "%tmp_1231 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4639" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2584 'bitselect' 'tmp_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_144)   --->   "%select_ln551_144 = select i1 %tmp_1231, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2585 'select' 'select_ln551_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2586 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_144 = add i32 %select_ln551_144, i32 %tmp_1206" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2586 'add' 'add_ln551_144' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_145)   --->   "%tmp_1232 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4671" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2587 'bitselect' 'tmp_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_145)   --->   "%select_ln551_145 = select i1 %tmp_1232, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2588 'select' 'select_ln551_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2589 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_145 = add i32 %select_ln551_145, i32 %tmp_1208" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2589 'add' 'add_ln551_145' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_146)   --->   "%tmp_1233 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4703" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2590 'bitselect' 'tmp_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_146)   --->   "%select_ln551_146 = select i1 %tmp_1233, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2591 'select' 'select_ln551_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2592 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_146 = add i32 %select_ln551_146, i32 %tmp_1210" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2592 'add' 'add_ln551_146' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2593 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_147)   --->   "%tmp_1234 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4735" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2593 'bitselect' 'tmp_1234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_147)   --->   "%select_ln551_147 = select i1 %tmp_1234, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2594 'select' 'select_ln551_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2595 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_147 = add i32 %select_ln551_147, i32 %tmp_1212" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2595 'add' 'add_ln551_147' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_148)   --->   "%tmp_1235 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4767" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2596 'bitselect' 'tmp_1235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_148)   --->   "%select_ln551_148 = select i1 %tmp_1235, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2597 'select' 'select_ln551_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2598 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_148 = add i32 %select_ln551_148, i32 %tmp_1214" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2598 'add' 'add_ln551_148' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%tmp_736 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_148, i32 %add_ln551_147, i32 %add_ln551_146, i32 %add_ln551_145, i32 %add_ln551_144, i32 %add_ln551_143, i32 %add_ln551_142, i32 %add_ln551_141, i32 %add_ln551_140, i32 %add_ln551_139" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2599 'bitconcatenate' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%tmp_737 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 4448, i32 4767" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 2600 'partselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2601 [1/1] (1.14ns)   --->   "%add_ln557_139 = add i32 %tmp_1196, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2601 'add' 'add_ln557_139' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2602 [1/1] (0.00ns)   --->   "%trunc_ln557_138 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_139, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2602 'partselect' 'trunc_ln557_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2603 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%sext_ln557_139 = sext i19 %trunc_ln557_138" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2603 'sext' 'sext_ln557_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2604 [1/1] (1.14ns)   --->   "%add_ln557_140 = add i32 %tmp_1198, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2604 'add' 'add_ln557_140' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2605 [1/1] (0.00ns)   --->   "%trunc_ln557_139 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_140, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2605 'partselect' 'trunc_ln557_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2606 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%sext_ln557_140 = sext i19 %trunc_ln557_139" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2606 'sext' 'sext_ln557_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2607 [1/1] (1.14ns)   --->   "%add_ln557_141 = add i32 %tmp_1200, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2607 'add' 'add_ln557_141' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2608 [1/1] (0.00ns)   --->   "%trunc_ln557_140 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_141, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2608 'partselect' 'trunc_ln557_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%sext_ln557_141 = sext i19 %trunc_ln557_140" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2609 'sext' 'sext_ln557_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2610 [1/1] (1.14ns)   --->   "%add_ln557_142 = add i32 %tmp_1202, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2610 'add' 'add_ln557_142' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2611 [1/1] (0.00ns)   --->   "%trunc_ln557_141 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_142, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2611 'partselect' 'trunc_ln557_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%sext_ln557_142 = sext i19 %trunc_ln557_141" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2612 'sext' 'sext_ln557_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2613 [1/1] (1.14ns)   --->   "%add_ln557_143 = add i32 %tmp_1204, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2613 'add' 'add_ln557_143' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2614 [1/1] (0.00ns)   --->   "%trunc_ln557_142 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_143, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2614 'partselect' 'trunc_ln557_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2615 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%sext_ln557_143 = sext i19 %trunc_ln557_142" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2615 'sext' 'sext_ln557_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (1.14ns)   --->   "%add_ln557_144 = add i32 %tmp_1206, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2616 'add' 'add_ln557_144' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%trunc_ln557_143 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_144, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2617 'partselect' 'trunc_ln557_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%sext_ln557_144 = sext i19 %trunc_ln557_143" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2618 'sext' 'sext_ln557_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2619 [1/1] (1.14ns)   --->   "%add_ln557_145 = add i32 %tmp_1208, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2619 'add' 'add_ln557_145' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2620 [1/1] (0.00ns)   --->   "%trunc_ln557_144 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_145, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2620 'partselect' 'trunc_ln557_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2621 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%sext_ln557_145 = sext i19 %trunc_ln557_144" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2621 'sext' 'sext_ln557_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2622 [1/1] (1.14ns)   --->   "%add_ln557_146 = add i32 %tmp_1210, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2622 'add' 'add_ln557_146' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2623 [1/1] (0.00ns)   --->   "%trunc_ln557_145 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_146, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2623 'partselect' 'trunc_ln557_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2624 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%sext_ln557_146 = sext i19 %trunc_ln557_145" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2624 'sext' 'sext_ln557_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2625 [1/1] (1.14ns)   --->   "%add_ln557_147 = add i32 %tmp_1212, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2625 'add' 'add_ln557_147' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2626 [1/1] (0.00ns)   --->   "%trunc_ln557_146 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_147, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2626 'partselect' 'trunc_ln557_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2627 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%sext_ln557_147 = sext i19 %trunc_ln557_146" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2627 'sext' 'sext_ln557_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (1.14ns)   --->   "%add_ln557_148 = add i32 %tmp_1214, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2628 'add' 'add_ln557_148' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2629 [1/1] (0.00ns)   --->   "%trunc_ln557_147 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_148, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2629 'partselect' 'trunc_ln557_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%tmp_738 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_147, i32 %sext_ln557_147, i32 %sext_ln557_146, i32 %sext_ln557_145, i32 %sext_ln557_144, i32 %sext_ln557_143, i32 %sext_ln557_142, i32 %sext_ln557_141, i32 %sext_ln557_140, i32 %sext_ln557_139" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2630 'bitconcatenate' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%sext_ln557_148 = sext i307 %tmp_738" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2631 'sext' 'sext_ln557_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_198)   --->   "%tmp_741 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_148, i32 %sub_ln566_19, i32 %add_ln537_146, i32 %sub_ln566_17, i32 %add_ln537_144, i32 %sub_ln566_15, i32 %add_ln537_142, i32 %sub_ln566_13, i32 %add_ln537_140, i32 %sub_ln566_11" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 2632 'bitconcatenate' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_198)   --->   "%select_ln535_197 = select i1 %icmp_ln535, i320 %tmp_731, i320 %tmp_730" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2633 'select' 'select_ln535_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2634 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_198 = select i1 %icmp_ln535_1, i320 %tmp_741, i320 %select_ln535_197" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2634 'select' 'select_ln535_198' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_200)   --->   "%select_ln535_199 = select i1 %icmp_ln535_2, i320 %sext_ln557_148, i320 %select_ln535_198" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2635 'select' 'select_ln535_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2636 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_200 = select i1 %icmp_ln535_3, i320 %tmp_737, i320 %select_ln535_199" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2636 'select' 'select_ln535_200' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_202)   --->   "%select_ln535_201 = select i1 %icmp_ln535_4, i320 %tmp_736, i320 %select_ln535_200" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2637 'select' 'select_ln535_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2638 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_202 = select i1 %icmp_ln535_5, i320 %sext_ln548_148, i320 %select_ln535_201" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2638 'select' 'select_ln535_202' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2639 [1/1] (0.00ns)   --->   "%tmp_1236 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4768, i32 4799" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2639 'partselect' 'tmp_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2640 [1/1] (0.00ns)   --->   "%tmp_1237 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4768, i32 4799" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2640 'partselect' 'tmp_1237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2641 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_149)   --->   "%tmp_1240 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4799" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2641 'bitselect' 'tmp_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_149)   --->   "%select_ln551_149 = select i1 %tmp_1240, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2642 'select' 'select_ln551_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2643 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_149 = add i32 %select_ln551_149, i32 %tmp_1236" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2643 'add' 'add_ln551_149' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2644 [1/1] (0.00ns)   --->   "%tmp_1242 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4800, i32 4831" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2644 'partselect' 'tmp_1242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2645 [1/1] (0.00ns)   --->   "%tmp_1243 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4800, i32 4831" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2645 'partselect' 'tmp_1243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2646 [1/1] (1.14ns)   --->   "%add_ln537_150 = add i32 %tmp_1243, i32 %tmp_1242" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2646 'add' 'add_ln537_150' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2647 [1/1] (0.00ns)   --->   "%tmp_1244 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4832, i32 4863" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2647 'partselect' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2648 [1/1] (0.00ns)   --->   "%tmp_1245 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4832, i32 4863" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2648 'partselect' 'tmp_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2649 [1/1] (1.14ns)   --->   "%add_ln537_151 = add i32 %tmp_1245, i32 %tmp_1244" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2649 'add' 'add_ln537_151' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2650 [1/1] (0.00ns)   --->   "%tmp_1246 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4864, i32 4895" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2650 'partselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2651 [1/1] (0.00ns)   --->   "%tmp_1247 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4864, i32 4895" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2651 'partselect' 'tmp_1247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2652 [1/1] (1.14ns)   --->   "%add_ln537_152 = add i32 %tmp_1247, i32 %tmp_1246" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2652 'add' 'add_ln537_152' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2653 [1/1] (0.00ns)   --->   "%tmp_1248 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4896, i32 4927" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2653 'partselect' 'tmp_1248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2654 [1/1] (0.00ns)   --->   "%tmp_1249 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4896, i32 4927" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2654 'partselect' 'tmp_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2655 [1/1] (1.14ns)   --->   "%add_ln537_153 = add i32 %tmp_1249, i32 %tmp_1248" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2655 'add' 'add_ln537_153' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2656 [1/1] (0.00ns)   --->   "%tmp_1250 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4928, i32 4959" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2656 'partselect' 'tmp_1250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2657 [1/1] (0.00ns)   --->   "%tmp_1251 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4928, i32 4959" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2657 'partselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2658 [1/1] (1.14ns)   --->   "%add_ln537_154 = add i32 %tmp_1251, i32 %tmp_1250" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2658 'add' 'add_ln537_154' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%tmp_1252 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4960, i32 4991" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2659 'partselect' 'tmp_1252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (0.00ns)   --->   "%tmp_1253 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4960, i32 4991" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2660 'partselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2661 [1/1] (1.14ns)   --->   "%add_ln537_155 = add i32 %tmp_1253, i32 %tmp_1252" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2661 'add' 'add_ln537_155' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2662 [1/1] (0.00ns)   --->   "%tmp_1254 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 4992, i32 5023" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2662 'partselect' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2663 [1/1] (0.00ns)   --->   "%tmp_1255 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 4992, i32 5023" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2663 'partselect' 'tmp_1255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2664 [1/1] (1.14ns)   --->   "%add_ln537_156 = add i32 %tmp_1255, i32 %tmp_1254" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2664 'add' 'add_ln537_156' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%tmp_1256 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5024, i32 5055" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2665 'partselect' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_1257 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5024, i32 5055" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2666 'partselect' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2667 [1/1] (1.14ns)   --->   "%add_ln537_157 = add i32 %tmp_1257, i32 %tmp_1256" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2667 'add' 'add_ln537_157' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2668 [1/1] (0.00ns)   --->   "%tmp_1258 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5056, i32 5087" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2668 'partselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2669 [1/1] (0.00ns)   --->   "%tmp_1259 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5056, i32 5087" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2669 'partselect' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2670 [1/1] (1.14ns)   --->   "%add_ln537_158 = add i32 %tmp_1259, i32 %tmp_1258" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2670 'add' 'add_ln537_158' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2671 [1/1] (0.00ns)   --->   "%tmp_1260 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5088, i32 5119" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2671 'partselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2672 [1/1] (0.00ns)   --->   "%tmp_1261 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5088, i32 5119" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2672 'partselect' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2673 [1/1] (1.14ns)   --->   "%add_ln537_159 = add i32 %tmp_1261, i32 %tmp_1260" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2673 'add' 'add_ln537_159' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_218)   --->   "%tmp_766 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_159, i32 %add_ln537_158, i32 %add_ln537_157, i32 %add_ln537_156, i32 %add_ln537_155, i32 %add_ln537_154, i32 %add_ln537_153, i32 %add_ln537_152, i32 %add_ln537_151, i32 %add_ln537_150" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2674 'bitconcatenate' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2675 [1/1] (1.14ns)   --->   "%sub_ln566_22 = sub i32 %tmp_1242, i32 %tmp_1243" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2675 'sub' 'sub_ln566_22' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2676 [1/1] (1.14ns)   --->   "%sub_ln566_23 = sub i32 %tmp_1244, i32 %tmp_1245" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2676 'sub' 'sub_ln566_23' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2677 [1/1] (1.14ns)   --->   "%sub_ln566_24 = sub i32 %tmp_1246, i32 %tmp_1247" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2677 'sub' 'sub_ln566_24' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2678 [1/1] (1.14ns)   --->   "%sub_ln566_25 = sub i32 %tmp_1248, i32 %tmp_1249" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2678 'sub' 'sub_ln566_25' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2679 [1/1] (1.14ns)   --->   "%sub_ln566_26 = sub i32 %tmp_1250, i32 %tmp_1251" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2679 'sub' 'sub_ln566_26' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2680 [1/1] (1.14ns)   --->   "%sub_ln566_27 = sub i32 %tmp_1252, i32 %tmp_1253" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2680 'sub' 'sub_ln566_27' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2681 [1/1] (1.14ns)   --->   "%sub_ln566_28 = sub i32 %tmp_1254, i32 %tmp_1255" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2681 'sub' 'sub_ln566_28' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2682 [1/1] (1.14ns)   --->   "%sub_ln566_29 = sub i32 %tmp_1256, i32 %tmp_1257" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2682 'sub' 'sub_ln566_29' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2683 [1/1] (1.14ns)   --->   "%sub_ln566_30 = sub i32 %tmp_1258, i32 %tmp_1259" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2683 'sub' 'sub_ln566_30' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2684 [1/1] (1.14ns)   --->   "%sub_ln566_31 = sub i32 %tmp_1260, i32 %tmp_1261" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2684 'sub' 'sub_ln566_31' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2685 [1/1] (0.00ns)   --->   "%tmp_767 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_31, i32 %sub_ln566_30, i32 %sub_ln566_29, i32 %sub_ln566_28, i32 %sub_ln566_27, i32 %sub_ln566_26, i32 %sub_ln566_25, i32 %sub_ln566_24, i32 %sub_ln566_23, i32 %sub_ln566_22" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2685 'bitconcatenate' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2686 [1/1] (0.00ns)   --->   "%sext_ln543_300 = sext i32 %tmp_1242" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2686 'sext' 'sext_ln543_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2687 [1/1] (0.00ns)   --->   "%sext_ln543_301 = sext i32 %tmp_1243" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2687 'sext' 'sext_ln543_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2688 [1/1] (3.90ns)   --->   "%tmp_1262 = mul i64 %sext_ln543_301, i64 %sext_ln543_300" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2688 'mul' 'tmp_1262' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_224)   --->   "%trunc_ln544_150 = trunc i64 %tmp_1262" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2689 'trunc' 'trunc_ln544_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln543_302 = sext i32 %tmp_1244" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2690 'sext' 'sext_ln543_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (0.00ns)   --->   "%sext_ln543_303 = sext i32 %tmp_1245" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2691 'sext' 'sext_ln543_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2692 [1/1] (3.90ns)   --->   "%tmp_1263 = mul i64 %sext_ln543_303, i64 %sext_ln543_302" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2692 'mul' 'tmp_1263' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_224)   --->   "%trunc_ln544_151 = trunc i64 %tmp_1263" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2693 'trunc' 'trunc_ln544_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2694 [1/1] (0.00ns)   --->   "%sext_ln543_304 = sext i32 %tmp_1246" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2694 'sext' 'sext_ln543_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln543_305 = sext i32 %tmp_1247" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2695 'sext' 'sext_ln543_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2696 [1/1] (3.90ns)   --->   "%tmp_1264 = mul i64 %sext_ln543_305, i64 %sext_ln543_304" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2696 'mul' 'tmp_1264' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_224)   --->   "%trunc_ln544_152 = trunc i64 %tmp_1264" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2697 'trunc' 'trunc_ln544_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln543_306 = sext i32 %tmp_1248" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2698 'sext' 'sext_ln543_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2699 [1/1] (0.00ns)   --->   "%sext_ln543_307 = sext i32 %tmp_1249" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2699 'sext' 'sext_ln543_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2700 [1/1] (3.90ns)   --->   "%tmp_1265 = mul i64 %sext_ln543_307, i64 %sext_ln543_306" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2700 'mul' 'tmp_1265' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_224)   --->   "%trunc_ln544_153 = trunc i64 %tmp_1265" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2701 'trunc' 'trunc_ln544_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln543_308 = sext i32 %tmp_1250" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2702 'sext' 'sext_ln543_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln543_309 = sext i32 %tmp_1251" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2703 'sext' 'sext_ln543_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2704 [1/1] (3.90ns)   --->   "%tmp_1266 = mul i64 %sext_ln543_309, i64 %sext_ln543_308" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2704 'mul' 'tmp_1266' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_224)   --->   "%trunc_ln544_154 = trunc i64 %tmp_1266" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2705 'trunc' 'trunc_ln544_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln543_310 = sext i32 %tmp_1252" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2706 'sext' 'sext_ln543_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2707 [1/1] (0.00ns)   --->   "%sext_ln543_311 = sext i32 %tmp_1253" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2707 'sext' 'sext_ln543_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2708 [1/1] (3.90ns)   --->   "%tmp_1267 = mul i64 %sext_ln543_311, i64 %sext_ln543_310" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2708 'mul' 'tmp_1267' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_224)   --->   "%trunc_ln544_155 = trunc i64 %tmp_1267" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2709 'trunc' 'trunc_ln544_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln543_312 = sext i32 %tmp_1254" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2710 'sext' 'sext_ln543_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2711 [1/1] (0.00ns)   --->   "%sext_ln543_313 = sext i32 %tmp_1255" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2711 'sext' 'sext_ln543_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2712 [1/1] (3.90ns)   --->   "%tmp_1268 = mul i64 %sext_ln543_313, i64 %sext_ln543_312" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2712 'mul' 'tmp_1268' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2713 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_224)   --->   "%trunc_ln544_156 = trunc i64 %tmp_1268" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2713 'trunc' 'trunc_ln544_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln543_314 = sext i32 %tmp_1256" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2714 'sext' 'sext_ln543_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%sext_ln543_315 = sext i32 %tmp_1257" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2715 'sext' 'sext_ln543_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (3.90ns)   --->   "%tmp_1269 = mul i64 %sext_ln543_315, i64 %sext_ln543_314" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2716 'mul' 'tmp_1269' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_224)   --->   "%trunc_ln544_157 = trunc i64 %tmp_1269" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2717 'trunc' 'trunc_ln544_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln543_316 = sext i32 %tmp_1258" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2718 'sext' 'sext_ln543_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2719 [1/1] (0.00ns)   --->   "%sext_ln543_317 = sext i32 %tmp_1259" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2719 'sext' 'sext_ln543_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2720 [1/1] (3.90ns)   --->   "%tmp_1270 = mul i64 %sext_ln543_317, i64 %sext_ln543_316" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2720 'mul' 'tmp_1270' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_224)   --->   "%trunc_ln544_158 = trunc i64 %tmp_1270" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2721 'trunc' 'trunc_ln544_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2722 [1/1] (0.00ns)   --->   "%sext_ln543_318 = sext i32 %tmp_1260" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2722 'sext' 'sext_ln543_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln543_319 = sext i32 %tmp_1261" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2723 'sext' 'sext_ln543_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (3.90ns)   --->   "%tmp_1271 = mul i64 %sext_ln543_319, i64 %sext_ln543_318" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2724 'mul' 'tmp_1271' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_224)   --->   "%trunc_ln544_159 = trunc i64 %tmp_1271" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2725 'trunc' 'trunc_ln544_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_224)   --->   "%tmp_768 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_159, i32 %trunc_ln544_158, i32 %trunc_ln544_157, i32 %trunc_ln544_156, i32 %trunc_ln544_155, i32 %trunc_ln544_154, i32 %trunc_ln544_153, i32 %trunc_ln544_152, i32 %trunc_ln544_151, i32 %trunc_ln544_150" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2726 'bitconcatenate' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2727 [1/1] (1.14ns)   --->   "%add_ln548_150 = add i32 %tmp_1242, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2727 'add' 'add_ln548_150' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%trunc_ln548_149 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_150, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2728 'partselect' 'trunc_ln548_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%sext_ln548_150 = sext i9 %trunc_ln548_149" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2729 'sext' 'sext_ln548_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2730 [1/1] (1.14ns)   --->   "%add_ln548_151 = add i32 %tmp_1244, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2730 'add' 'add_ln548_151' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%trunc_ln548_150 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_151, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2731 'partselect' 'trunc_ln548_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%sext_ln548_151 = sext i9 %trunc_ln548_150" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2732 'sext' 'sext_ln548_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2733 [1/1] (1.14ns)   --->   "%add_ln548_152 = add i32 %tmp_1246, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2733 'add' 'add_ln548_152' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%trunc_ln548_151 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_152, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2734 'partselect' 'trunc_ln548_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%sext_ln548_152 = sext i9 %trunc_ln548_151" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2735 'sext' 'sext_ln548_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2736 [1/1] (1.14ns)   --->   "%add_ln548_153 = add i32 %tmp_1248, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2736 'add' 'add_ln548_153' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%trunc_ln548_152 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_153, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2737 'partselect' 'trunc_ln548_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%sext_ln548_153 = sext i9 %trunc_ln548_152" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2738 'sext' 'sext_ln548_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2739 [1/1] (1.14ns)   --->   "%add_ln548_154 = add i32 %tmp_1250, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2739 'add' 'add_ln548_154' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%trunc_ln548_153 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_154, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2740 'partselect' 'trunc_ln548_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%sext_ln548_154 = sext i9 %trunc_ln548_153" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2741 'sext' 'sext_ln548_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2742 [1/1] (1.14ns)   --->   "%add_ln548_155 = add i32 %tmp_1252, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2742 'add' 'add_ln548_155' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%trunc_ln548_154 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_155, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2743 'partselect' 'trunc_ln548_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2744 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%sext_ln548_155 = sext i9 %trunc_ln548_154" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2744 'sext' 'sext_ln548_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2745 [1/1] (1.14ns)   --->   "%add_ln548_156 = add i32 %tmp_1254, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2745 'add' 'add_ln548_156' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%trunc_ln548_155 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_156, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2746 'partselect' 'trunc_ln548_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%sext_ln548_156 = sext i9 %trunc_ln548_155" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2747 'sext' 'sext_ln548_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2748 [1/1] (1.14ns)   --->   "%add_ln548_157 = add i32 %tmp_1256, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2748 'add' 'add_ln548_157' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%trunc_ln548_156 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_157, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2749 'partselect' 'trunc_ln548_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%sext_ln548_157 = sext i9 %trunc_ln548_156" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2750 'sext' 'sext_ln548_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2751 [1/1] (1.14ns)   --->   "%add_ln548_158 = add i32 %tmp_1258, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2751 'add' 'add_ln548_158' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2752 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%trunc_ln548_157 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_158, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2752 'partselect' 'trunc_ln548_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%sext_ln548_158 = sext i9 %trunc_ln548_157" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2753 'sext' 'sext_ln548_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2754 [1/1] (1.14ns)   --->   "%add_ln548_159 = add i32 %tmp_1260, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2754 'add' 'add_ln548_159' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%trunc_ln548_158 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_159, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2755 'partselect' 'trunc_ln548_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%tmp_771 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_158, i32 %sext_ln548_158, i32 %sext_ln548_157, i32 %sext_ln548_156, i32 %sext_ln548_155, i32 %sext_ln548_154, i32 %sext_ln548_153, i32 %sext_ln548_152, i32 %sext_ln548_151, i32 %sext_ln548_150" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2756 'bitconcatenate' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%sext_ln548_159 = sext i297 %tmp_771" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2757 'sext' 'sext_ln548_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_150)   --->   "%tmp_1272 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4831" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2758 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_150)   --->   "%select_ln551_150 = select i1 %tmp_1272, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2759 'select' 'select_ln551_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2760 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_150 = add i32 %select_ln551_150, i32 %tmp_1242" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2760 'add' 'add_ln551_150' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_151)   --->   "%tmp_1273 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4863" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2761 'bitselect' 'tmp_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_151)   --->   "%select_ln551_151 = select i1 %tmp_1273, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2762 'select' 'select_ln551_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2763 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_151 = add i32 %select_ln551_151, i32 %tmp_1244" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2763 'add' 'add_ln551_151' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2764 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_152)   --->   "%tmp_1274 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4895" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2764 'bitselect' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_152)   --->   "%select_ln551_152 = select i1 %tmp_1274, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2765 'select' 'select_ln551_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2766 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_152 = add i32 %select_ln551_152, i32 %tmp_1246" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2766 'add' 'add_ln551_152' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2767 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_153)   --->   "%tmp_1275 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4927" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2767 'bitselect' 'tmp_1275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2768 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_153)   --->   "%select_ln551_153 = select i1 %tmp_1275, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2768 'select' 'select_ln551_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2769 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_153 = add i32 %select_ln551_153, i32 %tmp_1248" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2769 'add' 'add_ln551_153' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2770 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_154)   --->   "%tmp_1276 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4959" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2770 'bitselect' 'tmp_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2771 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_154)   --->   "%select_ln551_154 = select i1 %tmp_1276, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2771 'select' 'select_ln551_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2772 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_154 = add i32 %select_ln551_154, i32 %tmp_1250" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2772 'add' 'add_ln551_154' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2773 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_155)   --->   "%tmp_1277 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 4991" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2773 'bitselect' 'tmp_1277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_155)   --->   "%select_ln551_155 = select i1 %tmp_1277, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2774 'select' 'select_ln551_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2775 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_155 = add i32 %select_ln551_155, i32 %tmp_1252" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2775 'add' 'add_ln551_155' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_156)   --->   "%tmp_1278 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5023" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2776 'bitselect' 'tmp_1278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_156)   --->   "%select_ln551_156 = select i1 %tmp_1278, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2777 'select' 'select_ln551_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2778 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_156 = add i32 %select_ln551_156, i32 %tmp_1254" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2778 'add' 'add_ln551_156' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_157)   --->   "%tmp_1279 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5055" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2779 'bitselect' 'tmp_1279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_157)   --->   "%select_ln551_157 = select i1 %tmp_1279, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2780 'select' 'select_ln551_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2781 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_157 = add i32 %select_ln551_157, i32 %tmp_1256" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2781 'add' 'add_ln551_157' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_158)   --->   "%tmp_1280 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5087" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2782 'bitselect' 'tmp_1280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_158)   --->   "%select_ln551_158 = select i1 %tmp_1280, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2783 'select' 'select_ln551_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2784 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_158 = add i32 %select_ln551_158, i32 %tmp_1258" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2784 'add' 'add_ln551_158' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_159)   --->   "%tmp_1281 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5119" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2785 'bitselect' 'tmp_1281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_159)   --->   "%select_ln551_159 = select i1 %tmp_1281, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2786 'select' 'select_ln551_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2787 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_159 = add i32 %select_ln551_159, i32 %tmp_1260" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2787 'add' 'add_ln551_159' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%tmp_772 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_159, i32 %add_ln551_158, i32 %add_ln551_157, i32 %add_ln551_156, i32 %add_ln551_155, i32 %add_ln551_154, i32 %add_ln551_153, i32 %add_ln551_152, i32 %add_ln551_151, i32 %add_ln551_150" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2788 'bitconcatenate' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%tmp_773 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 4800, i32 5119" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 2789 'partselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2790 [1/1] (1.14ns)   --->   "%add_ln557_150 = add i32 %tmp_1242, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2790 'add' 'add_ln557_150' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2791 [1/1] (0.00ns)   --->   "%trunc_ln557_149 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_150, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2791 'partselect' 'trunc_ln557_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%sext_ln557_150 = sext i19 %trunc_ln557_149" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2792 'sext' 'sext_ln557_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2793 [1/1] (0.00ns)   --->   "%and_ln558_149 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_149, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2793 'bitconcatenate' 'and_ln558_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2794 [1/1] (1.14ns)   --->   "%sub_ln558_150 = sub i32 %tmp_1242, i32 %and_ln558_149" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2794 'sub' 'sub_ln558_150' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2795 [1/1] (1.14ns)   --->   "%add_ln557_151 = add i32 %tmp_1244, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2795 'add' 'add_ln557_151' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2796 [1/1] (0.00ns)   --->   "%trunc_ln557_150 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_151, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2796 'partselect' 'trunc_ln557_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%sext_ln557_151 = sext i19 %trunc_ln557_150" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2797 'sext' 'sext_ln557_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (0.00ns)   --->   "%and_ln558_150 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_150, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2798 'bitconcatenate' 'and_ln558_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2799 [1/1] (1.14ns)   --->   "%sub_ln558_151 = sub i32 %tmp_1244, i32 %and_ln558_150" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2799 'sub' 'sub_ln558_151' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2800 [1/1] (1.14ns)   --->   "%add_ln557_152 = add i32 %tmp_1246, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2800 'add' 'add_ln557_152' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2801 [1/1] (0.00ns)   --->   "%trunc_ln557_151 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_152, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2801 'partselect' 'trunc_ln557_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2802 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%sext_ln557_152 = sext i19 %trunc_ln557_151" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2802 'sext' 'sext_ln557_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2803 [1/1] (0.00ns)   --->   "%and_ln558_151 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_151, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2803 'bitconcatenate' 'and_ln558_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2804 [1/1] (1.14ns)   --->   "%sub_ln558_152 = sub i32 %tmp_1246, i32 %and_ln558_151" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2804 'sub' 'sub_ln558_152' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2805 [1/1] (1.14ns)   --->   "%add_ln557_153 = add i32 %tmp_1248, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2805 'add' 'add_ln557_153' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2806 [1/1] (0.00ns)   --->   "%trunc_ln557_152 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_153, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2806 'partselect' 'trunc_ln557_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2807 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%sext_ln557_153 = sext i19 %trunc_ln557_152" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2807 'sext' 'sext_ln557_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (0.00ns)   --->   "%and_ln558_152 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_152, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2808 'bitconcatenate' 'and_ln558_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2809 [1/1] (1.14ns)   --->   "%sub_ln558_153 = sub i32 %tmp_1248, i32 %and_ln558_152" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2809 'sub' 'sub_ln558_153' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2810 [1/1] (1.14ns)   --->   "%add_ln557_154 = add i32 %tmp_1250, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2810 'add' 'add_ln557_154' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2811 [1/1] (0.00ns)   --->   "%trunc_ln557_153 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_154, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2811 'partselect' 'trunc_ln557_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2812 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%sext_ln557_154 = sext i19 %trunc_ln557_153" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2812 'sext' 'sext_ln557_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (0.00ns)   --->   "%and_ln558_153 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_153, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2813 'bitconcatenate' 'and_ln558_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2814 [1/1] (1.14ns)   --->   "%sub_ln558_154 = sub i32 %tmp_1250, i32 %and_ln558_153" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2814 'sub' 'sub_ln558_154' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2815 [1/1] (1.14ns)   --->   "%add_ln557_155 = add i32 %tmp_1252, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2815 'add' 'add_ln557_155' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2816 [1/1] (0.00ns)   --->   "%trunc_ln557_154 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_155, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2816 'partselect' 'trunc_ln557_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2817 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%sext_ln557_155 = sext i19 %trunc_ln557_154" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2817 'sext' 'sext_ln557_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2818 [1/1] (0.00ns)   --->   "%and_ln558_154 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_154, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2818 'bitconcatenate' 'and_ln558_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2819 [1/1] (1.14ns)   --->   "%sub_ln558_155 = sub i32 %tmp_1252, i32 %and_ln558_154" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2819 'sub' 'sub_ln558_155' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2820 [1/1] (1.14ns)   --->   "%add_ln557_156 = add i32 %tmp_1254, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2820 'add' 'add_ln557_156' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2821 [1/1] (0.00ns)   --->   "%trunc_ln557_155 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_156, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2821 'partselect' 'trunc_ln557_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2822 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%sext_ln557_156 = sext i19 %trunc_ln557_155" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2822 'sext' 'sext_ln557_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%and_ln558_155 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_155, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2823 'bitconcatenate' 'and_ln558_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (1.14ns)   --->   "%sub_ln558_156 = sub i32 %tmp_1254, i32 %and_ln558_155" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2824 'sub' 'sub_ln558_156' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2825 [1/1] (1.14ns)   --->   "%add_ln557_157 = add i32 %tmp_1256, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2825 'add' 'add_ln557_157' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2826 [1/1] (0.00ns)   --->   "%trunc_ln557_156 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_157, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2826 'partselect' 'trunc_ln557_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2827 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%sext_ln557_157 = sext i19 %trunc_ln557_156" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2827 'sext' 'sext_ln557_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%and_ln558_156 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_156, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2828 'bitconcatenate' 'and_ln558_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (1.14ns)   --->   "%sub_ln558_157 = sub i32 %tmp_1256, i32 %and_ln558_156" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2829 'sub' 'sub_ln558_157' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2830 [1/1] (1.14ns)   --->   "%add_ln557_158 = add i32 %tmp_1258, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2830 'add' 'add_ln557_158' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2831 [1/1] (0.00ns)   --->   "%trunc_ln557_157 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_158, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2831 'partselect' 'trunc_ln557_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%sext_ln557_158 = sext i19 %trunc_ln557_157" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2832 'sext' 'sext_ln557_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2833 [1/1] (0.00ns)   --->   "%and_ln558_157 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_157, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2833 'bitconcatenate' 'and_ln558_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2834 [1/1] (1.14ns)   --->   "%sub_ln558_158 = sub i32 %tmp_1258, i32 %and_ln558_157" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2834 'sub' 'sub_ln558_158' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2835 [1/1] (1.14ns)   --->   "%add_ln557_159 = add i32 %tmp_1260, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2835 'add' 'add_ln557_159' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2836 [1/1] (0.00ns)   --->   "%trunc_ln557_158 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_159, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2836 'partselect' 'trunc_ln557_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%tmp_774 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_158, i32 %sext_ln557_158, i32 %sext_ln557_157, i32 %sext_ln557_156, i32 %sext_ln557_155, i32 %sext_ln557_154, i32 %sext_ln557_153, i32 %sext_ln557_152, i32 %sext_ln557_151, i32 %sext_ln557_150" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2837 'bitconcatenate' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%sext_ln557_159 = sext i307 %tmp_774" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2838 'sext' 'sext_ln557_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2839 [1/1] (0.00ns)   --->   "%and_ln558_158 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_158, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2839 'bitconcatenate' 'and_ln558_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2840 [1/1] (1.14ns)   --->   "%sub_ln558_159 = sub i32 %tmp_1260, i32 %and_ln558_158" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 2840 'sub' 'sub_ln558_159' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2841 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_218)   --->   "%tmp_777 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_31, i32 %add_ln537_158, i32 %sub_ln566_29, i32 %add_ln537_156, i32 %sub_ln566_27, i32 %add_ln537_154, i32 %sub_ln566_25, i32 %add_ln537_152, i32 %sub_ln566_23, i32 %add_ln537_150" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 2841 'bitconcatenate' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_218)   --->   "%select_ln535_217 = select i1 %icmp_ln535, i320 %tmp_767, i320 %tmp_766" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2842 'select' 'select_ln535_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2843 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_218 = select i1 %icmp_ln535_1, i320 %tmp_777, i320 %select_ln535_217" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2843 'select' 'select_ln535_218' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_220)   --->   "%select_ln535_219 = select i1 %icmp_ln535_2, i320 %sext_ln557_159, i320 %select_ln535_218" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2844 'select' 'select_ln535_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2845 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_220 = select i1 %icmp_ln535_3, i320 %tmp_773, i320 %select_ln535_219" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2845 'select' 'select_ln535_220' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2846 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_222)   --->   "%select_ln535_221 = select i1 %icmp_ln535_4, i320 %tmp_772, i320 %select_ln535_220" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2846 'select' 'select_ln535_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2847 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_222 = select i1 %icmp_ln535_5, i320 %sext_ln548_159, i320 %select_ln535_221" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2847 'select' 'select_ln535_222' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_224)   --->   "%select_ln535_223 = select i1 %icmp_ln535_6, i320 %tmp_768, i320 %select_ln535_222" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2848 'select' 'select_ln535_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2849 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_224 = select i1 %icmp_ln535_7, i320 %tmp_767, i320 %select_ln535_223" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2849 'select' 'select_ln535_224' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2850 [1/1] (0.00ns)   --->   "%tmp_1282 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5120, i32 5151" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2850 'partselect' 'tmp_1282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2851 [1/1] (0.00ns)   --->   "%tmp_1283 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5120, i32 5151" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2851 'partselect' 'tmp_1283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2852 [1/1] (1.14ns)   --->   "%add_ln537_160 = add i32 %tmp_1283, i32 %tmp_1282" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2852 'add' 'add_ln537_160' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2853 [1/1] (0.00ns)   --->   "%tmp_1284 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5152, i32 5183" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2853 'partselect' 'tmp_1284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2854 [1/1] (0.00ns)   --->   "%tmp_1285 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5152, i32 5183" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2854 'partselect' 'tmp_1285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2855 [1/1] (1.14ns)   --->   "%add_ln537_161 = add i32 %tmp_1285, i32 %tmp_1284" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2855 'add' 'add_ln537_161' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%tmp_1286 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5184, i32 5215" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2856 'partselect' 'tmp_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (0.00ns)   --->   "%tmp_1287 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5184, i32 5215" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2857 'partselect' 'tmp_1287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2858 [1/1] (1.14ns)   --->   "%add_ln537_162 = add i32 %tmp_1287, i32 %tmp_1286" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2858 'add' 'add_ln537_162' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2859 [1/1] (0.00ns)   --->   "%tmp_1288 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5216, i32 5247" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2859 'partselect' 'tmp_1288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2860 [1/1] (0.00ns)   --->   "%tmp_1289 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5216, i32 5247" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2860 'partselect' 'tmp_1289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2861 [1/1] (1.14ns)   --->   "%add_ln537_163 = add i32 %tmp_1289, i32 %tmp_1288" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2861 'add' 'add_ln537_163' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2862 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_228)   --->   "%tmp_786 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_163, i32 %add_ln537_162, i32 %add_ln537_161, i32 %add_ln537_160" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2862 'bitconcatenate' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2863 [1/1] (1.14ns)   --->   "%sub_ln566_32 = sub i32 %tmp_1282, i32 %tmp_1283" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2863 'sub' 'sub_ln566_32' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2864 [1/1] (1.14ns)   --->   "%sub_ln566_33 = sub i32 %tmp_1284, i32 %tmp_1285" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2864 'sub' 'sub_ln566_33' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2865 [1/1] (1.14ns)   --->   "%sub_ln566_34 = sub i32 %tmp_1286, i32 %tmp_1287" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2865 'sub' 'sub_ln566_34' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2866 [1/1] (1.14ns)   --->   "%sub_ln566_35 = sub i32 %tmp_1288, i32 %tmp_1289" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2866 'sub' 'sub_ln566_35' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2867 [1/1] (0.00ns)   --->   "%tmp_787 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln566_35, i32 %sub_ln566_34, i32 %sub_ln566_33, i32 %sub_ln566_32" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2867 'bitconcatenate' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2868 [1/1] (1.14ns)   --->   "%add_ln548_160 = add i32 %tmp_1282, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2868 'add' 'add_ln548_160' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2869 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_232)   --->   "%trunc_ln548_159 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_160, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2869 'partselect' 'trunc_ln548_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_232)   --->   "%sext_ln548_160 = sext i9 %trunc_ln548_159" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2870 'sext' 'sext_ln548_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2871 [1/1] (1.14ns)   --->   "%add_ln548_161 = add i32 %tmp_1284, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2871 'add' 'add_ln548_161' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2872 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_232)   --->   "%trunc_ln548_160 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_161, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2872 'partselect' 'trunc_ln548_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2873 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_232)   --->   "%sext_ln548_161 = sext i9 %trunc_ln548_160" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2873 'sext' 'sext_ln548_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2874 [1/1] (1.14ns)   --->   "%add_ln548_162 = add i32 %tmp_1286, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2874 'add' 'add_ln548_162' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_232)   --->   "%trunc_ln548_161 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_162, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2875 'partselect' 'trunc_ln548_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_232)   --->   "%sext_ln548_162 = sext i9 %trunc_ln548_161" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2876 'sext' 'sext_ln548_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2877 [1/1] (1.14ns)   --->   "%add_ln548_163 = add i32 %tmp_1288, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2877 'add' 'add_ln548_163' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_232)   --->   "%trunc_ln548_162 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_163, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2878 'partselect' 'trunc_ln548_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_232)   --->   "%tmp_791 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i9.i32.i32.i32, i9 %trunc_ln548_162, i32 %sext_ln548_162, i32 %sext_ln548_161, i32 %sext_ln548_160" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2879 'bitconcatenate' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_232)   --->   "%sext_ln548_163 = sext i105 %tmp_791" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2880 'sext' 'sext_ln548_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_160)   --->   "%tmp_1294 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5151" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2881 'bitselect' 'tmp_1294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_160)   --->   "%select_ln551_160 = select i1 %tmp_1294, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2882 'select' 'select_ln551_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2883 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_160 = add i32 %select_ln551_160, i32 %tmp_1282" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2883 'add' 'add_ln551_160' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_161)   --->   "%tmp_1295 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5183" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2884 'bitselect' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_161)   --->   "%select_ln551_161 = select i1 %tmp_1295, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2885 'select' 'select_ln551_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2886 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_161 = add i32 %select_ln551_161, i32 %tmp_1284" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2886 'add' 'add_ln551_161' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_162)   --->   "%tmp_1296 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5215" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2887 'bitselect' 'tmp_1296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_162)   --->   "%select_ln551_162 = select i1 %tmp_1296, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2888 'select' 'select_ln551_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2889 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_162 = add i32 %select_ln551_162, i32 %tmp_1286" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2889 'add' 'add_ln551_162' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_163)   --->   "%tmp_1297 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5247" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2890 'bitselect' 'tmp_1297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2891 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_163)   --->   "%select_ln551_163 = select i1 %tmp_1297, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2891 'select' 'select_ln551_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2892 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_163 = add i32 %select_ln551_163, i32 %tmp_1288" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2892 'add' 'add_ln551_163' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2893 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_232)   --->   "%tmp_792 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln551_163, i32 %add_ln551_162, i32 %add_ln551_161, i32 %add_ln551_160" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 2893 'bitconcatenate' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2894 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_230)   --->   "%tmp_793 = partselect i128 @_ssdm_op_PartSelect.i128.i8192.i32.i32, i8192 %p_read_10, i32 5120, i32 5247" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 2894 'partselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2895 [1/1] (1.14ns)   --->   "%add_ln557_160 = add i32 %tmp_1282, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2895 'add' 'add_ln557_160' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2896 [1/1] (0.00ns)   --->   "%trunc_ln557_159 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_160, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2896 'partselect' 'trunc_ln557_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_230)   --->   "%sext_ln557_160 = sext i19 %trunc_ln557_159" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2897 'sext' 'sext_ln557_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2898 [1/1] (1.14ns)   --->   "%add_ln557_161 = add i32 %tmp_1284, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2898 'add' 'add_ln557_161' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2899 [1/1] (0.00ns)   --->   "%trunc_ln557_160 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_161, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2899 'partselect' 'trunc_ln557_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_230)   --->   "%sext_ln557_161 = sext i19 %trunc_ln557_160" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2900 'sext' 'sext_ln557_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2901 [1/1] (1.14ns)   --->   "%add_ln557_162 = add i32 %tmp_1286, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2901 'add' 'add_ln557_162' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2902 [1/1] (0.00ns)   --->   "%trunc_ln557_161 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_162, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2902 'partselect' 'trunc_ln557_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2903 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_230)   --->   "%sext_ln557_162 = sext i19 %trunc_ln557_161" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2903 'sext' 'sext_ln557_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2904 [1/1] (1.14ns)   --->   "%add_ln557_163 = add i32 %tmp_1288, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2904 'add' 'add_ln557_163' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2905 [1/1] (0.00ns)   --->   "%trunc_ln557_162 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_163, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2905 'partselect' 'trunc_ln557_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2906 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_230)   --->   "%tmp_794 = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i19.i32.i32.i32, i19 %trunc_ln557_162, i32 %sext_ln557_162, i32 %sext_ln557_161, i32 %sext_ln557_160" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2906 'bitconcatenate' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2907 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_230)   --->   "%sext_ln557_163 = sext i115 %tmp_794" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 2907 'sext' 'sext_ln557_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_228)   --->   "%tmp_797 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln566_35, i32 %add_ln537_162, i32 %sub_ln566_33, i32 %add_ln537_160" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 2908 'bitconcatenate' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_228)   --->   "%select_ln535_227 = select i1 %icmp_ln535, i128 %tmp_787, i128 %tmp_786" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2909 'select' 'select_ln535_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2910 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_228 = select i1 %icmp_ln535_1, i128 %tmp_797, i128 %select_ln535_227" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2910 'select' 'select_ln535_228' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_230)   --->   "%select_ln535_229 = select i1 %icmp_ln535_2, i128 %sext_ln557_163, i128 %select_ln535_228" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2911 'select' 'select_ln535_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2912 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_230 = select i1 %icmp_ln535_3, i128 %tmp_793, i128 %select_ln535_229" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2912 'select' 'select_ln535_230' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_232)   --->   "%select_ln535_231 = select i1 %icmp_ln535_4, i128 %tmp_792, i128 %select_ln535_230" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2913 'select' 'select_ln535_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2914 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_232 = select i1 %icmp_ln535_5, i128 %sext_ln548_163, i128 %select_ln535_231" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 2914 'select' 'select_ln535_232' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%tmp_1298 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5248, i32 5279" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2915 'partselect' 'tmp_1298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (0.00ns)   --->   "%tmp_1299 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5248, i32 5279" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2916 'partselect' 'tmp_1299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2917 [1/1] (1.14ns)   --->   "%add_ln537_164 = add i32 %tmp_1299, i32 %tmp_1298" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2917 'add' 'add_ln537_164' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2918 [1/1] (0.00ns)   --->   "%tmp_1300 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5280, i32 5311" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2918 'partselect' 'tmp_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2919 [1/1] (0.00ns)   --->   "%tmp_1301 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5280, i32 5311" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2919 'partselect' 'tmp_1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2920 [1/1] (1.14ns)   --->   "%add_ln537_165 = add i32 %tmp_1301, i32 %tmp_1300" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2920 'add' 'add_ln537_165' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2921 [1/1] (0.00ns)   --->   "%tmp_1302 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5312, i32 5343" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2921 'partselect' 'tmp_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%tmp_1303 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5312, i32 5343" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2922 'partselect' 'tmp_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (1.14ns)   --->   "%add_ln537_166 = add i32 %tmp_1303, i32 %tmp_1302" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2923 'add' 'add_ln537_166' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2924 [1/1] (0.00ns)   --->   "%tmp_1304 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5344, i32 5375" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2924 'partselect' 'tmp_1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2925 [1/1] (0.00ns)   --->   "%tmp_1305 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5344, i32 5375" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2925 'partselect' 'tmp_1305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2926 [1/1] (1.14ns)   --->   "%add_ln537_167 = add i32 %tmp_1305, i32 %tmp_1304" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2926 'add' 'add_ln537_167' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2927 [1/1] (0.00ns)   --->   "%tmp_1306 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5376, i32 5407" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2927 'partselect' 'tmp_1306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2928 [1/1] (0.00ns)   --->   "%tmp_1307 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5376, i32 5407" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2928 'partselect' 'tmp_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2929 [1/1] (1.14ns)   --->   "%add_ln537_168 = add i32 %tmp_1307, i32 %tmp_1306" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2929 'add' 'add_ln537_168' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2930 [1/1] (0.00ns)   --->   "%tmp_1308 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5408, i32 5439" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2930 'partselect' 'tmp_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2931 [1/1] (0.00ns)   --->   "%tmp_1309 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5408, i32 5439" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2931 'partselect' 'tmp_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2932 [1/1] (1.14ns)   --->   "%add_ln537_169 = add i32 %tmp_1309, i32 %tmp_1308" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2932 'add' 'add_ln537_169' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2933 [1/1] (0.00ns)   --->   "%tmp_1310 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5440, i32 5471" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2933 'partselect' 'tmp_1310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%tmp_1311 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5440, i32 5471" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2934 'partselect' 'tmp_1311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (1.14ns)   --->   "%add_ln537_170 = add i32 %tmp_1311, i32 %tmp_1310" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2935 'add' 'add_ln537_170' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2936 [1/1] (0.00ns)   --->   "%tmp_1312 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5472, i32 5503" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2936 'partselect' 'tmp_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2937 [1/1] (0.00ns)   --->   "%tmp_1313 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5472, i32 5503" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2937 'partselect' 'tmp_1313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2938 [1/1] (1.14ns)   --->   "%add_ln537_171 = add i32 %tmp_1313, i32 %tmp_1312" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2938 'add' 'add_ln537_171' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2939 [1/1] (0.00ns)   --->   "%tmp_1314 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5504, i32 5535" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2939 'partselect' 'tmp_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2940 [1/1] (0.00ns)   --->   "%tmp_1315 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5504, i32 5535" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2940 'partselect' 'tmp_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2941 [1/1] (1.14ns)   --->   "%add_ln537_172 = add i32 %tmp_1315, i32 %tmp_1314" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2941 'add' 'add_ln537_172' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%tmp_1316 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5536, i32 5567" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2942 'partselect' 'tmp_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (0.00ns)   --->   "%tmp_1317 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5536, i32 5567" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2943 'partselect' 'tmp_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2944 [1/1] (1.14ns)   --->   "%add_ln537_173 = add i32 %tmp_1317, i32 %tmp_1316" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2944 'add' 'add_ln537_173' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_238)   --->   "%tmp_818 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_173, i32 %add_ln537_172, i32 %add_ln537_171, i32 %add_ln537_170, i32 %add_ln537_169, i32 %add_ln537_168, i32 %add_ln537_167, i32 %add_ln537_166, i32 %add_ln537_165, i32 %add_ln537_164" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 2945 'bitconcatenate' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2946 [1/1] (1.14ns)   --->   "%sub_ln566_36 = sub i32 %tmp_1298, i32 %tmp_1299" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2946 'sub' 'sub_ln566_36' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2947 [1/1] (1.14ns)   --->   "%sub_ln566_37 = sub i32 %tmp_1300, i32 %tmp_1301" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2947 'sub' 'sub_ln566_37' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2948 [1/1] (1.14ns)   --->   "%sub_ln566_38 = sub i32 %tmp_1302, i32 %tmp_1303" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2948 'sub' 'sub_ln566_38' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2949 [1/1] (1.14ns)   --->   "%sub_ln566_39 = sub i32 %tmp_1304, i32 %tmp_1305" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2949 'sub' 'sub_ln566_39' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2950 [1/1] (1.14ns)   --->   "%sub_ln566_40 = sub i32 %tmp_1306, i32 %tmp_1307" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2950 'sub' 'sub_ln566_40' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2951 [1/1] (1.14ns)   --->   "%sub_ln566_41 = sub i32 %tmp_1308, i32 %tmp_1309" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2951 'sub' 'sub_ln566_41' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2952 [1/1] (1.14ns)   --->   "%sub_ln566_42 = sub i32 %tmp_1310, i32 %tmp_1311" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2952 'sub' 'sub_ln566_42' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2953 [1/1] (1.14ns)   --->   "%sub_ln566_43 = sub i32 %tmp_1312, i32 %tmp_1313" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2953 'sub' 'sub_ln566_43' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2954 [1/1] (1.14ns)   --->   "%sub_ln566_44 = sub i32 %tmp_1314, i32 %tmp_1315" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2954 'sub' 'sub_ln566_44' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2955 [1/1] (1.14ns)   --->   "%sub_ln566_45 = sub i32 %tmp_1316, i32 %tmp_1317" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2955 'sub' 'sub_ln566_45' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2956 [1/1] (0.00ns)   --->   "%tmp_819 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_45, i32 %sub_ln566_44, i32 %sub_ln566_43, i32 %sub_ln566_42, i32 %sub_ln566_41, i32 %sub_ln566_40, i32 %sub_ln566_39, i32 %sub_ln566_38, i32 %sub_ln566_37, i32 %sub_ln566_36" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 2956 'bitconcatenate' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln543_328 = sext i32 %tmp_1298" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2957 'sext' 'sext_ln543_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (0.00ns)   --->   "%sext_ln543_329 = sext i32 %tmp_1299" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2958 'sext' 'sext_ln543_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2959 [1/1] (3.90ns)   --->   "%tmp_1318 = mul i64 %sext_ln543_329, i64 %sext_ln543_328" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2959 'mul' 'tmp_1318' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_244)   --->   "%trunc_ln544_164 = trunc i64 %tmp_1318" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2960 'trunc' 'trunc_ln544_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln543_330 = sext i32 %tmp_1300" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2961 'sext' 'sext_ln543_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln543_331 = sext i32 %tmp_1301" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2962 'sext' 'sext_ln543_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2963 [1/1] (3.90ns)   --->   "%tmp_1319 = mul i64 %sext_ln543_331, i64 %sext_ln543_330" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2963 'mul' 'tmp_1319' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2964 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_244)   --->   "%trunc_ln544_165 = trunc i64 %tmp_1319" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2964 'trunc' 'trunc_ln544_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln543_332 = sext i32 %tmp_1302" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2965 'sext' 'sext_ln543_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2966 [1/1] (0.00ns)   --->   "%sext_ln543_333 = sext i32 %tmp_1303" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2966 'sext' 'sext_ln543_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2967 [1/1] (3.90ns)   --->   "%tmp_1320 = mul i64 %sext_ln543_333, i64 %sext_ln543_332" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2967 'mul' 'tmp_1320' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2968 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_244)   --->   "%trunc_ln544_166 = trunc i64 %tmp_1320" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2968 'trunc' 'trunc_ln544_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln543_334 = sext i32 %tmp_1304" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2969 'sext' 'sext_ln543_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%sext_ln543_335 = sext i32 %tmp_1305" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2970 'sext' 'sext_ln543_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (3.90ns)   --->   "%tmp_1321 = mul i64 %sext_ln543_335, i64 %sext_ln543_334" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2971 'mul' 'tmp_1321' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2972 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_244)   --->   "%trunc_ln544_167 = trunc i64 %tmp_1321" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2972 'trunc' 'trunc_ln544_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln543_336 = sext i32 %tmp_1306" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2973 'sext' 'sext_ln543_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln543_337 = sext i32 %tmp_1307" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2974 'sext' 'sext_ln543_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2975 [1/1] (3.90ns)   --->   "%tmp_1322 = mul i64 %sext_ln543_337, i64 %sext_ln543_336" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2975 'mul' 'tmp_1322' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_244)   --->   "%trunc_ln544_168 = trunc i64 %tmp_1322" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2976 'trunc' 'trunc_ln544_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2977 [1/1] (0.00ns)   --->   "%sext_ln543_338 = sext i32 %tmp_1308" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2977 'sext' 'sext_ln543_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2978 [1/1] (0.00ns)   --->   "%sext_ln543_339 = sext i32 %tmp_1309" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2978 'sext' 'sext_ln543_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2979 [1/1] (3.90ns)   --->   "%tmp_1323 = mul i64 %sext_ln543_339, i64 %sext_ln543_338" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2979 'mul' 'tmp_1323' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_244)   --->   "%trunc_ln544_169 = trunc i64 %tmp_1323" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2980 'trunc' 'trunc_ln544_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln543_340 = sext i32 %tmp_1310" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2981 'sext' 'sext_ln543_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (0.00ns)   --->   "%sext_ln543_341 = sext i32 %tmp_1311" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2982 'sext' 'sext_ln543_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2983 [1/1] (3.90ns)   --->   "%tmp_1324 = mul i64 %sext_ln543_341, i64 %sext_ln543_340" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2983 'mul' 'tmp_1324' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_244)   --->   "%trunc_ln544_170 = trunc i64 %tmp_1324" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2984 'trunc' 'trunc_ln544_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2985 [1/1] (0.00ns)   --->   "%sext_ln543_342 = sext i32 %tmp_1312" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2985 'sext' 'sext_ln543_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln543_343 = sext i32 %tmp_1313" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2986 'sext' 'sext_ln543_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2987 [1/1] (3.90ns)   --->   "%tmp_1325 = mul i64 %sext_ln543_343, i64 %sext_ln543_342" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2987 'mul' 'tmp_1325' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_244)   --->   "%trunc_ln544_171 = trunc i64 %tmp_1325" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2988 'trunc' 'trunc_ln544_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2989 [1/1] (0.00ns)   --->   "%sext_ln543_344 = sext i32 %tmp_1314" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2989 'sext' 'sext_ln543_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2990 [1/1] (0.00ns)   --->   "%sext_ln543_345 = sext i32 %tmp_1315" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2990 'sext' 'sext_ln543_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2991 [1/1] (3.90ns)   --->   "%tmp_1326 = mul i64 %sext_ln543_345, i64 %sext_ln543_344" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2991 'mul' 'tmp_1326' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_244)   --->   "%trunc_ln544_172 = trunc i64 %tmp_1326" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2992 'trunc' 'trunc_ln544_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln543_346 = sext i32 %tmp_1316" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2993 'sext' 'sext_ln543_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2994 [1/1] (0.00ns)   --->   "%sext_ln543_347 = sext i32 %tmp_1317" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2994 'sext' 'sext_ln543_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2995 [1/1] (3.90ns)   --->   "%tmp_1327 = mul i64 %sext_ln543_347, i64 %sext_ln543_346" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 2995 'mul' 'tmp_1327' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_244)   --->   "%trunc_ln544_173 = trunc i64 %tmp_1327" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2996 'trunc' 'trunc_ln544_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_244)   --->   "%tmp_820 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_173, i32 %trunc_ln544_172, i32 %trunc_ln544_171, i32 %trunc_ln544_170, i32 %trunc_ln544_169, i32 %trunc_ln544_168, i32 %trunc_ln544_167, i32 %trunc_ln544_166, i32 %trunc_ln544_165, i32 %trunc_ln544_164" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 2997 'bitconcatenate' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (1.14ns)   --->   "%add_ln548_164 = add i32 %tmp_1298, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2998 'add' 'add_ln548_164' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%trunc_ln548_163 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_164, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 2999 'partselect' 'trunc_ln548_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%sext_ln548_164 = sext i9 %trunc_ln548_163" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3000 'sext' 'sext_ln548_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3001 [1/1] (1.14ns)   --->   "%add_ln548_165 = add i32 %tmp_1300, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3001 'add' 'add_ln548_165' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%trunc_ln548_164 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_165, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3002 'partselect' 'trunc_ln548_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%sext_ln548_165 = sext i9 %trunc_ln548_164" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3003 'sext' 'sext_ln548_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3004 [1/1] (1.14ns)   --->   "%add_ln548_166 = add i32 %tmp_1302, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3004 'add' 'add_ln548_166' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%trunc_ln548_165 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_166, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3005 'partselect' 'trunc_ln548_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3006 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%sext_ln548_166 = sext i9 %trunc_ln548_165" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3006 'sext' 'sext_ln548_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3007 [1/1] (1.14ns)   --->   "%add_ln548_167 = add i32 %tmp_1304, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3007 'add' 'add_ln548_167' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%trunc_ln548_166 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_167, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3008 'partselect' 'trunc_ln548_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%sext_ln548_167 = sext i9 %trunc_ln548_166" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3009 'sext' 'sext_ln548_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3010 [1/1] (1.14ns)   --->   "%add_ln548_168 = add i32 %tmp_1306, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3010 'add' 'add_ln548_168' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%trunc_ln548_167 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_168, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3011 'partselect' 'trunc_ln548_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%sext_ln548_168 = sext i9 %trunc_ln548_167" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3012 'sext' 'sext_ln548_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3013 [1/1] (1.14ns)   --->   "%add_ln548_169 = add i32 %tmp_1308, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3013 'add' 'add_ln548_169' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%trunc_ln548_168 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_169, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3014 'partselect' 'trunc_ln548_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%sext_ln548_169 = sext i9 %trunc_ln548_168" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3015 'sext' 'sext_ln548_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3016 [1/1] (1.14ns)   --->   "%add_ln548_170 = add i32 %tmp_1310, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3016 'add' 'add_ln548_170' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3017 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%trunc_ln548_169 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_170, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3017 'partselect' 'trunc_ln548_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%sext_ln548_170 = sext i9 %trunc_ln548_169" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3018 'sext' 'sext_ln548_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3019 [1/1] (1.14ns)   --->   "%add_ln548_171 = add i32 %tmp_1312, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3019 'add' 'add_ln548_171' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%trunc_ln548_170 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_171, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3020 'partselect' 'trunc_ln548_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%sext_ln548_171 = sext i9 %trunc_ln548_170" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3021 'sext' 'sext_ln548_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3022 [1/1] (1.14ns)   --->   "%add_ln548_172 = add i32 %tmp_1314, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3022 'add' 'add_ln548_172' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3023 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%trunc_ln548_171 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_172, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3023 'partselect' 'trunc_ln548_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%sext_ln548_172 = sext i9 %trunc_ln548_171" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3024 'sext' 'sext_ln548_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3025 [1/1] (1.14ns)   --->   "%add_ln548_173 = add i32 %tmp_1316, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3025 'add' 'add_ln548_173' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%trunc_ln548_172 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_173, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3026 'partselect' 'trunc_ln548_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3027 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%tmp_823 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_172, i32 %sext_ln548_172, i32 %sext_ln548_171, i32 %sext_ln548_170, i32 %sext_ln548_169, i32 %sext_ln548_168, i32 %sext_ln548_167, i32 %sext_ln548_166, i32 %sext_ln548_165, i32 %sext_ln548_164" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3027 'bitconcatenate' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%sext_ln548_173 = sext i297 %tmp_823" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3028 'sext' 'sext_ln548_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_164)   --->   "%tmp_1328 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5279" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3029 'bitselect' 'tmp_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_164)   --->   "%select_ln551_164 = select i1 %tmp_1328, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3030 'select' 'select_ln551_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3031 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_164 = add i32 %select_ln551_164, i32 %tmp_1298" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3031 'add' 'add_ln551_164' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_165)   --->   "%tmp_1329 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5311" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3032 'bitselect' 'tmp_1329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_165)   --->   "%select_ln551_165 = select i1 %tmp_1329, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3033 'select' 'select_ln551_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3034 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_165 = add i32 %select_ln551_165, i32 %tmp_1300" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3034 'add' 'add_ln551_165' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_166)   --->   "%tmp_1330 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5343" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3035 'bitselect' 'tmp_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_166)   --->   "%select_ln551_166 = select i1 %tmp_1330, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3036 'select' 'select_ln551_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3037 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_166 = add i32 %select_ln551_166, i32 %tmp_1302" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3037 'add' 'add_ln551_166' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_167)   --->   "%tmp_1331 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5375" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3038 'bitselect' 'tmp_1331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3039 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_167)   --->   "%select_ln551_167 = select i1 %tmp_1331, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3039 'select' 'select_ln551_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3040 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_167 = add i32 %select_ln551_167, i32 %tmp_1304" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3040 'add' 'add_ln551_167' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_168)   --->   "%tmp_1332 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5407" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3041 'bitselect' 'tmp_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_168)   --->   "%select_ln551_168 = select i1 %tmp_1332, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3042 'select' 'select_ln551_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3043 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_168 = add i32 %select_ln551_168, i32 %tmp_1306" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3043 'add' 'add_ln551_168' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3044 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_169)   --->   "%tmp_1333 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5439" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3044 'bitselect' 'tmp_1333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3045 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_169)   --->   "%select_ln551_169 = select i1 %tmp_1333, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3045 'select' 'select_ln551_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3046 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_169 = add i32 %select_ln551_169, i32 %tmp_1308" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3046 'add' 'add_ln551_169' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_170)   --->   "%tmp_1334 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5471" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3047 'bitselect' 'tmp_1334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_170)   --->   "%select_ln551_170 = select i1 %tmp_1334, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3048 'select' 'select_ln551_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3049 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_170 = add i32 %select_ln551_170, i32 %tmp_1310" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3049 'add' 'add_ln551_170' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_171)   --->   "%tmp_1335 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5503" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3050 'bitselect' 'tmp_1335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_171)   --->   "%select_ln551_171 = select i1 %tmp_1335, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3051 'select' 'select_ln551_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3052 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_171 = add i32 %select_ln551_171, i32 %tmp_1312" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3052 'add' 'add_ln551_171' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_172)   --->   "%tmp_1336 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5535" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3053 'bitselect' 'tmp_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_172)   --->   "%select_ln551_172 = select i1 %tmp_1336, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3054 'select' 'select_ln551_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3055 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_172 = add i32 %select_ln551_172, i32 %tmp_1314" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3055 'add' 'add_ln551_172' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3056 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_173)   --->   "%tmp_1337 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5567" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3056 'bitselect' 'tmp_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_173)   --->   "%select_ln551_173 = select i1 %tmp_1337, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3057 'select' 'select_ln551_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3058 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_173 = add i32 %select_ln551_173, i32 %tmp_1316" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3058 'add' 'add_ln551_173' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3059 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%tmp_824 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_173, i32 %add_ln551_172, i32 %add_ln551_171, i32 %add_ln551_170, i32 %add_ln551_169, i32 %add_ln551_168, i32 %add_ln551_167, i32 %add_ln551_166, i32 %add_ln551_165, i32 %add_ln551_164" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3059 'bitconcatenate' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%tmp_825 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 5248, i32 5567" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 3060 'partselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3061 [1/1] (1.14ns)   --->   "%add_ln557_164 = add i32 %tmp_1298, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3061 'add' 'add_ln557_164' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3062 [1/1] (0.00ns)   --->   "%trunc_ln557_163 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_164, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3062 'partselect' 'trunc_ln557_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%sext_ln557_164 = sext i19 %trunc_ln557_163" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3063 'sext' 'sext_ln557_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3064 [1/1] (0.00ns)   --->   "%and_ln558_163 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_163, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3064 'bitconcatenate' 'and_ln558_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3065 [1/1] (1.14ns)   --->   "%sub_ln558_164 = sub i32 %tmp_1298, i32 %and_ln558_163" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3065 'sub' 'sub_ln558_164' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3066 [1/1] (1.14ns)   --->   "%add_ln557_165 = add i32 %tmp_1300, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3066 'add' 'add_ln557_165' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%trunc_ln557_164 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_165, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3067 'partselect' 'trunc_ln557_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%sext_ln557_165 = sext i19 %trunc_ln557_164" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3068 'sext' 'sext_ln557_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%and_ln558_164 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_164, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3069 'bitconcatenate' 'and_ln558_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (1.14ns)   --->   "%sub_ln558_165 = sub i32 %tmp_1300, i32 %and_ln558_164" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3070 'sub' 'sub_ln558_165' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3071 [1/1] (1.14ns)   --->   "%add_ln557_166 = add i32 %tmp_1302, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3071 'add' 'add_ln557_166' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3072 [1/1] (0.00ns)   --->   "%trunc_ln557_165 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_166, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3072 'partselect' 'trunc_ln557_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%sext_ln557_166 = sext i19 %trunc_ln557_165" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3073 'sext' 'sext_ln557_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3074 [1/1] (0.00ns)   --->   "%and_ln558_165 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_165, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3074 'bitconcatenate' 'and_ln558_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3075 [1/1] (1.14ns)   --->   "%sub_ln558_166 = sub i32 %tmp_1302, i32 %and_ln558_165" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3075 'sub' 'sub_ln558_166' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3076 [1/1] (1.14ns)   --->   "%add_ln557_167 = add i32 %tmp_1304, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3076 'add' 'add_ln557_167' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3077 [1/1] (0.00ns)   --->   "%trunc_ln557_166 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_167, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3077 'partselect' 'trunc_ln557_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%sext_ln557_167 = sext i19 %trunc_ln557_166" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3078 'sext' 'sext_ln557_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3079 [1/1] (0.00ns)   --->   "%and_ln558_166 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_166, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3079 'bitconcatenate' 'and_ln558_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3080 [1/1] (1.14ns)   --->   "%sub_ln558_167 = sub i32 %tmp_1304, i32 %and_ln558_166" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3080 'sub' 'sub_ln558_167' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3081 [1/1] (1.14ns)   --->   "%add_ln557_168 = add i32 %tmp_1306, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3081 'add' 'add_ln557_168' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%trunc_ln557_167 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_168, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3082 'partselect' 'trunc_ln557_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%sext_ln557_168 = sext i19 %trunc_ln557_167" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3083 'sext' 'sext_ln557_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (0.00ns)   --->   "%and_ln558_167 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_167, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3084 'bitconcatenate' 'and_ln558_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3085 [1/1] (1.14ns)   --->   "%sub_ln558_168 = sub i32 %tmp_1306, i32 %and_ln558_167" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3085 'sub' 'sub_ln558_168' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3086 [1/1] (1.14ns)   --->   "%add_ln557_169 = add i32 %tmp_1308, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3086 'add' 'add_ln557_169' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3087 [1/1] (0.00ns)   --->   "%trunc_ln557_168 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_169, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3087 'partselect' 'trunc_ln557_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%sext_ln557_169 = sext i19 %trunc_ln557_168" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3088 'sext' 'sext_ln557_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3089 [1/1] (0.00ns)   --->   "%and_ln558_168 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_168, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3089 'bitconcatenate' 'and_ln558_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3090 [1/1] (1.14ns)   --->   "%sub_ln558_169 = sub i32 %tmp_1308, i32 %and_ln558_168" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3090 'sub' 'sub_ln558_169' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3091 [1/1] (1.14ns)   --->   "%add_ln557_170 = add i32 %tmp_1310, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3091 'add' 'add_ln557_170' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3092 [1/1] (0.00ns)   --->   "%trunc_ln557_169 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_170, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3092 'partselect' 'trunc_ln557_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%sext_ln557_170 = sext i19 %trunc_ln557_169" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3093 'sext' 'sext_ln557_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3094 [1/1] (0.00ns)   --->   "%and_ln558_169 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_169, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3094 'bitconcatenate' 'and_ln558_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3095 [1/1] (1.14ns)   --->   "%sub_ln558_170 = sub i32 %tmp_1310, i32 %and_ln558_169" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3095 'sub' 'sub_ln558_170' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3096 [1/1] (1.14ns)   --->   "%add_ln557_171 = add i32 %tmp_1312, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3096 'add' 'add_ln557_171' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3097 [1/1] (0.00ns)   --->   "%trunc_ln557_170 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_171, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3097 'partselect' 'trunc_ln557_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%sext_ln557_171 = sext i19 %trunc_ln557_170" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3098 'sext' 'sext_ln557_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%and_ln558_170 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_170, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3099 'bitconcatenate' 'and_ln558_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (1.14ns)   --->   "%sub_ln558_171 = sub i32 %tmp_1312, i32 %and_ln558_170" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3100 'sub' 'sub_ln558_171' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3101 [1/1] (1.14ns)   --->   "%add_ln557_172 = add i32 %tmp_1314, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3101 'add' 'add_ln557_172' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3102 [1/1] (0.00ns)   --->   "%trunc_ln557_171 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_172, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3102 'partselect' 'trunc_ln557_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3103 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%sext_ln557_172 = sext i19 %trunc_ln557_171" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3103 'sext' 'sext_ln557_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3104 [1/1] (0.00ns)   --->   "%and_ln558_171 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_171, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3104 'bitconcatenate' 'and_ln558_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (1.14ns)   --->   "%sub_ln558_172 = sub i32 %tmp_1314, i32 %and_ln558_171" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3105 'sub' 'sub_ln558_172' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3106 [1/1] (1.14ns)   --->   "%add_ln557_173 = add i32 %tmp_1316, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3106 'add' 'add_ln557_173' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3107 [1/1] (0.00ns)   --->   "%trunc_ln557_172 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_173, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3107 'partselect' 'trunc_ln557_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3108 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%tmp_826 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_172, i32 %sext_ln557_172, i32 %sext_ln557_171, i32 %sext_ln557_170, i32 %sext_ln557_169, i32 %sext_ln557_168, i32 %sext_ln557_167, i32 %sext_ln557_166, i32 %sext_ln557_165, i32 %sext_ln557_164" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3108 'bitconcatenate' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%sext_ln557_173 = sext i307 %tmp_826" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3109 'sext' 'sext_ln557_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3110 [1/1] (0.00ns)   --->   "%and_ln558_172 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_172, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3110 'bitconcatenate' 'and_ln558_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (1.14ns)   --->   "%sub_ln558_173 = sub i32 %tmp_1316, i32 %and_ln558_172" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3111 'sub' 'sub_ln558_173' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3112 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_238)   --->   "%tmp_829 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_45, i32 %add_ln537_172, i32 %sub_ln566_43, i32 %add_ln537_170, i32 %sub_ln566_41, i32 %add_ln537_168, i32 %sub_ln566_39, i32 %add_ln537_166, i32 %sub_ln566_37, i32 %add_ln537_164" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 3112 'bitconcatenate' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_238)   --->   "%select_ln535_237 = select i1 %icmp_ln535, i320 %tmp_819, i320 %tmp_818" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3113 'select' 'select_ln535_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3114 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_238 = select i1 %icmp_ln535_1, i320 %tmp_829, i320 %select_ln535_237" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3114 'select' 'select_ln535_238' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3115 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_240)   --->   "%select_ln535_239 = select i1 %icmp_ln535_2, i320 %sext_ln557_173, i320 %select_ln535_238" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3115 'select' 'select_ln535_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3116 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_240 = select i1 %icmp_ln535_3, i320 %tmp_825, i320 %select_ln535_239" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3116 'select' 'select_ln535_240' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3117 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_242)   --->   "%select_ln535_241 = select i1 %icmp_ln535_4, i320 %tmp_824, i320 %select_ln535_240" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3117 'select' 'select_ln535_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3118 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_242 = select i1 %icmp_ln535_5, i320 %sext_ln548_173, i320 %select_ln535_241" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3118 'select' 'select_ln535_242' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3119 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_244)   --->   "%select_ln535_243 = select i1 %icmp_ln535_6, i320 %tmp_820, i320 %select_ln535_242" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3119 'select' 'select_ln535_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3120 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_244 = select i1 %icmp_ln535_7, i320 %tmp_819, i320 %select_ln535_243" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3120 'select' 'select_ln535_244' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3121 [1/1] (0.00ns)   --->   "%tmp_1338 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5568, i32 5599" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3121 'partselect' 'tmp_1338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3122 [1/1] (0.00ns)   --->   "%tmp_1339 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5568, i32 5599" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3122 'partselect' 'tmp_1339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3123 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_174)   --->   "%tmp_1342 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5599" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3123 'bitselect' 'tmp_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3124 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_174)   --->   "%select_ln551_174 = select i1 %tmp_1342, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3124 'select' 'select_ln551_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3125 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_174 = add i32 %select_ln551_174, i32 %tmp_1338" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3125 'add' 'add_ln551_174' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3126 [1/1] (0.00ns)   --->   "%tmp_1344 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5600, i32 5631" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3126 'partselect' 'tmp_1344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3127 [1/1] (0.00ns)   --->   "%tmp_1345 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5600, i32 5631" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3127 'partselect' 'tmp_1345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3128 [1/1] (1.14ns)   --->   "%add_ln537_175 = add i32 %tmp_1345, i32 %tmp_1344" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3128 'add' 'add_ln537_175' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3129 [1/1] (0.00ns)   --->   "%tmp_1346 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5632, i32 5663" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3129 'partselect' 'tmp_1346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3130 [1/1] (0.00ns)   --->   "%tmp_1347 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5632, i32 5663" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3130 'partselect' 'tmp_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3131 [1/1] (1.14ns)   --->   "%add_ln537_176 = add i32 %tmp_1347, i32 %tmp_1346" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3131 'add' 'add_ln537_176' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3132 [1/1] (0.00ns)   --->   "%tmp_1348 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5664, i32 5695" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3132 'partselect' 'tmp_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3133 [1/1] (0.00ns)   --->   "%tmp_1349 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5664, i32 5695" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3133 'partselect' 'tmp_1349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3134 [1/1] (1.14ns)   --->   "%add_ln537_177 = add i32 %tmp_1349, i32 %tmp_1348" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3134 'add' 'add_ln537_177' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3135 [1/1] (0.00ns)   --->   "%tmp_1350 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5696, i32 5727" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3135 'partselect' 'tmp_1350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3136 [1/1] (0.00ns)   --->   "%tmp_1351 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5696, i32 5727" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3136 'partselect' 'tmp_1351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3137 [1/1] (1.14ns)   --->   "%add_ln537_178 = add i32 %tmp_1351, i32 %tmp_1350" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3137 'add' 'add_ln537_178' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3138 [1/1] (0.00ns)   --->   "%tmp_1352 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5728, i32 5759" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3138 'partselect' 'tmp_1352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3139 [1/1] (0.00ns)   --->   "%tmp_1353 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5728, i32 5759" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3139 'partselect' 'tmp_1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3140 [1/1] (1.14ns)   --->   "%add_ln537_179 = add i32 %tmp_1353, i32 %tmp_1352" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3140 'add' 'add_ln537_179' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3141 [1/1] (0.00ns)   --->   "%tmp_1354 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5760, i32 5791" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3141 'partselect' 'tmp_1354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3142 [1/1] (0.00ns)   --->   "%tmp_1355 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5760, i32 5791" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3142 'partselect' 'tmp_1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3143 [1/1] (1.14ns)   --->   "%add_ln537_180 = add i32 %tmp_1355, i32 %tmp_1354" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3143 'add' 'add_ln537_180' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3144 [1/1] (0.00ns)   --->   "%tmp_1356 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5792, i32 5823" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3144 'partselect' 'tmp_1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3145 [1/1] (0.00ns)   --->   "%tmp_1357 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5792, i32 5823" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3145 'partselect' 'tmp_1357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3146 [1/1] (1.14ns)   --->   "%add_ln537_181 = add i32 %tmp_1357, i32 %tmp_1356" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3146 'add' 'add_ln537_181' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3147 [1/1] (0.00ns)   --->   "%tmp_1358 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5824, i32 5855" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3147 'partselect' 'tmp_1358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3148 [1/1] (0.00ns)   --->   "%tmp_1359 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5824, i32 5855" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3148 'partselect' 'tmp_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3149 [1/1] (1.14ns)   --->   "%add_ln537_182 = add i32 %tmp_1359, i32 %tmp_1358" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3149 'add' 'add_ln537_182' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3150 [1/1] (0.00ns)   --->   "%tmp_1360 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5856, i32 5887" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3150 'partselect' 'tmp_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%tmp_1361 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5856, i32 5887" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3151 'partselect' 'tmp_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (1.14ns)   --->   "%add_ln537_183 = add i32 %tmp_1361, i32 %tmp_1360" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3152 'add' 'add_ln537_183' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3153 [1/1] (0.00ns)   --->   "%tmp_1362 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5888, i32 5919" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3153 'partselect' 'tmp_1362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3154 [1/1] (0.00ns)   --->   "%tmp_1363 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5888, i32 5919" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3154 'partselect' 'tmp_1363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3155 [1/1] (1.14ns)   --->   "%add_ln537_184 = add i32 %tmp_1363, i32 %tmp_1362" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3155 'add' 'add_ln537_184' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3156 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_258)   --->   "%tmp_854 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_184, i32 %add_ln537_183, i32 %add_ln537_182, i32 %add_ln537_181, i32 %add_ln537_180, i32 %add_ln537_179, i32 %add_ln537_178, i32 %add_ln537_177, i32 %add_ln537_176, i32 %add_ln537_175" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3156 'bitconcatenate' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3157 [1/1] (1.14ns)   --->   "%sub_ln566_47 = sub i32 %tmp_1344, i32 %tmp_1345" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3157 'sub' 'sub_ln566_47' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3158 [1/1] (1.14ns)   --->   "%sub_ln566_48 = sub i32 %tmp_1346, i32 %tmp_1347" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3158 'sub' 'sub_ln566_48' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3159 [1/1] (1.14ns)   --->   "%sub_ln566_49 = sub i32 %tmp_1348, i32 %tmp_1349" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3159 'sub' 'sub_ln566_49' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3160 [1/1] (1.14ns)   --->   "%sub_ln566_50 = sub i32 %tmp_1350, i32 %tmp_1351" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3160 'sub' 'sub_ln566_50' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3161 [1/1] (1.14ns)   --->   "%sub_ln566_51 = sub i32 %tmp_1352, i32 %tmp_1353" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3161 'sub' 'sub_ln566_51' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3162 [1/1] (1.14ns)   --->   "%sub_ln566_52 = sub i32 %tmp_1354, i32 %tmp_1355" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3162 'sub' 'sub_ln566_52' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3163 [1/1] (1.14ns)   --->   "%sub_ln566_53 = sub i32 %tmp_1356, i32 %tmp_1357" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3163 'sub' 'sub_ln566_53' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3164 [1/1] (1.14ns)   --->   "%sub_ln566_54 = sub i32 %tmp_1358, i32 %tmp_1359" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3164 'sub' 'sub_ln566_54' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3165 [1/1] (1.14ns)   --->   "%sub_ln566_55 = sub i32 %tmp_1360, i32 %tmp_1361" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3165 'sub' 'sub_ln566_55' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3166 [1/1] (1.14ns)   --->   "%sub_ln566_56 = sub i32 %tmp_1362, i32 %tmp_1363" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3166 'sub' 'sub_ln566_56' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3167 [1/1] (0.00ns)   --->   "%tmp_855 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_56, i32 %sub_ln566_55, i32 %sub_ln566_54, i32 %sub_ln566_53, i32 %sub_ln566_52, i32 %sub_ln566_51, i32 %sub_ln566_50, i32 %sub_ln566_49, i32 %sub_ln566_48, i32 %sub_ln566_47" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3167 'bitconcatenate' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3168 [1/1] (1.14ns)   --->   "%add_ln548_175 = add i32 %tmp_1344, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3168 'add' 'add_ln548_175' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%trunc_ln548_174 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_175, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3169 'partselect' 'trunc_ln548_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3170 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%sext_ln548_175 = sext i9 %trunc_ln548_174" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3170 'sext' 'sext_ln548_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3171 [1/1] (1.14ns)   --->   "%add_ln548_176 = add i32 %tmp_1346, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3171 'add' 'add_ln548_176' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3172 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%trunc_ln548_175 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_176, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3172 'partselect' 'trunc_ln548_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%sext_ln548_176 = sext i9 %trunc_ln548_175" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3173 'sext' 'sext_ln548_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3174 [1/1] (1.14ns)   --->   "%add_ln548_177 = add i32 %tmp_1348, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3174 'add' 'add_ln548_177' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%trunc_ln548_176 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_177, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3175 'partselect' 'trunc_ln548_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%sext_ln548_177 = sext i9 %trunc_ln548_176" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3176 'sext' 'sext_ln548_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3177 [1/1] (1.14ns)   --->   "%add_ln548_178 = add i32 %tmp_1350, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3177 'add' 'add_ln548_178' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%trunc_ln548_177 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_178, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3178 'partselect' 'trunc_ln548_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%sext_ln548_178 = sext i9 %trunc_ln548_177" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3179 'sext' 'sext_ln548_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3180 [1/1] (1.14ns)   --->   "%add_ln548_179 = add i32 %tmp_1352, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3180 'add' 'add_ln548_179' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%trunc_ln548_178 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_179, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3181 'partselect' 'trunc_ln548_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%sext_ln548_179 = sext i9 %trunc_ln548_178" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3182 'sext' 'sext_ln548_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3183 [1/1] (1.14ns)   --->   "%add_ln548_180 = add i32 %tmp_1354, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3183 'add' 'add_ln548_180' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%trunc_ln548_179 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_180, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3184 'partselect' 'trunc_ln548_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%sext_ln548_180 = sext i9 %trunc_ln548_179" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3185 'sext' 'sext_ln548_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3186 [1/1] (1.14ns)   --->   "%add_ln548_181 = add i32 %tmp_1356, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3186 'add' 'add_ln548_181' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%trunc_ln548_180 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_181, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3187 'partselect' 'trunc_ln548_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%sext_ln548_181 = sext i9 %trunc_ln548_180" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3188 'sext' 'sext_ln548_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3189 [1/1] (1.14ns)   --->   "%add_ln548_182 = add i32 %tmp_1358, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3189 'add' 'add_ln548_182' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%trunc_ln548_181 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_182, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3190 'partselect' 'trunc_ln548_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%sext_ln548_182 = sext i9 %trunc_ln548_181" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3191 'sext' 'sext_ln548_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3192 [1/1] (1.14ns)   --->   "%add_ln548_183 = add i32 %tmp_1360, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3192 'add' 'add_ln548_183' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%trunc_ln548_182 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_183, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3193 'partselect' 'trunc_ln548_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%sext_ln548_183 = sext i9 %trunc_ln548_182" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3194 'sext' 'sext_ln548_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3195 [1/1] (1.14ns)   --->   "%add_ln548_184 = add i32 %tmp_1362, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3195 'add' 'add_ln548_184' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%trunc_ln548_183 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_184, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3196 'partselect' 'trunc_ln548_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%tmp_859 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_183, i32 %sext_ln548_183, i32 %sext_ln548_182, i32 %sext_ln548_181, i32 %sext_ln548_180, i32 %sext_ln548_179, i32 %sext_ln548_178, i32 %sext_ln548_177, i32 %sext_ln548_176, i32 %sext_ln548_175" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3197 'bitconcatenate' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%sext_ln548_184 = sext i297 %tmp_859" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3198 'sext' 'sext_ln548_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_175)   --->   "%tmp_1374 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5631" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3199 'bitselect' 'tmp_1374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_175)   --->   "%select_ln551_175 = select i1 %tmp_1374, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3200 'select' 'select_ln551_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3201 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_175 = add i32 %select_ln551_175, i32 %tmp_1344" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3201 'add' 'add_ln551_175' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_176)   --->   "%tmp_1375 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5663" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3202 'bitselect' 'tmp_1375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3203 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_176)   --->   "%select_ln551_176 = select i1 %tmp_1375, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3203 'select' 'select_ln551_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3204 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_176 = add i32 %select_ln551_176, i32 %tmp_1346" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3204 'add' 'add_ln551_176' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_177)   --->   "%tmp_1376 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5695" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3205 'bitselect' 'tmp_1376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_177)   --->   "%select_ln551_177 = select i1 %tmp_1376, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3206 'select' 'select_ln551_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3207 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_177 = add i32 %select_ln551_177, i32 %tmp_1348" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3207 'add' 'add_ln551_177' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_178)   --->   "%tmp_1377 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5727" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3208 'bitselect' 'tmp_1377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_178)   --->   "%select_ln551_178 = select i1 %tmp_1377, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3209 'select' 'select_ln551_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3210 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_178 = add i32 %select_ln551_178, i32 %tmp_1350" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3210 'add' 'add_ln551_178' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_179)   --->   "%tmp_1378 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5759" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3211 'bitselect' 'tmp_1378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_179)   --->   "%select_ln551_179 = select i1 %tmp_1378, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3212 'select' 'select_ln551_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3213 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_179 = add i32 %select_ln551_179, i32 %tmp_1352" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3213 'add' 'add_ln551_179' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3214 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_180)   --->   "%tmp_1379 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5791" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3214 'bitselect' 'tmp_1379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3215 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_180)   --->   "%select_ln551_180 = select i1 %tmp_1379, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3215 'select' 'select_ln551_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3216 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_180 = add i32 %select_ln551_180, i32 %tmp_1354" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3216 'add' 'add_ln551_180' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3217 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_181)   --->   "%tmp_1380 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5823" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3217 'bitselect' 'tmp_1380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_181)   --->   "%select_ln551_181 = select i1 %tmp_1380, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3218 'select' 'select_ln551_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3219 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_181 = add i32 %select_ln551_181, i32 %tmp_1356" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3219 'add' 'add_ln551_181' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_182)   --->   "%tmp_1381 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5855" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3220 'bitselect' 'tmp_1381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3221 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_182)   --->   "%select_ln551_182 = select i1 %tmp_1381, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3221 'select' 'select_ln551_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3222 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_182 = add i32 %select_ln551_182, i32 %tmp_1358" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3222 'add' 'add_ln551_182' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3223 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_183)   --->   "%tmp_1382 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5887" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3223 'bitselect' 'tmp_1382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_183)   --->   "%select_ln551_183 = select i1 %tmp_1382, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3224 'select' 'select_ln551_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3225 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_183 = add i32 %select_ln551_183, i32 %tmp_1360" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3225 'add' 'add_ln551_183' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_184)   --->   "%tmp_1383 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5919" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3226 'bitselect' 'tmp_1383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3227 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_184)   --->   "%select_ln551_184 = select i1 %tmp_1383, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3227 'select' 'select_ln551_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3228 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_184 = add i32 %select_ln551_184, i32 %tmp_1362" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3228 'add' 'add_ln551_184' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%tmp_860 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_184, i32 %add_ln551_183, i32 %add_ln551_182, i32 %add_ln551_181, i32 %add_ln551_180, i32 %add_ln551_179, i32 %add_ln551_178, i32 %add_ln551_177, i32 %add_ln551_176, i32 %add_ln551_175" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3229 'bitconcatenate' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%tmp_861 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 5600, i32 5919" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 3230 'partselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3231 [1/1] (1.14ns)   --->   "%add_ln557_175 = add i32 %tmp_1344, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3231 'add' 'add_ln557_175' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3232 [1/1] (0.00ns)   --->   "%trunc_ln557_174 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_175, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3232 'partselect' 'trunc_ln557_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%sext_ln557_175 = sext i19 %trunc_ln557_174" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3233 'sext' 'sext_ln557_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3234 [1/1] (1.14ns)   --->   "%add_ln557_176 = add i32 %tmp_1346, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3234 'add' 'add_ln557_176' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3235 [1/1] (0.00ns)   --->   "%trunc_ln557_175 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_176, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3235 'partselect' 'trunc_ln557_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%sext_ln557_176 = sext i19 %trunc_ln557_175" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3236 'sext' 'sext_ln557_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3237 [1/1] (1.14ns)   --->   "%add_ln557_177 = add i32 %tmp_1348, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3237 'add' 'add_ln557_177' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3238 [1/1] (0.00ns)   --->   "%trunc_ln557_176 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_177, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3238 'partselect' 'trunc_ln557_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%sext_ln557_177 = sext i19 %trunc_ln557_176" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3239 'sext' 'sext_ln557_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3240 [1/1] (1.14ns)   --->   "%add_ln557_178 = add i32 %tmp_1350, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3240 'add' 'add_ln557_178' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3241 [1/1] (0.00ns)   --->   "%trunc_ln557_177 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_178, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3241 'partselect' 'trunc_ln557_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%sext_ln557_178 = sext i19 %trunc_ln557_177" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3242 'sext' 'sext_ln557_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3243 [1/1] (1.14ns)   --->   "%add_ln557_179 = add i32 %tmp_1352, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3243 'add' 'add_ln557_179' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3244 [1/1] (0.00ns)   --->   "%trunc_ln557_178 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_179, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3244 'partselect' 'trunc_ln557_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%sext_ln557_179 = sext i19 %trunc_ln557_178" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3245 'sext' 'sext_ln557_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3246 [1/1] (1.14ns)   --->   "%add_ln557_180 = add i32 %tmp_1354, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3246 'add' 'add_ln557_180' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3247 [1/1] (0.00ns)   --->   "%trunc_ln557_179 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_180, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3247 'partselect' 'trunc_ln557_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%sext_ln557_180 = sext i19 %trunc_ln557_179" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3248 'sext' 'sext_ln557_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3249 [1/1] (1.14ns)   --->   "%add_ln557_181 = add i32 %tmp_1356, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3249 'add' 'add_ln557_181' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3250 [1/1] (0.00ns)   --->   "%trunc_ln557_180 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_181, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3250 'partselect' 'trunc_ln557_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%sext_ln557_181 = sext i19 %trunc_ln557_180" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3251 'sext' 'sext_ln557_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3252 [1/1] (1.14ns)   --->   "%add_ln557_182 = add i32 %tmp_1358, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3252 'add' 'add_ln557_182' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3253 [1/1] (0.00ns)   --->   "%trunc_ln557_181 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_182, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3253 'partselect' 'trunc_ln557_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%sext_ln557_182 = sext i19 %trunc_ln557_181" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3254 'sext' 'sext_ln557_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3255 [1/1] (1.14ns)   --->   "%add_ln557_183 = add i32 %tmp_1360, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3255 'add' 'add_ln557_183' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3256 [1/1] (0.00ns)   --->   "%trunc_ln557_182 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_183, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3256 'partselect' 'trunc_ln557_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3257 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%sext_ln557_183 = sext i19 %trunc_ln557_182" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3257 'sext' 'sext_ln557_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3258 [1/1] (1.14ns)   --->   "%add_ln557_184 = add i32 %tmp_1362, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3258 'add' 'add_ln557_184' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3259 [1/1] (0.00ns)   --->   "%trunc_ln557_183 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_184, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3259 'partselect' 'trunc_ln557_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%tmp_862 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_183, i32 %sext_ln557_183, i32 %sext_ln557_182, i32 %sext_ln557_181, i32 %sext_ln557_180, i32 %sext_ln557_179, i32 %sext_ln557_178, i32 %sext_ln557_177, i32 %sext_ln557_176, i32 %sext_ln557_175" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3260 'bitconcatenate' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%sext_ln557_184 = sext i307 %tmp_862" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3261 'sext' 'sext_ln557_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3262 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_258)   --->   "%tmp_865 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_184, i32 %sub_ln566_55, i32 %add_ln537_182, i32 %sub_ln566_53, i32 %add_ln537_180, i32 %sub_ln566_51, i32 %add_ln537_178, i32 %sub_ln566_49, i32 %add_ln537_176, i32 %sub_ln566_47" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 3262 'bitconcatenate' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_258)   --->   "%select_ln535_257 = select i1 %icmp_ln535, i320 %tmp_855, i320 %tmp_854" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3263 'select' 'select_ln535_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3264 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_258 = select i1 %icmp_ln535_1, i320 %tmp_865, i320 %select_ln535_257" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3264 'select' 'select_ln535_258' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3265 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_260)   --->   "%select_ln535_259 = select i1 %icmp_ln535_2, i320 %sext_ln557_184, i320 %select_ln535_258" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3265 'select' 'select_ln535_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3266 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_260 = select i1 %icmp_ln535_3, i320 %tmp_861, i320 %select_ln535_259" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3266 'select' 'select_ln535_260' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_262)   --->   "%select_ln535_261 = select i1 %icmp_ln535_4, i320 %tmp_860, i320 %select_ln535_260" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3267 'select' 'select_ln535_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3268 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_262 = select i1 %icmp_ln535_5, i320 %sext_ln548_184, i320 %select_ln535_261" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3268 'select' 'select_ln535_262' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3269 [1/1] (0.00ns)   --->   "%tmp_1384 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5920, i32 5951" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3269 'partselect' 'tmp_1384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3270 [1/1] (0.00ns)   --->   "%tmp_1385 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5920, i32 5951" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3270 'partselect' 'tmp_1385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3271 [1/1] (1.14ns)   --->   "%add_ln537_185 = add i32 %tmp_1385, i32 %tmp_1384" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3271 'add' 'add_ln537_185' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3272 [1/1] (0.00ns)   --->   "%tmp_1386 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5952, i32 5983" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3272 'partselect' 'tmp_1386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3273 [1/1] (0.00ns)   --->   "%tmp_1387 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5952, i32 5983" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3273 'partselect' 'tmp_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3274 [1/1] (1.14ns)   --->   "%add_ln537_186 = add i32 %tmp_1387, i32 %tmp_1386" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3274 'add' 'add_ln537_186' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3275 [1/1] (0.00ns)   --->   "%tmp_1388 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 5984, i32 6015" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3275 'partselect' 'tmp_1388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3276 [1/1] (0.00ns)   --->   "%tmp_1389 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 5984, i32 6015" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3276 'partselect' 'tmp_1389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3277 [1/1] (1.14ns)   --->   "%add_ln537_187 = add i32 %tmp_1389, i32 %tmp_1388" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3277 'add' 'add_ln537_187' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3278 [1/1] (0.00ns)   --->   "%tmp_1390 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6016, i32 6047" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3278 'partselect' 'tmp_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3279 [1/1] (0.00ns)   --->   "%tmp_1391 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6016, i32 6047" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3279 'partselect' 'tmp_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3280 [1/1] (1.14ns)   --->   "%add_ln537_188 = add i32 %tmp_1391, i32 %tmp_1390" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3280 'add' 'add_ln537_188' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_268)   --->   "%tmp_874 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_188, i32 %add_ln537_187, i32 %add_ln537_186, i32 %add_ln537_185" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3281 'bitconcatenate' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3282 [1/1] (1.14ns)   --->   "%sub_ln566_57 = sub i32 %tmp_1384, i32 %tmp_1385" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3282 'sub' 'sub_ln566_57' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3283 [1/1] (1.14ns)   --->   "%sub_ln566_58 = sub i32 %tmp_1386, i32 %tmp_1387" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3283 'sub' 'sub_ln566_58' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3284 [1/1] (1.14ns)   --->   "%sub_ln566_59 = sub i32 %tmp_1388, i32 %tmp_1389" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3284 'sub' 'sub_ln566_59' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3285 [1/1] (1.14ns)   --->   "%sub_ln566_60 = sub i32 %tmp_1390, i32 %tmp_1391" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3285 'sub' 'sub_ln566_60' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3286 [1/1] (0.00ns)   --->   "%tmp_875 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln566_60, i32 %sub_ln566_59, i32 %sub_ln566_58, i32 %sub_ln566_57" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3286 'bitconcatenate' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3287 [1/1] (0.00ns)   --->   "%sext_ln543_370 = sext i32 %tmp_1384" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3287 'sext' 'sext_ln543_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3288 [1/1] (0.00ns)   --->   "%sext_ln543_371 = sext i32 %tmp_1385" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3288 'sext' 'sext_ln543_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3289 [1/1] (3.90ns)   --->   "%tmp_1392 = mul i64 %sext_ln543_371, i64 %sext_ln543_370" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3289 'mul' 'tmp_1392' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_274)   --->   "%trunc_ln544_185 = trunc i64 %tmp_1392" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3290 'trunc' 'trunc_ln544_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln543_372 = sext i32 %tmp_1386" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3291 'sext' 'sext_ln543_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3292 [1/1] (0.00ns)   --->   "%sext_ln543_373 = sext i32 %tmp_1387" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3292 'sext' 'sext_ln543_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3293 [1/1] (3.90ns)   --->   "%tmp_1393 = mul i64 %sext_ln543_373, i64 %sext_ln543_372" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3293 'mul' 'tmp_1393' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3294 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_274)   --->   "%trunc_ln544_186 = trunc i64 %tmp_1393" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3294 'trunc' 'trunc_ln544_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln543_374 = sext i32 %tmp_1388" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3295 'sext' 'sext_ln543_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3296 [1/1] (0.00ns)   --->   "%sext_ln543_375 = sext i32 %tmp_1389" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3296 'sext' 'sext_ln543_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3297 [1/1] (3.90ns)   --->   "%tmp_1394 = mul i64 %sext_ln543_375, i64 %sext_ln543_374" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3297 'mul' 'tmp_1394' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_274)   --->   "%trunc_ln544_187 = trunc i64 %tmp_1394" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3298 'trunc' 'trunc_ln544_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln543_376 = sext i32 %tmp_1390" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3299 'sext' 'sext_ln543_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln543_377 = sext i32 %tmp_1391" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3300 'sext' 'sext_ln543_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3301 [1/1] (3.90ns)   --->   "%tmp_1395 = mul i64 %sext_ln543_377, i64 %sext_ln543_376" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3301 'mul' 'tmp_1395' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3302 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_274)   --->   "%trunc_ln544_188 = trunc i64 %tmp_1395" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3302 'trunc' 'trunc_ln544_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3303 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_274)   --->   "%tmp_876 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln544_188, i32 %trunc_ln544_187, i32 %trunc_ln544_186, i32 %trunc_ln544_185" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3303 'bitconcatenate' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3304 [1/1] (1.14ns)   --->   "%add_ln548_185 = add i32 %tmp_1384, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3304 'add' 'add_ln548_185' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_272)   --->   "%trunc_ln548_184 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_185, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3305 'partselect' 'trunc_ln548_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3306 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_272)   --->   "%sext_ln548_185 = sext i9 %trunc_ln548_184" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3306 'sext' 'sext_ln548_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3307 [1/1] (1.14ns)   --->   "%add_ln548_186 = add i32 %tmp_1386, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3307 'add' 'add_ln548_186' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_272)   --->   "%trunc_ln548_185 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_186, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3308 'partselect' 'trunc_ln548_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3309 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_272)   --->   "%sext_ln548_186 = sext i9 %trunc_ln548_185" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3309 'sext' 'sext_ln548_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3310 [1/1] (1.14ns)   --->   "%add_ln548_187 = add i32 %tmp_1388, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3310 'add' 'add_ln548_187' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_272)   --->   "%trunc_ln548_186 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_187, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3311 'partselect' 'trunc_ln548_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3312 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_272)   --->   "%sext_ln548_187 = sext i9 %trunc_ln548_186" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3312 'sext' 'sext_ln548_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3313 [1/1] (1.14ns)   --->   "%add_ln548_188 = add i32 %tmp_1390, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3313 'add' 'add_ln548_188' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3314 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_272)   --->   "%trunc_ln548_187 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_188, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3314 'partselect' 'trunc_ln548_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3315 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_272)   --->   "%tmp_879 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i9.i32.i32.i32, i9 %trunc_ln548_187, i32 %sext_ln548_187, i32 %sext_ln548_186, i32 %sext_ln548_185" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3315 'bitconcatenate' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3316 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_272)   --->   "%sext_ln548_188 = sext i105 %tmp_879" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3316 'sext' 'sext_ln548_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3317 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_185)   --->   "%tmp_1396 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5951" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3317 'bitselect' 'tmp_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_185)   --->   "%select_ln551_185 = select i1 %tmp_1396, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3318 'select' 'select_ln551_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3319 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_185 = add i32 %select_ln551_185, i32 %tmp_1384" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3319 'add' 'add_ln551_185' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3320 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_186)   --->   "%tmp_1397 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 5983" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3320 'bitselect' 'tmp_1397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3321 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_186)   --->   "%select_ln551_186 = select i1 %tmp_1397, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3321 'select' 'select_ln551_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3322 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_186 = add i32 %select_ln551_186, i32 %tmp_1386" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3322 'add' 'add_ln551_186' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_187)   --->   "%tmp_1398 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6015" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3323 'bitselect' 'tmp_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3324 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_187)   --->   "%select_ln551_187 = select i1 %tmp_1398, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3324 'select' 'select_ln551_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3325 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_187 = add i32 %select_ln551_187, i32 %tmp_1388" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3325 'add' 'add_ln551_187' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_188)   --->   "%tmp_1399 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6047" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3326 'bitselect' 'tmp_1399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3327 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_188)   --->   "%select_ln551_188 = select i1 %tmp_1399, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3327 'select' 'select_ln551_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3328 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_188 = add i32 %select_ln551_188, i32 %tmp_1390" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3328 'add' 'add_ln551_188' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_272)   --->   "%tmp_880 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln551_188, i32 %add_ln551_187, i32 %add_ln551_186, i32 %add_ln551_185" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3329 'bitconcatenate' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_270)   --->   "%tmp_881 = partselect i128 @_ssdm_op_PartSelect.i128.i8192.i32.i32, i8192 %p_read_10, i32 5920, i32 6047" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 3330 'partselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3331 [1/1] (1.14ns)   --->   "%add_ln557_185 = add i32 %tmp_1384, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3331 'add' 'add_ln557_185' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3332 [1/1] (0.00ns)   --->   "%trunc_ln557_184 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_185, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3332 'partselect' 'trunc_ln557_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_270)   --->   "%sext_ln557_185 = sext i19 %trunc_ln557_184" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3333 'sext' 'sext_ln557_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3334 [1/1] (0.00ns)   --->   "%and_ln558_184 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_184, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3334 'bitconcatenate' 'and_ln558_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3335 [1/1] (1.14ns)   --->   "%sub_ln558_185 = sub i32 %tmp_1384, i32 %and_ln558_184" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3335 'sub' 'sub_ln558_185' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3336 [1/1] (1.14ns)   --->   "%add_ln557_186 = add i32 %tmp_1386, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3336 'add' 'add_ln557_186' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3337 [1/1] (0.00ns)   --->   "%trunc_ln557_185 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_186, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3337 'partselect' 'trunc_ln557_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_270)   --->   "%sext_ln557_186 = sext i19 %trunc_ln557_185" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3338 'sext' 'sext_ln557_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3339 [1/1] (0.00ns)   --->   "%and_ln558_185 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_185, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3339 'bitconcatenate' 'and_ln558_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3340 [1/1] (1.14ns)   --->   "%sub_ln558_186 = sub i32 %tmp_1386, i32 %and_ln558_185" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3340 'sub' 'sub_ln558_186' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3341 [1/1] (1.14ns)   --->   "%add_ln557_187 = add i32 %tmp_1388, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3341 'add' 'add_ln557_187' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3342 [1/1] (0.00ns)   --->   "%trunc_ln557_186 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_187, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3342 'partselect' 'trunc_ln557_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_270)   --->   "%sext_ln557_187 = sext i19 %trunc_ln557_186" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3343 'sext' 'sext_ln557_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3344 [1/1] (0.00ns)   --->   "%and_ln558_186 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_186, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3344 'bitconcatenate' 'and_ln558_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3345 [1/1] (1.14ns)   --->   "%sub_ln558_187 = sub i32 %tmp_1388, i32 %and_ln558_186" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3345 'sub' 'sub_ln558_187' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3346 [1/1] (1.14ns)   --->   "%add_ln557_188 = add i32 %tmp_1390, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3346 'add' 'add_ln557_188' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3347 [1/1] (0.00ns)   --->   "%trunc_ln557_187 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_188, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3347 'partselect' 'trunc_ln557_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_270)   --->   "%tmp_882 = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i19.i32.i32.i32, i19 %trunc_ln557_187, i32 %sext_ln557_187, i32 %sext_ln557_186, i32 %sext_ln557_185" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3348 'bitconcatenate' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_270)   --->   "%sext_ln557_188 = sext i115 %tmp_882" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3349 'sext' 'sext_ln557_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3350 [1/1] (0.00ns)   --->   "%and_ln558_187 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_187, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3350 'bitconcatenate' 'and_ln558_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3351 [1/1] (1.14ns)   --->   "%sub_ln558_188 = sub i32 %tmp_1390, i32 %and_ln558_187" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3351 'sub' 'sub_ln558_188' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3352 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_268)   --->   "%tmp_885 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_188, i32 %sub_ln566_59, i32 %add_ln537_186, i32 %sub_ln566_57" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 3352 'bitconcatenate' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_268)   --->   "%select_ln535_267 = select i1 %icmp_ln535, i128 %tmp_875, i128 %tmp_874" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3353 'select' 'select_ln535_267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3354 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_268 = select i1 %icmp_ln535_1, i128 %tmp_885, i128 %select_ln535_267" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3354 'select' 'select_ln535_268' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_270)   --->   "%select_ln535_269 = select i1 %icmp_ln535_2, i128 %sext_ln557_188, i128 %select_ln535_268" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3355 'select' 'select_ln535_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3356 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_270 = select i1 %icmp_ln535_3, i128 %tmp_881, i128 %select_ln535_269" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3356 'select' 'select_ln535_270' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3357 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_272)   --->   "%select_ln535_271 = select i1 %icmp_ln535_4, i128 %tmp_880, i128 %select_ln535_270" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3357 'select' 'select_ln535_271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3358 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_272 = select i1 %icmp_ln535_5, i128 %sext_ln548_188, i128 %select_ln535_271" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3358 'select' 'select_ln535_272' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_274)   --->   "%select_ln535_273 = select i1 %icmp_ln535_6, i128 %tmp_876, i128 %select_ln535_272" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3359 'select' 'select_ln535_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3360 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_274 = select i1 %icmp_ln535_7, i128 %tmp_875, i128 %select_ln535_273" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3360 'select' 'select_ln535_274' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3361 [1/1] (0.00ns)   --->   "%tmp_1400 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6048, i32 6079" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3361 'partselect' 'tmp_1400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3362 [1/1] (0.00ns)   --->   "%tmp_1401 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6048, i32 6079" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3362 'partselect' 'tmp_1401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3363 [1/1] (1.14ns)   --->   "%add_ln537_189 = add i32 %tmp_1401, i32 %tmp_1400" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3363 'add' 'add_ln537_189' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3364 [1/1] (0.00ns)   --->   "%tmp_1402 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6080, i32 6111" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3364 'partselect' 'tmp_1402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3365 [1/1] (0.00ns)   --->   "%tmp_1403 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6080, i32 6111" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3365 'partselect' 'tmp_1403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3366 [1/1] (1.14ns)   --->   "%add_ln537_190 = add i32 %tmp_1403, i32 %tmp_1402" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3366 'add' 'add_ln537_190' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3367 [1/1] (0.00ns)   --->   "%tmp_1404 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6112, i32 6143" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3367 'partselect' 'tmp_1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3368 [1/1] (0.00ns)   --->   "%tmp_1405 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6112, i32 6143" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3368 'partselect' 'tmp_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3369 [1/1] (1.14ns)   --->   "%add_ln537_191 = add i32 %tmp_1405, i32 %tmp_1404" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3369 'add' 'add_ln537_191' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3370 [1/1] (0.00ns)   --->   "%tmp_1406 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6144, i32 6175" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3370 'partselect' 'tmp_1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3371 [1/1] (0.00ns)   --->   "%tmp_1407 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6144, i32 6175" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3371 'partselect' 'tmp_1407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3372 [1/1] (1.14ns)   --->   "%add_ln537_192 = add i32 %tmp_1407, i32 %tmp_1406" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3372 'add' 'add_ln537_192' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3373 [1/1] (0.00ns)   --->   "%tmp_1408 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6176, i32 6207" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3373 'partselect' 'tmp_1408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3374 [1/1] (0.00ns)   --->   "%tmp_1409 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6176, i32 6207" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3374 'partselect' 'tmp_1409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3375 [1/1] (1.14ns)   --->   "%add_ln537_193 = add i32 %tmp_1409, i32 %tmp_1408" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3375 'add' 'add_ln537_193' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3376 [1/1] (0.00ns)   --->   "%tmp_1410 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6208, i32 6239" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3376 'partselect' 'tmp_1410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3377 [1/1] (0.00ns)   --->   "%tmp_1411 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6208, i32 6239" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3377 'partselect' 'tmp_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3378 [1/1] (1.14ns)   --->   "%add_ln537_194 = add i32 %tmp_1411, i32 %tmp_1410" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3378 'add' 'add_ln537_194' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3379 [1/1] (0.00ns)   --->   "%tmp_1412 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6240, i32 6271" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3379 'partselect' 'tmp_1412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3380 [1/1] (0.00ns)   --->   "%tmp_1413 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6240, i32 6271" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3380 'partselect' 'tmp_1413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3381 [1/1] (1.14ns)   --->   "%add_ln537_195 = add i32 %tmp_1413, i32 %tmp_1412" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3381 'add' 'add_ln537_195' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3382 [1/1] (0.00ns)   --->   "%tmp_1414 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6272, i32 6303" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3382 'partselect' 'tmp_1414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3383 [1/1] (0.00ns)   --->   "%tmp_1415 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6272, i32 6303" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3383 'partselect' 'tmp_1415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3384 [1/1] (1.14ns)   --->   "%add_ln537_196 = add i32 %tmp_1415, i32 %tmp_1414" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3384 'add' 'add_ln537_196' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3385 [1/1] (0.00ns)   --->   "%tmp_1416 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6304, i32 6335" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3385 'partselect' 'tmp_1416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3386 [1/1] (0.00ns)   --->   "%tmp_1417 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6304, i32 6335" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3386 'partselect' 'tmp_1417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3387 [1/1] (1.14ns)   --->   "%add_ln537_197 = add i32 %tmp_1417, i32 %tmp_1416" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3387 'add' 'add_ln537_197' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3388 [1/1] (0.00ns)   --->   "%tmp_1418 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6336, i32 6367" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3388 'partselect' 'tmp_1418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3389 [1/1] (0.00ns)   --->   "%tmp_1419 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6336, i32 6367" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3389 'partselect' 'tmp_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3390 [1/1] (1.14ns)   --->   "%add_ln537_198 = add i32 %tmp_1419, i32 %tmp_1418" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3390 'add' 'add_ln537_198' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3391 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_278)   --->   "%tmp_906 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_198, i32 %add_ln537_197, i32 %add_ln537_196, i32 %add_ln537_195, i32 %add_ln537_194, i32 %add_ln537_193, i32 %add_ln537_192, i32 %add_ln537_191, i32 %add_ln537_190, i32 %add_ln537_189" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3391 'bitconcatenate' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3392 [1/1] (1.14ns)   --->   "%sub_ln566_61 = sub i32 %tmp_1400, i32 %tmp_1401" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3392 'sub' 'sub_ln566_61' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3393 [1/1] (1.14ns)   --->   "%sub_ln566_62 = sub i32 %tmp_1402, i32 %tmp_1403" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3393 'sub' 'sub_ln566_62' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3394 [1/1] (1.14ns)   --->   "%sub_ln566_63 = sub i32 %tmp_1404, i32 %tmp_1405" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3394 'sub' 'sub_ln566_63' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3395 [1/1] (1.14ns)   --->   "%sub_ln566_64 = sub i32 %tmp_1406, i32 %tmp_1407" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3395 'sub' 'sub_ln566_64' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3396 [1/1] (1.14ns)   --->   "%sub_ln566_65 = sub i32 %tmp_1408, i32 %tmp_1409" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3396 'sub' 'sub_ln566_65' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3397 [1/1] (1.14ns)   --->   "%sub_ln566_66 = sub i32 %tmp_1410, i32 %tmp_1411" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3397 'sub' 'sub_ln566_66' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3398 [1/1] (1.14ns)   --->   "%sub_ln566_67 = sub i32 %tmp_1412, i32 %tmp_1413" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3398 'sub' 'sub_ln566_67' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3399 [1/1] (1.14ns)   --->   "%sub_ln566_68 = sub i32 %tmp_1414, i32 %tmp_1415" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3399 'sub' 'sub_ln566_68' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3400 [1/1] (1.14ns)   --->   "%sub_ln566_69 = sub i32 %tmp_1416, i32 %tmp_1417" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3400 'sub' 'sub_ln566_69' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3401 [1/1] (1.14ns)   --->   "%sub_ln566_70 = sub i32 %tmp_1418, i32 %tmp_1419" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3401 'sub' 'sub_ln566_70' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3402 [1/1] (0.00ns)   --->   "%tmp_907 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_70, i32 %sub_ln566_69, i32 %sub_ln566_68, i32 %sub_ln566_67, i32 %sub_ln566_66, i32 %sub_ln566_65, i32 %sub_ln566_64, i32 %sub_ln566_63, i32 %sub_ln566_62, i32 %sub_ln566_61" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3402 'bitconcatenate' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3403 [1/1] (0.00ns)   --->   "%sext_ln543_378 = sext i32 %tmp_1400" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3403 'sext' 'sext_ln543_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3404 [1/1] (0.00ns)   --->   "%sext_ln543_379 = sext i32 %tmp_1401" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3404 'sext' 'sext_ln543_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3405 [1/1] (3.90ns)   --->   "%tmp_1420 = mul i64 %sext_ln543_379, i64 %sext_ln543_378" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3405 'mul' 'tmp_1420' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3406 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_284)   --->   "%trunc_ln544_189 = trunc i64 %tmp_1420" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3406 'trunc' 'trunc_ln544_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3407 [1/1] (0.00ns)   --->   "%sext_ln543_380 = sext i32 %tmp_1402" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3407 'sext' 'sext_ln543_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln543_381 = sext i32 %tmp_1403" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3408 'sext' 'sext_ln543_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3409 [1/1] (3.90ns)   --->   "%tmp_1421 = mul i64 %sext_ln543_381, i64 %sext_ln543_380" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3409 'mul' 'tmp_1421' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_284)   --->   "%trunc_ln544_190 = trunc i64 %tmp_1421" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3410 'trunc' 'trunc_ln544_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln543_382 = sext i32 %tmp_1404" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3411 'sext' 'sext_ln543_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln543_383 = sext i32 %tmp_1405" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3412 'sext' 'sext_ln543_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3413 [1/1] (3.90ns)   --->   "%tmp_1422 = mul i64 %sext_ln543_383, i64 %sext_ln543_382" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3413 'mul' 'tmp_1422' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3414 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_284)   --->   "%trunc_ln544_191 = trunc i64 %tmp_1422" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3414 'trunc' 'trunc_ln544_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln543_384 = sext i32 %tmp_1406" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3415 'sext' 'sext_ln543_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln543_385 = sext i32 %tmp_1407" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3416 'sext' 'sext_ln543_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3417 [1/1] (3.90ns)   --->   "%tmp_1423 = mul i64 %sext_ln543_385, i64 %sext_ln543_384" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3417 'mul' 'tmp_1423' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_284)   --->   "%trunc_ln544_192 = trunc i64 %tmp_1423" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3418 'trunc' 'trunc_ln544_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln543_386 = sext i32 %tmp_1408" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3419 'sext' 'sext_ln543_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln543_387 = sext i32 %tmp_1409" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3420 'sext' 'sext_ln543_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3421 [1/1] (3.90ns)   --->   "%tmp_1424 = mul i64 %sext_ln543_387, i64 %sext_ln543_386" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3421 'mul' 'tmp_1424' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3422 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_284)   --->   "%trunc_ln544_193 = trunc i64 %tmp_1424" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3422 'trunc' 'trunc_ln544_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3423 [1/1] (0.00ns)   --->   "%sext_ln543_388 = sext i32 %tmp_1410" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3423 'sext' 'sext_ln543_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln543_389 = sext i32 %tmp_1411" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3424 'sext' 'sext_ln543_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3425 [1/1] (3.90ns)   --->   "%tmp_1425 = mul i64 %sext_ln543_389, i64 %sext_ln543_388" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3425 'mul' 'tmp_1425' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_284)   --->   "%trunc_ln544_194 = trunc i64 %tmp_1425" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3426 'trunc' 'trunc_ln544_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3427 [1/1] (0.00ns)   --->   "%sext_ln543_390 = sext i32 %tmp_1412" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3427 'sext' 'sext_ln543_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln543_391 = sext i32 %tmp_1413" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3428 'sext' 'sext_ln543_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3429 [1/1] (3.90ns)   --->   "%tmp_1426 = mul i64 %sext_ln543_391, i64 %sext_ln543_390" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3429 'mul' 'tmp_1426' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_284)   --->   "%trunc_ln544_195 = trunc i64 %tmp_1426" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3430 'trunc' 'trunc_ln544_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3431 [1/1] (0.00ns)   --->   "%sext_ln543_392 = sext i32 %tmp_1414" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3431 'sext' 'sext_ln543_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln543_393 = sext i32 %tmp_1415" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3432 'sext' 'sext_ln543_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3433 [1/1] (3.90ns)   --->   "%tmp_1427 = mul i64 %sext_ln543_393, i64 %sext_ln543_392" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3433 'mul' 'tmp_1427' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_284)   --->   "%trunc_ln544_196 = trunc i64 %tmp_1427" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3434 'trunc' 'trunc_ln544_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3435 [1/1] (0.00ns)   --->   "%sext_ln543_394 = sext i32 %tmp_1416" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3435 'sext' 'sext_ln543_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3436 [1/1] (0.00ns)   --->   "%sext_ln543_395 = sext i32 %tmp_1417" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3436 'sext' 'sext_ln543_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3437 [1/1] (3.90ns)   --->   "%tmp_1428 = mul i64 %sext_ln543_395, i64 %sext_ln543_394" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3437 'mul' 'tmp_1428' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_284)   --->   "%trunc_ln544_197 = trunc i64 %tmp_1428" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3438 'trunc' 'trunc_ln544_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3439 [1/1] (0.00ns)   --->   "%sext_ln543_396 = sext i32 %tmp_1418" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3439 'sext' 'sext_ln543_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln543_397 = sext i32 %tmp_1419" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3440 'sext' 'sext_ln543_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3441 [1/1] (3.90ns)   --->   "%tmp_1429 = mul i64 %sext_ln543_397, i64 %sext_ln543_396" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3441 'mul' 'tmp_1429' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3442 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_284)   --->   "%trunc_ln544_198 = trunc i64 %tmp_1429" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3442 'trunc' 'trunc_ln544_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_284)   --->   "%tmp_908 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_198, i32 %trunc_ln544_197, i32 %trunc_ln544_196, i32 %trunc_ln544_195, i32 %trunc_ln544_194, i32 %trunc_ln544_193, i32 %trunc_ln544_192, i32 %trunc_ln544_191, i32 %trunc_ln544_190, i32 %trunc_ln544_189" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3443 'bitconcatenate' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3444 [1/1] (1.14ns)   --->   "%add_ln548_189 = add i32 %tmp_1400, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3444 'add' 'add_ln548_189' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%trunc_ln548_188 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_189, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3445 'partselect' 'trunc_ln548_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3446 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%sext_ln548_189 = sext i9 %trunc_ln548_188" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3446 'sext' 'sext_ln548_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3447 [1/1] (1.14ns)   --->   "%add_ln548_190 = add i32 %tmp_1402, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3447 'add' 'add_ln548_190' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%trunc_ln548_189 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_190, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3448 'partselect' 'trunc_ln548_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%sext_ln548_190 = sext i9 %trunc_ln548_189" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3449 'sext' 'sext_ln548_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3450 [1/1] (1.14ns)   --->   "%add_ln548_191 = add i32 %tmp_1404, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3450 'add' 'add_ln548_191' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%trunc_ln548_190 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_191, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3451 'partselect' 'trunc_ln548_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3452 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%sext_ln548_191 = sext i9 %trunc_ln548_190" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3452 'sext' 'sext_ln548_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3453 [1/1] (1.14ns)   --->   "%add_ln548_192 = add i32 %tmp_1406, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3453 'add' 'add_ln548_192' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%trunc_ln548_191 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_192, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3454 'partselect' 'trunc_ln548_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%sext_ln548_192 = sext i9 %trunc_ln548_191" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3455 'sext' 'sext_ln548_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3456 [1/1] (1.14ns)   --->   "%add_ln548_193 = add i32 %tmp_1408, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3456 'add' 'add_ln548_193' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%trunc_ln548_192 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_193, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3457 'partselect' 'trunc_ln548_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%sext_ln548_193 = sext i9 %trunc_ln548_192" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3458 'sext' 'sext_ln548_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3459 [1/1] (1.14ns)   --->   "%add_ln548_194 = add i32 %tmp_1410, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3459 'add' 'add_ln548_194' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%trunc_ln548_193 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_194, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3460 'partselect' 'trunc_ln548_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%sext_ln548_194 = sext i9 %trunc_ln548_193" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3461 'sext' 'sext_ln548_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3462 [1/1] (1.14ns)   --->   "%add_ln548_195 = add i32 %tmp_1412, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3462 'add' 'add_ln548_195' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%trunc_ln548_194 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_195, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3463 'partselect' 'trunc_ln548_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3464 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%sext_ln548_195 = sext i9 %trunc_ln548_194" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3464 'sext' 'sext_ln548_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3465 [1/1] (1.14ns)   --->   "%add_ln548_196 = add i32 %tmp_1414, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3465 'add' 'add_ln548_196' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3466 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%trunc_ln548_195 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_196, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3466 'partselect' 'trunc_ln548_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3467 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%sext_ln548_196 = sext i9 %trunc_ln548_195" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3467 'sext' 'sext_ln548_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3468 [1/1] (1.14ns)   --->   "%add_ln548_197 = add i32 %tmp_1416, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3468 'add' 'add_ln548_197' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3469 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%trunc_ln548_196 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_197, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3469 'partselect' 'trunc_ln548_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3470 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%sext_ln548_197 = sext i9 %trunc_ln548_196" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3470 'sext' 'sext_ln548_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3471 [1/1] (1.14ns)   --->   "%add_ln548_198 = add i32 %tmp_1418, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3471 'add' 'add_ln548_198' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3472 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%trunc_ln548_197 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_198, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3472 'partselect' 'trunc_ln548_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%tmp_911 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_197, i32 %sext_ln548_197, i32 %sext_ln548_196, i32 %sext_ln548_195, i32 %sext_ln548_194, i32 %sext_ln548_193, i32 %sext_ln548_192, i32 %sext_ln548_191, i32 %sext_ln548_190, i32 %sext_ln548_189" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3473 'bitconcatenate' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3474 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%sext_ln548_198 = sext i297 %tmp_911" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3474 'sext' 'sext_ln548_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_189)   --->   "%tmp_1430 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6079" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3475 'bitselect' 'tmp_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_189)   --->   "%select_ln551_189 = select i1 %tmp_1430, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3476 'select' 'select_ln551_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3477 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_189 = add i32 %select_ln551_189, i32 %tmp_1400" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3477 'add' 'add_ln551_189' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_190)   --->   "%tmp_1431 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6111" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3478 'bitselect' 'tmp_1431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_190)   --->   "%select_ln551_190 = select i1 %tmp_1431, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3479 'select' 'select_ln551_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3480 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_190 = add i32 %select_ln551_190, i32 %tmp_1402" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3480 'add' 'add_ln551_190' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_191)   --->   "%tmp_1432 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6143" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3481 'bitselect' 'tmp_1432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_191)   --->   "%select_ln551_191 = select i1 %tmp_1432, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3482 'select' 'select_ln551_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3483 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_191 = add i32 %select_ln551_191, i32 %tmp_1404" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3483 'add' 'add_ln551_191' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_192)   --->   "%tmp_1433 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6175" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3484 'bitselect' 'tmp_1433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_192)   --->   "%select_ln551_192 = select i1 %tmp_1433, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3485 'select' 'select_ln551_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3486 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_192 = add i32 %select_ln551_192, i32 %tmp_1406" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3486 'add' 'add_ln551_192' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3487 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_193)   --->   "%tmp_1434 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6207" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3487 'bitselect' 'tmp_1434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3488 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_193)   --->   "%select_ln551_193 = select i1 %tmp_1434, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3488 'select' 'select_ln551_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3489 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_193 = add i32 %select_ln551_193, i32 %tmp_1408" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3489 'add' 'add_ln551_193' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3490 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_194)   --->   "%tmp_1435 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6239" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3490 'bitselect' 'tmp_1435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3491 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_194)   --->   "%select_ln551_194 = select i1 %tmp_1435, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3491 'select' 'select_ln551_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3492 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_194 = add i32 %select_ln551_194, i32 %tmp_1410" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3492 'add' 'add_ln551_194' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_195)   --->   "%tmp_1436 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6271" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3493 'bitselect' 'tmp_1436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_195)   --->   "%select_ln551_195 = select i1 %tmp_1436, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3494 'select' 'select_ln551_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3495 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_195 = add i32 %select_ln551_195, i32 %tmp_1412" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3495 'add' 'add_ln551_195' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_196)   --->   "%tmp_1437 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6303" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3496 'bitselect' 'tmp_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_196)   --->   "%select_ln551_196 = select i1 %tmp_1437, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3497 'select' 'select_ln551_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3498 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_196 = add i32 %select_ln551_196, i32 %tmp_1414" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3498 'add' 'add_ln551_196' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_197)   --->   "%tmp_1438 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6335" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3499 'bitselect' 'tmp_1438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_197)   --->   "%select_ln551_197 = select i1 %tmp_1438, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3500 'select' 'select_ln551_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3501 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_197 = add i32 %select_ln551_197, i32 %tmp_1416" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3501 'add' 'add_ln551_197' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3502 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_198)   --->   "%tmp_1439 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6367" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3502 'bitselect' 'tmp_1439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3503 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_198)   --->   "%select_ln551_198 = select i1 %tmp_1439, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3503 'select' 'select_ln551_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3504 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_198 = add i32 %select_ln551_198, i32 %tmp_1418" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3504 'add' 'add_ln551_198' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%tmp_912 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_198, i32 %add_ln551_197, i32 %add_ln551_196, i32 %add_ln551_195, i32 %add_ln551_194, i32 %add_ln551_193, i32 %add_ln551_192, i32 %add_ln551_191, i32 %add_ln551_190, i32 %add_ln551_189" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3505 'bitconcatenate' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%tmp_913 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 6048, i32 6367" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 3506 'partselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3507 [1/1] (1.14ns)   --->   "%add_ln557_189 = add i32 %tmp_1400, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3507 'add' 'add_ln557_189' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3508 [1/1] (0.00ns)   --->   "%trunc_ln557_188 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_189, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3508 'partselect' 'trunc_ln557_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3509 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%sext_ln557_189 = sext i19 %trunc_ln557_188" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3509 'sext' 'sext_ln557_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3510 [1/1] (0.00ns)   --->   "%and_ln558_188 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_188, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3510 'bitconcatenate' 'and_ln558_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3511 [1/1] (1.14ns)   --->   "%sub_ln558_189 = sub i32 %tmp_1400, i32 %and_ln558_188" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3511 'sub' 'sub_ln558_189' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3512 [1/1] (1.14ns)   --->   "%add_ln557_190 = add i32 %tmp_1402, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3512 'add' 'add_ln557_190' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3513 [1/1] (0.00ns)   --->   "%trunc_ln557_189 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_190, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3513 'partselect' 'trunc_ln557_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3514 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%sext_ln557_190 = sext i19 %trunc_ln557_189" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3514 'sext' 'sext_ln557_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3515 [1/1] (0.00ns)   --->   "%and_ln558_189 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_189, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3515 'bitconcatenate' 'and_ln558_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3516 [1/1] (1.14ns)   --->   "%sub_ln558_190 = sub i32 %tmp_1402, i32 %and_ln558_189" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3516 'sub' 'sub_ln558_190' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3517 [1/1] (1.14ns)   --->   "%add_ln557_191 = add i32 %tmp_1404, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3517 'add' 'add_ln557_191' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3518 [1/1] (0.00ns)   --->   "%trunc_ln557_190 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_191, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3518 'partselect' 'trunc_ln557_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3519 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%sext_ln557_191 = sext i19 %trunc_ln557_190" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3519 'sext' 'sext_ln557_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3520 [1/1] (0.00ns)   --->   "%and_ln558_190 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_190, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3520 'bitconcatenate' 'and_ln558_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3521 [1/1] (1.14ns)   --->   "%sub_ln558_191 = sub i32 %tmp_1404, i32 %and_ln558_190" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3521 'sub' 'sub_ln558_191' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3522 [1/1] (1.14ns)   --->   "%add_ln557_192 = add i32 %tmp_1406, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3522 'add' 'add_ln557_192' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3523 [1/1] (0.00ns)   --->   "%trunc_ln557_191 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_192, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3523 'partselect' 'trunc_ln557_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%sext_ln557_192 = sext i19 %trunc_ln557_191" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3524 'sext' 'sext_ln557_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3525 [1/1] (0.00ns)   --->   "%and_ln558_191 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_191, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3525 'bitconcatenate' 'and_ln558_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3526 [1/1] (1.14ns)   --->   "%sub_ln558_192 = sub i32 %tmp_1406, i32 %and_ln558_191" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3526 'sub' 'sub_ln558_192' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3527 [1/1] (1.14ns)   --->   "%add_ln557_193 = add i32 %tmp_1408, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3527 'add' 'add_ln557_193' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3528 [1/1] (0.00ns)   --->   "%trunc_ln557_192 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_193, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3528 'partselect' 'trunc_ln557_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%sext_ln557_193 = sext i19 %trunc_ln557_192" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3529 'sext' 'sext_ln557_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3530 [1/1] (0.00ns)   --->   "%and_ln558_192 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_192, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3530 'bitconcatenate' 'and_ln558_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3531 [1/1] (1.14ns)   --->   "%sub_ln558_193 = sub i32 %tmp_1408, i32 %and_ln558_192" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3531 'sub' 'sub_ln558_193' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3532 [1/1] (1.14ns)   --->   "%add_ln557_194 = add i32 %tmp_1410, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3532 'add' 'add_ln557_194' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3533 [1/1] (0.00ns)   --->   "%trunc_ln557_193 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_194, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3533 'partselect' 'trunc_ln557_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3534 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%sext_ln557_194 = sext i19 %trunc_ln557_193" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3534 'sext' 'sext_ln557_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3535 [1/1] (0.00ns)   --->   "%and_ln558_193 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_193, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3535 'bitconcatenate' 'and_ln558_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3536 [1/1] (1.14ns)   --->   "%sub_ln558_194 = sub i32 %tmp_1410, i32 %and_ln558_193" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3536 'sub' 'sub_ln558_194' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3537 [1/1] (1.14ns)   --->   "%add_ln557_195 = add i32 %tmp_1412, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3537 'add' 'add_ln557_195' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3538 [1/1] (0.00ns)   --->   "%trunc_ln557_194 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_195, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3538 'partselect' 'trunc_ln557_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3539 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%sext_ln557_195 = sext i19 %trunc_ln557_194" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3539 'sext' 'sext_ln557_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3540 [1/1] (0.00ns)   --->   "%and_ln558_194 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_194, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3540 'bitconcatenate' 'and_ln558_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3541 [1/1] (1.14ns)   --->   "%sub_ln558_195 = sub i32 %tmp_1412, i32 %and_ln558_194" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3541 'sub' 'sub_ln558_195' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3542 [1/1] (1.14ns)   --->   "%add_ln557_196 = add i32 %tmp_1414, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3542 'add' 'add_ln557_196' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3543 [1/1] (0.00ns)   --->   "%trunc_ln557_195 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_196, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3543 'partselect' 'trunc_ln557_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3544 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%sext_ln557_196 = sext i19 %trunc_ln557_195" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3544 'sext' 'sext_ln557_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3545 [1/1] (0.00ns)   --->   "%and_ln558_195 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_195, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3545 'bitconcatenate' 'and_ln558_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3546 [1/1] (1.14ns)   --->   "%sub_ln558_196 = sub i32 %tmp_1414, i32 %and_ln558_195" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3546 'sub' 'sub_ln558_196' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3547 [1/1] (1.14ns)   --->   "%add_ln557_197 = add i32 %tmp_1416, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3547 'add' 'add_ln557_197' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3548 [1/1] (0.00ns)   --->   "%trunc_ln557_196 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_197, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3548 'partselect' 'trunc_ln557_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%sext_ln557_197 = sext i19 %trunc_ln557_196" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3549 'sext' 'sext_ln557_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3550 [1/1] (0.00ns)   --->   "%and_ln558_196 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_196, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3550 'bitconcatenate' 'and_ln558_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3551 [1/1] (1.14ns)   --->   "%sub_ln558_197 = sub i32 %tmp_1416, i32 %and_ln558_196" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3551 'sub' 'sub_ln558_197' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3552 [1/1] (1.14ns)   --->   "%add_ln557_198 = add i32 %tmp_1418, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3552 'add' 'add_ln557_198' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3553 [1/1] (0.00ns)   --->   "%trunc_ln557_197 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_198, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3553 'partselect' 'trunc_ln557_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%tmp_914 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_197, i32 %sext_ln557_197, i32 %sext_ln557_196, i32 %sext_ln557_195, i32 %sext_ln557_194, i32 %sext_ln557_193, i32 %sext_ln557_192, i32 %sext_ln557_191, i32 %sext_ln557_190, i32 %sext_ln557_189" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3554 'bitconcatenate' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%sext_ln557_198 = sext i307 %tmp_914" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3555 'sext' 'sext_ln557_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3556 [1/1] (0.00ns)   --->   "%and_ln558_197 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_197, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3556 'bitconcatenate' 'and_ln558_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3557 [1/1] (1.14ns)   --->   "%sub_ln558_198 = sub i32 %tmp_1418, i32 %and_ln558_197" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3557 'sub' 'sub_ln558_198' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_278)   --->   "%tmp_917 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_198, i32 %sub_ln566_69, i32 %add_ln537_196, i32 %sub_ln566_67, i32 %add_ln537_194, i32 %sub_ln566_65, i32 %add_ln537_192, i32 %sub_ln566_63, i32 %add_ln537_190, i32 %sub_ln566_61" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 3558 'bitconcatenate' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_278)   --->   "%select_ln535_277 = select i1 %icmp_ln535, i320 %tmp_907, i320 %tmp_906" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3559 'select' 'select_ln535_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3560 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_278 = select i1 %icmp_ln535_1, i320 %tmp_917, i320 %select_ln535_277" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3560 'select' 'select_ln535_278' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_280)   --->   "%select_ln535_279 = select i1 %icmp_ln535_2, i320 %sext_ln557_198, i320 %select_ln535_278" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3561 'select' 'select_ln535_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3562 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_280 = select i1 %icmp_ln535_3, i320 %tmp_913, i320 %select_ln535_279" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3562 'select' 'select_ln535_280' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_282)   --->   "%select_ln535_281 = select i1 %icmp_ln535_4, i320 %tmp_912, i320 %select_ln535_280" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3563 'select' 'select_ln535_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3564 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_282 = select i1 %icmp_ln535_5, i320 %sext_ln548_198, i320 %select_ln535_281" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3564 'select' 'select_ln535_282' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3565 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_284)   --->   "%select_ln535_283 = select i1 %icmp_ln535_6, i320 %tmp_908, i320 %select_ln535_282" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3565 'select' 'select_ln535_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3566 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_284 = select i1 %icmp_ln535_7, i320 %tmp_907, i320 %select_ln535_283" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3566 'select' 'select_ln535_284' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3567 [1/1] (0.00ns)   --->   "%tmp_1440 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6368, i32 6399" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3567 'partselect' 'tmp_1440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3568 [1/1] (0.00ns)   --->   "%tmp_1441 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6368, i32 6399" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3568 'partselect' 'tmp_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3569 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_199)   --->   "%tmp_1444 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6399" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3569 'bitselect' 'tmp_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3570 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_199)   --->   "%select_ln551_199 = select i1 %tmp_1444, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3570 'select' 'select_ln551_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3571 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_199 = add i32 %select_ln551_199, i32 %tmp_1440" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3571 'add' 'add_ln551_199' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3572 [1/1] (0.00ns)   --->   "%tmp_1446 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6400, i32 6431" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3572 'partselect' 'tmp_1446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3573 [1/1] (0.00ns)   --->   "%tmp_1447 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6400, i32 6431" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3573 'partselect' 'tmp_1447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3574 [1/1] (1.14ns)   --->   "%add_ln537_200 = add i32 %tmp_1447, i32 %tmp_1446" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3574 'add' 'add_ln537_200' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3575 [1/1] (0.00ns)   --->   "%tmp_1448 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6432, i32 6463" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3575 'partselect' 'tmp_1448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3576 [1/1] (0.00ns)   --->   "%tmp_1449 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6432, i32 6463" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3576 'partselect' 'tmp_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3577 [1/1] (1.14ns)   --->   "%add_ln537_201 = add i32 %tmp_1449, i32 %tmp_1448" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3577 'add' 'add_ln537_201' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3578 [1/1] (0.00ns)   --->   "%tmp_1450 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6464, i32 6495" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3578 'partselect' 'tmp_1450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3579 [1/1] (0.00ns)   --->   "%tmp_1451 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6464, i32 6495" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3579 'partselect' 'tmp_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3580 [1/1] (1.14ns)   --->   "%add_ln537_202 = add i32 %tmp_1451, i32 %tmp_1450" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3580 'add' 'add_ln537_202' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3581 [1/1] (0.00ns)   --->   "%tmp_1452 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6496, i32 6527" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3581 'partselect' 'tmp_1452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3582 [1/1] (0.00ns)   --->   "%tmp_1453 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6496, i32 6527" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3582 'partselect' 'tmp_1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3583 [1/1] (1.14ns)   --->   "%add_ln537_203 = add i32 %tmp_1453, i32 %tmp_1452" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3583 'add' 'add_ln537_203' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3584 [1/1] (0.00ns)   --->   "%tmp_1454 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6528, i32 6559" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3584 'partselect' 'tmp_1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3585 [1/1] (0.00ns)   --->   "%tmp_1455 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6528, i32 6559" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3585 'partselect' 'tmp_1455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3586 [1/1] (1.14ns)   --->   "%add_ln537_204 = add i32 %tmp_1455, i32 %tmp_1454" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3586 'add' 'add_ln537_204' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3587 [1/1] (0.00ns)   --->   "%tmp_1456 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6560, i32 6591" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3587 'partselect' 'tmp_1456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3588 [1/1] (0.00ns)   --->   "%tmp_1457 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6560, i32 6591" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3588 'partselect' 'tmp_1457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3589 [1/1] (1.14ns)   --->   "%add_ln537_205 = add i32 %tmp_1457, i32 %tmp_1456" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3589 'add' 'add_ln537_205' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3590 [1/1] (0.00ns)   --->   "%tmp_1458 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6592, i32 6623" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3590 'partselect' 'tmp_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3591 [1/1] (0.00ns)   --->   "%tmp_1459 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6592, i32 6623" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3591 'partselect' 'tmp_1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3592 [1/1] (1.14ns)   --->   "%add_ln537_206 = add i32 %tmp_1459, i32 %tmp_1458" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3592 'add' 'add_ln537_206' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3593 [1/1] (0.00ns)   --->   "%tmp_1460 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6624, i32 6655" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3593 'partselect' 'tmp_1460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3594 [1/1] (0.00ns)   --->   "%tmp_1461 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6624, i32 6655" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3594 'partselect' 'tmp_1461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3595 [1/1] (1.14ns)   --->   "%add_ln537_207 = add i32 %tmp_1461, i32 %tmp_1460" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3595 'add' 'add_ln537_207' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3596 [1/1] (0.00ns)   --->   "%tmp_1462 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6656, i32 6687" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3596 'partselect' 'tmp_1462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3597 [1/1] (0.00ns)   --->   "%tmp_1463 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6656, i32 6687" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3597 'partselect' 'tmp_1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3598 [1/1] (1.14ns)   --->   "%add_ln537_208 = add i32 %tmp_1463, i32 %tmp_1462" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3598 'add' 'add_ln537_208' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3599 [1/1] (0.00ns)   --->   "%tmp_1464 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6688, i32 6719" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3599 'partselect' 'tmp_1464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3600 [1/1] (0.00ns)   --->   "%tmp_1465 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6688, i32 6719" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3600 'partselect' 'tmp_1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3601 [1/1] (1.14ns)   --->   "%add_ln537_209 = add i32 %tmp_1465, i32 %tmp_1464" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3601 'add' 'add_ln537_209' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_298)   --->   "%tmp_942 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_209, i32 %add_ln537_208, i32 %add_ln537_207, i32 %add_ln537_206, i32 %add_ln537_205, i32 %add_ln537_204, i32 %add_ln537_203, i32 %add_ln537_202, i32 %add_ln537_201, i32 %add_ln537_200" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3602 'bitconcatenate' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3603 [1/1] (1.14ns)   --->   "%sub_ln566_72 = sub i32 %tmp_1446, i32 %tmp_1447" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3603 'sub' 'sub_ln566_72' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3604 [1/1] (1.14ns)   --->   "%sub_ln566_73 = sub i32 %tmp_1448, i32 %tmp_1449" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3604 'sub' 'sub_ln566_73' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3605 [1/1] (1.14ns)   --->   "%sub_ln566_74 = sub i32 %tmp_1450, i32 %tmp_1451" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3605 'sub' 'sub_ln566_74' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3606 [1/1] (1.14ns)   --->   "%sub_ln566_75 = sub i32 %tmp_1452, i32 %tmp_1453" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3606 'sub' 'sub_ln566_75' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3607 [1/1] (1.14ns)   --->   "%sub_ln566_76 = sub i32 %tmp_1454, i32 %tmp_1455" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3607 'sub' 'sub_ln566_76' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3608 [1/1] (1.14ns)   --->   "%sub_ln566_77 = sub i32 %tmp_1456, i32 %tmp_1457" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3608 'sub' 'sub_ln566_77' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3609 [1/1] (1.14ns)   --->   "%sub_ln566_78 = sub i32 %tmp_1458, i32 %tmp_1459" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3609 'sub' 'sub_ln566_78' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3610 [1/1] (1.14ns)   --->   "%sub_ln566_79 = sub i32 %tmp_1460, i32 %tmp_1461" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3610 'sub' 'sub_ln566_79' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3611 [1/1] (1.14ns)   --->   "%sub_ln566_80 = sub i32 %tmp_1462, i32 %tmp_1463" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3611 'sub' 'sub_ln566_80' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3612 [1/1] (1.14ns)   --->   "%sub_ln566_81 = sub i32 %tmp_1464, i32 %tmp_1465" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3612 'sub' 'sub_ln566_81' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3613 [1/1] (0.00ns)   --->   "%tmp_943 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_81, i32 %sub_ln566_80, i32 %sub_ln566_79, i32 %sub_ln566_78, i32 %sub_ln566_77, i32 %sub_ln566_76, i32 %sub_ln566_75, i32 %sub_ln566_74, i32 %sub_ln566_73, i32 %sub_ln566_72" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3613 'bitconcatenate' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln543_400 = sext i32 %tmp_1446" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3614 'sext' 'sext_ln543_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3615 [1/1] (0.00ns)   --->   "%sext_ln543_401 = sext i32 %tmp_1447" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3615 'sext' 'sext_ln543_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3616 [1/1] (3.90ns)   --->   "%tmp_1466 = mul i64 %sext_ln543_401, i64 %sext_ln543_400" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3616 'mul' 'tmp_1466' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3617 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_304)   --->   "%trunc_ln544_200 = trunc i64 %tmp_1466" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3617 'trunc' 'trunc_ln544_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln543_402 = sext i32 %tmp_1448" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3618 'sext' 'sext_ln543_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3619 [1/1] (0.00ns)   --->   "%sext_ln543_403 = sext i32 %tmp_1449" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3619 'sext' 'sext_ln543_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3620 [1/1] (3.90ns)   --->   "%tmp_1467 = mul i64 %sext_ln543_403, i64 %sext_ln543_402" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3620 'mul' 'tmp_1467' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3621 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_304)   --->   "%trunc_ln544_201 = trunc i64 %tmp_1467" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3621 'trunc' 'trunc_ln544_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3622 [1/1] (0.00ns)   --->   "%sext_ln543_404 = sext i32 %tmp_1450" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3622 'sext' 'sext_ln543_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3623 [1/1] (0.00ns)   --->   "%sext_ln543_405 = sext i32 %tmp_1451" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3623 'sext' 'sext_ln543_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3624 [1/1] (3.90ns)   --->   "%tmp_1468 = mul i64 %sext_ln543_405, i64 %sext_ln543_404" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3624 'mul' 'tmp_1468' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_304)   --->   "%trunc_ln544_202 = trunc i64 %tmp_1468" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3625 'trunc' 'trunc_ln544_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3626 [1/1] (0.00ns)   --->   "%sext_ln543_406 = sext i32 %tmp_1452" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3626 'sext' 'sext_ln543_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3627 [1/1] (0.00ns)   --->   "%sext_ln543_407 = sext i32 %tmp_1453" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3627 'sext' 'sext_ln543_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3628 [1/1] (3.90ns)   --->   "%tmp_1469 = mul i64 %sext_ln543_407, i64 %sext_ln543_406" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3628 'mul' 'tmp_1469' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_304)   --->   "%trunc_ln544_203 = trunc i64 %tmp_1469" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3629 'trunc' 'trunc_ln544_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3630 [1/1] (0.00ns)   --->   "%sext_ln543_408 = sext i32 %tmp_1454" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3630 'sext' 'sext_ln543_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln543_409 = sext i32 %tmp_1455" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3631 'sext' 'sext_ln543_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3632 [1/1] (3.90ns)   --->   "%tmp_1470 = mul i64 %sext_ln543_409, i64 %sext_ln543_408" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3632 'mul' 'tmp_1470' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_304)   --->   "%trunc_ln544_204 = trunc i64 %tmp_1470" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3633 'trunc' 'trunc_ln544_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3634 [1/1] (0.00ns)   --->   "%sext_ln543_410 = sext i32 %tmp_1456" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3634 'sext' 'sext_ln543_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln543_411 = sext i32 %tmp_1457" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3635 'sext' 'sext_ln543_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3636 [1/1] (3.90ns)   --->   "%tmp_1471 = mul i64 %sext_ln543_411, i64 %sext_ln543_410" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3636 'mul' 'tmp_1471' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_304)   --->   "%trunc_ln544_205 = trunc i64 %tmp_1471" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3637 'trunc' 'trunc_ln544_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln543_412 = sext i32 %tmp_1458" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3638 'sext' 'sext_ln543_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln543_413 = sext i32 %tmp_1459" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3639 'sext' 'sext_ln543_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3640 [1/1] (3.90ns)   --->   "%tmp_1472 = mul i64 %sext_ln543_413, i64 %sext_ln543_412" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3640 'mul' 'tmp_1472' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3641 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_304)   --->   "%trunc_ln544_206 = trunc i64 %tmp_1472" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3641 'trunc' 'trunc_ln544_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3642 [1/1] (0.00ns)   --->   "%sext_ln543_414 = sext i32 %tmp_1460" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3642 'sext' 'sext_ln543_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3643 [1/1] (0.00ns)   --->   "%sext_ln543_415 = sext i32 %tmp_1461" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3643 'sext' 'sext_ln543_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3644 [1/1] (3.90ns)   --->   "%tmp_1473 = mul i64 %sext_ln543_415, i64 %sext_ln543_414" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3644 'mul' 'tmp_1473' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3645 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_304)   --->   "%trunc_ln544_207 = trunc i64 %tmp_1473" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3645 'trunc' 'trunc_ln544_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3646 [1/1] (0.00ns)   --->   "%sext_ln543_416 = sext i32 %tmp_1462" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3646 'sext' 'sext_ln543_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3647 [1/1] (0.00ns)   --->   "%sext_ln543_417 = sext i32 %tmp_1463" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3647 'sext' 'sext_ln543_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3648 [1/1] (3.90ns)   --->   "%tmp_1474 = mul i64 %sext_ln543_417, i64 %sext_ln543_416" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3648 'mul' 'tmp_1474' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_304)   --->   "%trunc_ln544_208 = trunc i64 %tmp_1474" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3649 'trunc' 'trunc_ln544_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3650 [1/1] (0.00ns)   --->   "%sext_ln543_418 = sext i32 %tmp_1464" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3650 'sext' 'sext_ln543_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3651 [1/1] (0.00ns)   --->   "%sext_ln543_419 = sext i32 %tmp_1465" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3651 'sext' 'sext_ln543_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3652 [1/1] (3.90ns)   --->   "%tmp_1475 = mul i64 %sext_ln543_419, i64 %sext_ln543_418" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3652 'mul' 'tmp_1475' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_304)   --->   "%trunc_ln544_209 = trunc i64 %tmp_1475" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3653 'trunc' 'trunc_ln544_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_304)   --->   "%tmp_944 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_209, i32 %trunc_ln544_208, i32 %trunc_ln544_207, i32 %trunc_ln544_206, i32 %trunc_ln544_205, i32 %trunc_ln544_204, i32 %trunc_ln544_203, i32 %trunc_ln544_202, i32 %trunc_ln544_201, i32 %trunc_ln544_200" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3654 'bitconcatenate' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3655 [1/1] (1.14ns)   --->   "%add_ln548_200 = add i32 %tmp_1446, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3655 'add' 'add_ln548_200' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3656 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%trunc_ln548_199 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_200, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3656 'partselect' 'trunc_ln548_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3657 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%sext_ln548_200 = sext i9 %trunc_ln548_199" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3657 'sext' 'sext_ln548_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3658 [1/1] (1.14ns)   --->   "%add_ln548_201 = add i32 %tmp_1448, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3658 'add' 'add_ln548_201' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%trunc_ln548_200 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_201, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3659 'partselect' 'trunc_ln548_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%sext_ln548_201 = sext i9 %trunc_ln548_200" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3660 'sext' 'sext_ln548_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3661 [1/1] (1.14ns)   --->   "%add_ln548_202 = add i32 %tmp_1450, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3661 'add' 'add_ln548_202' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%trunc_ln548_201 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_202, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3662 'partselect' 'trunc_ln548_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3663 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%sext_ln548_202 = sext i9 %trunc_ln548_201" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3663 'sext' 'sext_ln548_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3664 [1/1] (1.14ns)   --->   "%add_ln548_203 = add i32 %tmp_1452, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3664 'add' 'add_ln548_203' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3665 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%trunc_ln548_202 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_203, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3665 'partselect' 'trunc_ln548_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3666 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%sext_ln548_203 = sext i9 %trunc_ln548_202" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3666 'sext' 'sext_ln548_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3667 [1/1] (1.14ns)   --->   "%add_ln548_204 = add i32 %tmp_1454, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3667 'add' 'add_ln548_204' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%trunc_ln548_203 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_204, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3668 'partselect' 'trunc_ln548_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3669 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%sext_ln548_204 = sext i9 %trunc_ln548_203" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3669 'sext' 'sext_ln548_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3670 [1/1] (1.14ns)   --->   "%add_ln548_205 = add i32 %tmp_1456, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3670 'add' 'add_ln548_205' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3671 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%trunc_ln548_204 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_205, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3671 'partselect' 'trunc_ln548_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3672 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%sext_ln548_205 = sext i9 %trunc_ln548_204" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3672 'sext' 'sext_ln548_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3673 [1/1] (1.14ns)   --->   "%add_ln548_206 = add i32 %tmp_1458, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3673 'add' 'add_ln548_206' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3674 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%trunc_ln548_205 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_206, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3674 'partselect' 'trunc_ln548_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3675 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%sext_ln548_206 = sext i9 %trunc_ln548_205" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3675 'sext' 'sext_ln548_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3676 [1/1] (1.14ns)   --->   "%add_ln548_207 = add i32 %tmp_1460, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3676 'add' 'add_ln548_207' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3677 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%trunc_ln548_206 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_207, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3677 'partselect' 'trunc_ln548_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%sext_ln548_207 = sext i9 %trunc_ln548_206" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3678 'sext' 'sext_ln548_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3679 [1/1] (1.14ns)   --->   "%add_ln548_208 = add i32 %tmp_1462, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3679 'add' 'add_ln548_208' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%trunc_ln548_207 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_208, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3680 'partselect' 'trunc_ln548_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%sext_ln548_208 = sext i9 %trunc_ln548_207" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3681 'sext' 'sext_ln548_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3682 [1/1] (1.14ns)   --->   "%add_ln548_209 = add i32 %tmp_1464, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3682 'add' 'add_ln548_209' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3683 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%trunc_ln548_208 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_209, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3683 'partselect' 'trunc_ln548_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%tmp_947 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_208, i32 %sext_ln548_208, i32 %sext_ln548_207, i32 %sext_ln548_206, i32 %sext_ln548_205, i32 %sext_ln548_204, i32 %sext_ln548_203, i32 %sext_ln548_202, i32 %sext_ln548_201, i32 %sext_ln548_200" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3684 'bitconcatenate' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%sext_ln548_209 = sext i297 %tmp_947" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3685 'sext' 'sext_ln548_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_200)   --->   "%tmp_1476 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6431" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3686 'bitselect' 'tmp_1476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3687 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_200)   --->   "%select_ln551_200 = select i1 %tmp_1476, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3687 'select' 'select_ln551_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3688 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_200 = add i32 %select_ln551_200, i32 %tmp_1446" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3688 'add' 'add_ln551_200' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3689 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_201)   --->   "%tmp_1477 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6463" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3689 'bitselect' 'tmp_1477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3690 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_201)   --->   "%select_ln551_201 = select i1 %tmp_1477, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3690 'select' 'select_ln551_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3691 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_201 = add i32 %select_ln551_201, i32 %tmp_1448" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3691 'add' 'add_ln551_201' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3692 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_202)   --->   "%tmp_1478 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6495" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3692 'bitselect' 'tmp_1478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3693 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_202)   --->   "%select_ln551_202 = select i1 %tmp_1478, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3693 'select' 'select_ln551_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3694 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_202 = add i32 %select_ln551_202, i32 %tmp_1450" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3694 'add' 'add_ln551_202' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3695 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_203)   --->   "%tmp_1479 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6527" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3695 'bitselect' 'tmp_1479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3696 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_203)   --->   "%select_ln551_203 = select i1 %tmp_1479, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3696 'select' 'select_ln551_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3697 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_203 = add i32 %select_ln551_203, i32 %tmp_1452" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3697 'add' 'add_ln551_203' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_204)   --->   "%tmp_1480 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6559" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3698 'bitselect' 'tmp_1480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3699 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_204)   --->   "%select_ln551_204 = select i1 %tmp_1480, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3699 'select' 'select_ln551_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3700 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_204 = add i32 %select_ln551_204, i32 %tmp_1454" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3700 'add' 'add_ln551_204' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3701 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_205)   --->   "%tmp_1481 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6591" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3701 'bitselect' 'tmp_1481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_205)   --->   "%select_ln551_205 = select i1 %tmp_1481, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3702 'select' 'select_ln551_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3703 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_205 = add i32 %select_ln551_205, i32 %tmp_1456" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3703 'add' 'add_ln551_205' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3704 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_206)   --->   "%tmp_1482 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6623" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3704 'bitselect' 'tmp_1482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_206)   --->   "%select_ln551_206 = select i1 %tmp_1482, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3705 'select' 'select_ln551_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3706 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_206 = add i32 %select_ln551_206, i32 %tmp_1458" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3706 'add' 'add_ln551_206' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3707 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_207)   --->   "%tmp_1483 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6655" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3707 'bitselect' 'tmp_1483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_207)   --->   "%select_ln551_207 = select i1 %tmp_1483, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3708 'select' 'select_ln551_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3709 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_207 = add i32 %select_ln551_207, i32 %tmp_1460" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3709 'add' 'add_ln551_207' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3710 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_208)   --->   "%tmp_1484 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6687" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3710 'bitselect' 'tmp_1484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_208)   --->   "%select_ln551_208 = select i1 %tmp_1484, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3711 'select' 'select_ln551_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3712 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_208 = add i32 %select_ln551_208, i32 %tmp_1462" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3712 'add' 'add_ln551_208' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3713 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_209)   --->   "%tmp_1485 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6719" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3713 'bitselect' 'tmp_1485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3714 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_209)   --->   "%select_ln551_209 = select i1 %tmp_1485, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3714 'select' 'select_ln551_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3715 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_209 = add i32 %select_ln551_209, i32 %tmp_1464" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3715 'add' 'add_ln551_209' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3716 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%tmp_948 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_209, i32 %add_ln551_208, i32 %add_ln551_207, i32 %add_ln551_206, i32 %add_ln551_205, i32 %add_ln551_204, i32 %add_ln551_203, i32 %add_ln551_202, i32 %add_ln551_201, i32 %add_ln551_200" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3716 'bitconcatenate' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3717 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%tmp_949 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 6400, i32 6719" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 3717 'partselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3718 [1/1] (1.14ns)   --->   "%add_ln557_200 = add i32 %tmp_1446, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3718 'add' 'add_ln557_200' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3719 [1/1] (0.00ns)   --->   "%trunc_ln557_199 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_200, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3719 'partselect' 'trunc_ln557_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%sext_ln557_200 = sext i19 %trunc_ln557_199" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3720 'sext' 'sext_ln557_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3721 [1/1] (0.00ns)   --->   "%and_ln558_199 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_199, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3721 'bitconcatenate' 'and_ln558_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3722 [1/1] (1.14ns)   --->   "%sub_ln558_200 = sub i32 %tmp_1446, i32 %and_ln558_199" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3722 'sub' 'sub_ln558_200' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3723 [1/1] (1.14ns)   --->   "%add_ln557_201 = add i32 %tmp_1448, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3723 'add' 'add_ln557_201' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3724 [1/1] (0.00ns)   --->   "%trunc_ln557_200 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_201, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3724 'partselect' 'trunc_ln557_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%sext_ln557_201 = sext i19 %trunc_ln557_200" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3725 'sext' 'sext_ln557_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3726 [1/1] (0.00ns)   --->   "%and_ln558_200 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_200, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3726 'bitconcatenate' 'and_ln558_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3727 [1/1] (1.14ns)   --->   "%sub_ln558_201 = sub i32 %tmp_1448, i32 %and_ln558_200" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3727 'sub' 'sub_ln558_201' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3728 [1/1] (1.14ns)   --->   "%add_ln557_202 = add i32 %tmp_1450, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3728 'add' 'add_ln557_202' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3729 [1/1] (0.00ns)   --->   "%trunc_ln557_201 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_202, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3729 'partselect' 'trunc_ln557_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%sext_ln557_202 = sext i19 %trunc_ln557_201" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3730 'sext' 'sext_ln557_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3731 [1/1] (0.00ns)   --->   "%and_ln558_201 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_201, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3731 'bitconcatenate' 'and_ln558_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3732 [1/1] (1.14ns)   --->   "%sub_ln558_202 = sub i32 %tmp_1450, i32 %and_ln558_201" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3732 'sub' 'sub_ln558_202' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3733 [1/1] (1.14ns)   --->   "%add_ln557_203 = add i32 %tmp_1452, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3733 'add' 'add_ln557_203' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3734 [1/1] (0.00ns)   --->   "%trunc_ln557_202 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_203, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3734 'partselect' 'trunc_ln557_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3735 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%sext_ln557_203 = sext i19 %trunc_ln557_202" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3735 'sext' 'sext_ln557_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3736 [1/1] (0.00ns)   --->   "%and_ln558_202 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_202, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3736 'bitconcatenate' 'and_ln558_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3737 [1/1] (1.14ns)   --->   "%sub_ln558_203 = sub i32 %tmp_1452, i32 %and_ln558_202" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3737 'sub' 'sub_ln558_203' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3738 [1/1] (1.14ns)   --->   "%add_ln557_204 = add i32 %tmp_1454, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3738 'add' 'add_ln557_204' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3739 [1/1] (0.00ns)   --->   "%trunc_ln557_203 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_204, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3739 'partselect' 'trunc_ln557_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%sext_ln557_204 = sext i19 %trunc_ln557_203" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3740 'sext' 'sext_ln557_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3741 [1/1] (0.00ns)   --->   "%and_ln558_203 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_203, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3741 'bitconcatenate' 'and_ln558_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3742 [1/1] (1.14ns)   --->   "%sub_ln558_204 = sub i32 %tmp_1454, i32 %and_ln558_203" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3742 'sub' 'sub_ln558_204' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3743 [1/1] (1.14ns)   --->   "%add_ln557_205 = add i32 %tmp_1456, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3743 'add' 'add_ln557_205' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3744 [1/1] (0.00ns)   --->   "%trunc_ln557_204 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_205, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3744 'partselect' 'trunc_ln557_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%sext_ln557_205 = sext i19 %trunc_ln557_204" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3745 'sext' 'sext_ln557_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3746 [1/1] (0.00ns)   --->   "%and_ln558_204 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_204, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3746 'bitconcatenate' 'and_ln558_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3747 [1/1] (1.14ns)   --->   "%sub_ln558_205 = sub i32 %tmp_1456, i32 %and_ln558_204" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3747 'sub' 'sub_ln558_205' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3748 [1/1] (1.14ns)   --->   "%add_ln557_206 = add i32 %tmp_1458, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3748 'add' 'add_ln557_206' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3749 [1/1] (0.00ns)   --->   "%trunc_ln557_205 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_206, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3749 'partselect' 'trunc_ln557_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%sext_ln557_206 = sext i19 %trunc_ln557_205" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3750 'sext' 'sext_ln557_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3751 [1/1] (0.00ns)   --->   "%and_ln558_205 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_205, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3751 'bitconcatenate' 'and_ln558_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3752 [1/1] (1.14ns)   --->   "%sub_ln558_206 = sub i32 %tmp_1458, i32 %and_ln558_205" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3752 'sub' 'sub_ln558_206' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3753 [1/1] (1.14ns)   --->   "%add_ln557_207 = add i32 %tmp_1460, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3753 'add' 'add_ln557_207' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3754 [1/1] (0.00ns)   --->   "%trunc_ln557_206 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_207, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3754 'partselect' 'trunc_ln557_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%sext_ln557_207 = sext i19 %trunc_ln557_206" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3755 'sext' 'sext_ln557_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3756 [1/1] (0.00ns)   --->   "%and_ln558_206 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_206, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3756 'bitconcatenate' 'and_ln558_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3757 [1/1] (1.14ns)   --->   "%sub_ln558_207 = sub i32 %tmp_1460, i32 %and_ln558_206" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3757 'sub' 'sub_ln558_207' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3758 [1/1] (1.14ns)   --->   "%add_ln557_208 = add i32 %tmp_1462, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3758 'add' 'add_ln557_208' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3759 [1/1] (0.00ns)   --->   "%trunc_ln557_207 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_208, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3759 'partselect' 'trunc_ln557_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%sext_ln557_208 = sext i19 %trunc_ln557_207" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3760 'sext' 'sext_ln557_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3761 [1/1] (0.00ns)   --->   "%and_ln558_207 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_207, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3761 'bitconcatenate' 'and_ln558_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3762 [1/1] (1.14ns)   --->   "%sub_ln558_208 = sub i32 %tmp_1462, i32 %and_ln558_207" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3762 'sub' 'sub_ln558_208' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3763 [1/1] (1.14ns)   --->   "%add_ln557_209 = add i32 %tmp_1464, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3763 'add' 'add_ln557_209' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3764 [1/1] (0.00ns)   --->   "%trunc_ln557_208 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_209, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3764 'partselect' 'trunc_ln557_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%tmp_950 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_208, i32 %sext_ln557_208, i32 %sext_ln557_207, i32 %sext_ln557_206, i32 %sext_ln557_205, i32 %sext_ln557_204, i32 %sext_ln557_203, i32 %sext_ln557_202, i32 %sext_ln557_201, i32 %sext_ln557_200" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3765 'bitconcatenate' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3766 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%sext_ln557_209 = sext i307 %tmp_950" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3766 'sext' 'sext_ln557_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3767 [1/1] (0.00ns)   --->   "%and_ln558_208 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_208, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3767 'bitconcatenate' 'and_ln558_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3768 [1/1] (1.14ns)   --->   "%sub_ln558_209 = sub i32 %tmp_1464, i32 %and_ln558_208" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3768 'sub' 'sub_ln558_209' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3769 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_298)   --->   "%tmp_953 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_81, i32 %add_ln537_208, i32 %sub_ln566_79, i32 %add_ln537_206, i32 %sub_ln566_77, i32 %add_ln537_204, i32 %sub_ln566_75, i32 %add_ln537_202, i32 %sub_ln566_73, i32 %add_ln537_200" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 3769 'bitconcatenate' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3770 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_298)   --->   "%select_ln535_297 = select i1 %icmp_ln535, i320 %tmp_943, i320 %tmp_942" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3770 'select' 'select_ln535_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3771 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_298 = select i1 %icmp_ln535_1, i320 %tmp_953, i320 %select_ln535_297" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3771 'select' 'select_ln535_298' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3772 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_300)   --->   "%select_ln535_299 = select i1 %icmp_ln535_2, i320 %sext_ln557_209, i320 %select_ln535_298" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3772 'select' 'select_ln535_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3773 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_300 = select i1 %icmp_ln535_3, i320 %tmp_949, i320 %select_ln535_299" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3773 'select' 'select_ln535_300' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3774 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_302)   --->   "%select_ln535_301 = select i1 %icmp_ln535_4, i320 %tmp_948, i320 %select_ln535_300" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3774 'select' 'select_ln535_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3775 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_302 = select i1 %icmp_ln535_5, i320 %sext_ln548_209, i320 %select_ln535_301" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3775 'select' 'select_ln535_302' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_304)   --->   "%select_ln535_303 = select i1 %icmp_ln535_6, i320 %tmp_944, i320 %select_ln535_302" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3776 'select' 'select_ln535_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3777 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_304 = select i1 %icmp_ln535_7, i320 %tmp_943, i320 %select_ln535_303" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3777 'select' 'select_ln535_304' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3778 [1/1] (0.00ns)   --->   "%tmp_1486 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6720, i32 6751" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3778 'partselect' 'tmp_1486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3779 [1/1] (0.00ns)   --->   "%tmp_1487 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6720, i32 6751" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3779 'partselect' 'tmp_1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3780 [1/1] (1.14ns)   --->   "%add_ln537_210 = add i32 %tmp_1487, i32 %tmp_1486" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3780 'add' 'add_ln537_210' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3781 [1/1] (0.00ns)   --->   "%tmp_1488 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6752, i32 6783" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3781 'partselect' 'tmp_1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3782 [1/1] (0.00ns)   --->   "%tmp_1489 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6752, i32 6783" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3782 'partselect' 'tmp_1489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3783 [1/1] (1.14ns)   --->   "%add_ln537_211 = add i32 %tmp_1489, i32 %tmp_1488" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3783 'add' 'add_ln537_211' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3784 [1/1] (0.00ns)   --->   "%tmp_1490 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6784, i32 6815" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3784 'partselect' 'tmp_1490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3785 [1/1] (0.00ns)   --->   "%tmp_1491 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6784, i32 6815" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3785 'partselect' 'tmp_1491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3786 [1/1] (1.14ns)   --->   "%add_ln537_212 = add i32 %tmp_1491, i32 %tmp_1490" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3786 'add' 'add_ln537_212' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3787 [1/1] (0.00ns)   --->   "%tmp_1492 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6816, i32 6847" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3787 'partselect' 'tmp_1492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3788 [1/1] (0.00ns)   --->   "%tmp_1493 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6816, i32 6847" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3788 'partselect' 'tmp_1493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3789 [1/1] (1.14ns)   --->   "%add_ln537_213 = add i32 %tmp_1493, i32 %tmp_1492" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3789 'add' 'add_ln537_213' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_308)   --->   "%tmp_962 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_213, i32 %add_ln537_212, i32 %add_ln537_211, i32 %add_ln537_210" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3790 'bitconcatenate' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3791 [1/1] (1.14ns)   --->   "%sub_ln566_82 = sub i32 %tmp_1486, i32 %tmp_1487" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3791 'sub' 'sub_ln566_82' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3792 [1/1] (1.14ns)   --->   "%sub_ln566_83 = sub i32 %tmp_1488, i32 %tmp_1489" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3792 'sub' 'sub_ln566_83' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3793 [1/1] (1.14ns)   --->   "%sub_ln566_84 = sub i32 %tmp_1490, i32 %tmp_1491" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3793 'sub' 'sub_ln566_84' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3794 [1/1] (1.14ns)   --->   "%sub_ln566_85 = sub i32 %tmp_1492, i32 %tmp_1493" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3794 'sub' 'sub_ln566_85' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3795 [1/1] (0.00ns)   --->   "%tmp_963 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln566_85, i32 %sub_ln566_84, i32 %sub_ln566_83, i32 %sub_ln566_82" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3795 'bitconcatenate' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3796 [1/1] (0.00ns)   --->   "%sext_ln543_420 = sext i32 %tmp_1486" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3796 'sext' 'sext_ln543_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3797 [1/1] (0.00ns)   --->   "%sext_ln543_421 = sext i32 %tmp_1487" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3797 'sext' 'sext_ln543_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3798 [1/1] (3.90ns)   --->   "%tmp_1494 = mul i64 %sext_ln543_421, i64 %sext_ln543_420" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3798 'mul' 'tmp_1494' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_314)   --->   "%trunc_ln544_210 = trunc i64 %tmp_1494" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3799 'trunc' 'trunc_ln544_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3800 [1/1] (0.00ns)   --->   "%sext_ln543_422 = sext i32 %tmp_1488" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3800 'sext' 'sext_ln543_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln543_423 = sext i32 %tmp_1489" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3801 'sext' 'sext_ln543_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3802 [1/1] (3.90ns)   --->   "%tmp_1495 = mul i64 %sext_ln543_423, i64 %sext_ln543_422" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3802 'mul' 'tmp_1495' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_314)   --->   "%trunc_ln544_211 = trunc i64 %tmp_1495" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3803 'trunc' 'trunc_ln544_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3804 [1/1] (0.00ns)   --->   "%sext_ln543_424 = sext i32 %tmp_1490" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3804 'sext' 'sext_ln543_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln543_425 = sext i32 %tmp_1491" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3805 'sext' 'sext_ln543_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3806 [1/1] (3.90ns)   --->   "%tmp_1496 = mul i64 %sext_ln543_425, i64 %sext_ln543_424" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3806 'mul' 'tmp_1496' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3807 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_314)   --->   "%trunc_ln544_212 = trunc i64 %tmp_1496" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3807 'trunc' 'trunc_ln544_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3808 [1/1] (0.00ns)   --->   "%sext_ln543_426 = sext i32 %tmp_1492" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3808 'sext' 'sext_ln543_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3809 [1/1] (0.00ns)   --->   "%sext_ln543_427 = sext i32 %tmp_1493" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3809 'sext' 'sext_ln543_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3810 [1/1] (3.90ns)   --->   "%tmp_1497 = mul i64 %sext_ln543_427, i64 %sext_ln543_426" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 3810 'mul' 'tmp_1497' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_314)   --->   "%trunc_ln544_213 = trunc i64 %tmp_1497" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3811 'trunc' 'trunc_ln544_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3812 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_314)   --->   "%tmp_964 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln544_213, i32 %trunc_ln544_212, i32 %trunc_ln544_211, i32 %trunc_ln544_210" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 3812 'bitconcatenate' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3813 [1/1] (1.14ns)   --->   "%add_ln548_210 = add i32 %tmp_1486, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3813 'add' 'add_ln548_210' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3814 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_312)   --->   "%trunc_ln548_209 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_210, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3814 'partselect' 'trunc_ln548_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3815 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_312)   --->   "%sext_ln548_210 = sext i9 %trunc_ln548_209" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3815 'sext' 'sext_ln548_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3816 [1/1] (1.14ns)   --->   "%add_ln548_211 = add i32 %tmp_1488, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3816 'add' 'add_ln548_211' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3817 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_312)   --->   "%trunc_ln548_210 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_211, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3817 'partselect' 'trunc_ln548_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3818 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_312)   --->   "%sext_ln548_211 = sext i9 %trunc_ln548_210" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3818 'sext' 'sext_ln548_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3819 [1/1] (1.14ns)   --->   "%add_ln548_212 = add i32 %tmp_1490, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3819 'add' 'add_ln548_212' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_312)   --->   "%trunc_ln548_211 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_212, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3820 'partselect' 'trunc_ln548_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_312)   --->   "%sext_ln548_212 = sext i9 %trunc_ln548_211" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3821 'sext' 'sext_ln548_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3822 [1/1] (1.14ns)   --->   "%add_ln548_213 = add i32 %tmp_1492, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3822 'add' 'add_ln548_213' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3823 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_312)   --->   "%trunc_ln548_212 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_213, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3823 'partselect' 'trunc_ln548_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_312)   --->   "%tmp_967 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i9.i32.i32.i32, i9 %trunc_ln548_212, i32 %sext_ln548_212, i32 %sext_ln548_211, i32 %sext_ln548_210" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3824 'bitconcatenate' 'tmp_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3825 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_312)   --->   "%sext_ln548_213 = sext i105 %tmp_967" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3825 'sext' 'sext_ln548_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3826 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_210)   --->   "%tmp_1498 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6751" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3826 'bitselect' 'tmp_1498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3827 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_210)   --->   "%select_ln551_210 = select i1 %tmp_1498, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3827 'select' 'select_ln551_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3828 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_210 = add i32 %select_ln551_210, i32 %tmp_1486" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3828 'add' 'add_ln551_210' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_211)   --->   "%tmp_1499 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6783" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3829 'bitselect' 'tmp_1499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3830 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_211)   --->   "%select_ln551_211 = select i1 %tmp_1499, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3830 'select' 'select_ln551_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3831 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_211 = add i32 %select_ln551_211, i32 %tmp_1488" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3831 'add' 'add_ln551_211' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3832 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_212)   --->   "%tmp_1500 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6815" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3832 'bitselect' 'tmp_1500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3833 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_212)   --->   "%select_ln551_212 = select i1 %tmp_1500, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3833 'select' 'select_ln551_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3834 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_212 = add i32 %select_ln551_212, i32 %tmp_1490" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3834 'add' 'add_ln551_212' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_213)   --->   "%tmp_1501 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6847" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3835 'bitselect' 'tmp_1501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_213)   --->   "%select_ln551_213 = select i1 %tmp_1501, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3836 'select' 'select_ln551_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3837 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_213 = add i32 %select_ln551_213, i32 %tmp_1492" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3837 'add' 'add_ln551_213' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3838 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_312)   --->   "%tmp_968 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln551_213, i32 %add_ln551_212, i32 %add_ln551_211, i32 %add_ln551_210" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3838 'bitconcatenate' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_310)   --->   "%tmp_969 = partselect i128 @_ssdm_op_PartSelect.i128.i8192.i32.i32, i8192 %p_read_10, i32 6720, i32 6847" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 3839 'partselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3840 [1/1] (1.14ns)   --->   "%add_ln557_210 = add i32 %tmp_1486, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3840 'add' 'add_ln557_210' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3841 [1/1] (0.00ns)   --->   "%trunc_ln557_209 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_210, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3841 'partselect' 'trunc_ln557_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_310)   --->   "%sext_ln557_210 = sext i19 %trunc_ln557_209" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3842 'sext' 'sext_ln557_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3843 [1/1] (0.00ns)   --->   "%and_ln558_209 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_209, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3843 'bitconcatenate' 'and_ln558_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3844 [1/1] (1.14ns)   --->   "%sub_ln558_210 = sub i32 %tmp_1486, i32 %and_ln558_209" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3844 'sub' 'sub_ln558_210' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3845 [1/1] (1.14ns)   --->   "%add_ln557_211 = add i32 %tmp_1488, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3845 'add' 'add_ln557_211' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3846 [1/1] (0.00ns)   --->   "%trunc_ln557_210 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_211, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3846 'partselect' 'trunc_ln557_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_310)   --->   "%sext_ln557_211 = sext i19 %trunc_ln557_210" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3847 'sext' 'sext_ln557_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3848 [1/1] (0.00ns)   --->   "%and_ln558_210 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_210, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3848 'bitconcatenate' 'and_ln558_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3849 [1/1] (1.14ns)   --->   "%sub_ln558_211 = sub i32 %tmp_1488, i32 %and_ln558_210" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3849 'sub' 'sub_ln558_211' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3850 [1/1] (1.14ns)   --->   "%add_ln557_212 = add i32 %tmp_1490, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3850 'add' 'add_ln557_212' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3851 [1/1] (0.00ns)   --->   "%trunc_ln557_211 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_212, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3851 'partselect' 'trunc_ln557_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3852 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_310)   --->   "%sext_ln557_212 = sext i19 %trunc_ln557_211" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3852 'sext' 'sext_ln557_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3853 [1/1] (0.00ns)   --->   "%and_ln558_211 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_211, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3853 'bitconcatenate' 'and_ln558_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3854 [1/1] (1.14ns)   --->   "%sub_ln558_212 = sub i32 %tmp_1490, i32 %and_ln558_211" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3854 'sub' 'sub_ln558_212' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3855 [1/1] (1.14ns)   --->   "%add_ln557_213 = add i32 %tmp_1492, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3855 'add' 'add_ln557_213' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3856 [1/1] (0.00ns)   --->   "%trunc_ln557_212 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_213, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3856 'partselect' 'trunc_ln557_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3857 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_310)   --->   "%tmp_970 = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i19.i32.i32.i32, i19 %trunc_ln557_212, i32 %sext_ln557_212, i32 %sext_ln557_211, i32 %sext_ln557_210" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3857 'bitconcatenate' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_310)   --->   "%sext_ln557_213 = sext i115 %tmp_970" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3858 'sext' 'sext_ln557_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3859 [1/1] (0.00ns)   --->   "%and_ln558_212 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_212, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3859 'bitconcatenate' 'and_ln558_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3860 [1/1] (1.14ns)   --->   "%sub_ln558_213 = sub i32 %tmp_1492, i32 %and_ln558_212" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 3860 'sub' 'sub_ln558_213' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3861 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_308)   --->   "%tmp_973 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln566_85, i32 %add_ln537_212, i32 %sub_ln566_83, i32 %add_ln537_210" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 3861 'bitconcatenate' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3862 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_308)   --->   "%select_ln535_307 = select i1 %icmp_ln535, i128 %tmp_963, i128 %tmp_962" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3862 'select' 'select_ln535_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3863 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_308 = select i1 %icmp_ln535_1, i128 %tmp_973, i128 %select_ln535_307" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3863 'select' 'select_ln535_308' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3864 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_310)   --->   "%select_ln535_309 = select i1 %icmp_ln535_2, i128 %sext_ln557_213, i128 %select_ln535_308" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3864 'select' 'select_ln535_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3865 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_310 = select i1 %icmp_ln535_3, i128 %tmp_969, i128 %select_ln535_309" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3865 'select' 'select_ln535_310' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3866 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_312)   --->   "%select_ln535_311 = select i1 %icmp_ln535_4, i128 %tmp_968, i128 %select_ln535_310" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3866 'select' 'select_ln535_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3867 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_312 = select i1 %icmp_ln535_5, i128 %sext_ln548_213, i128 %select_ln535_311" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3867 'select' 'select_ln535_312' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3868 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_314)   --->   "%select_ln535_313 = select i1 %icmp_ln535_6, i128 %tmp_964, i128 %select_ln535_312" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3868 'select' 'select_ln535_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3869 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_314 = select i1 %icmp_ln535_7, i128 %tmp_963, i128 %select_ln535_313" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 3869 'select' 'select_ln535_314' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3870 [1/1] (0.00ns)   --->   "%tmp_1502 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6848, i32 6879" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3870 'partselect' 'tmp_1502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3871 [1/1] (0.00ns)   --->   "%tmp_1503 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6848, i32 6879" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3871 'partselect' 'tmp_1503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3872 [1/1] (1.14ns)   --->   "%add_ln537_214 = add i32 %tmp_1503, i32 %tmp_1502" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3872 'add' 'add_ln537_214' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3873 [1/1] (0.00ns)   --->   "%tmp_1504 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6880, i32 6911" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3873 'partselect' 'tmp_1504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3874 [1/1] (0.00ns)   --->   "%tmp_1505 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6880, i32 6911" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3874 'partselect' 'tmp_1505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3875 [1/1] (1.14ns)   --->   "%add_ln537_215 = add i32 %tmp_1505, i32 %tmp_1504" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3875 'add' 'add_ln537_215' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3876 [1/1] (0.00ns)   --->   "%tmp_1506 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6912, i32 6943" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3876 'partselect' 'tmp_1506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3877 [1/1] (0.00ns)   --->   "%tmp_1507 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6912, i32 6943" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3877 'partselect' 'tmp_1507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3878 [1/1] (1.14ns)   --->   "%add_ln537_216 = add i32 %tmp_1507, i32 %tmp_1506" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3878 'add' 'add_ln537_216' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3879 [1/1] (0.00ns)   --->   "%tmp_1508 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6944, i32 6975" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3879 'partselect' 'tmp_1508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3880 [1/1] (0.00ns)   --->   "%tmp_1509 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6944, i32 6975" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3880 'partselect' 'tmp_1509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3881 [1/1] (1.14ns)   --->   "%add_ln537_217 = add i32 %tmp_1509, i32 %tmp_1508" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3881 'add' 'add_ln537_217' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3882 [1/1] (0.00ns)   --->   "%tmp_1510 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 6976, i32 7007" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3882 'partselect' 'tmp_1510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3883 [1/1] (0.00ns)   --->   "%tmp_1511 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 6976, i32 7007" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3883 'partselect' 'tmp_1511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3884 [1/1] (1.14ns)   --->   "%add_ln537_218 = add i32 %tmp_1511, i32 %tmp_1510" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3884 'add' 'add_ln537_218' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3885 [1/1] (0.00ns)   --->   "%tmp_1512 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7008, i32 7039" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3885 'partselect' 'tmp_1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3886 [1/1] (0.00ns)   --->   "%tmp_1513 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7008, i32 7039" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3886 'partselect' 'tmp_1513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3887 [1/1] (1.14ns)   --->   "%add_ln537_219 = add i32 %tmp_1513, i32 %tmp_1512" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3887 'add' 'add_ln537_219' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3888 [1/1] (0.00ns)   --->   "%tmp_1514 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7040, i32 7071" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3888 'partselect' 'tmp_1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3889 [1/1] (0.00ns)   --->   "%tmp_1515 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7040, i32 7071" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3889 'partselect' 'tmp_1515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3890 [1/1] (1.14ns)   --->   "%add_ln537_220 = add i32 %tmp_1515, i32 %tmp_1514" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3890 'add' 'add_ln537_220' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3891 [1/1] (0.00ns)   --->   "%tmp_1516 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7072, i32 7103" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3891 'partselect' 'tmp_1516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3892 [1/1] (0.00ns)   --->   "%tmp_1517 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7072, i32 7103" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3892 'partselect' 'tmp_1517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3893 [1/1] (1.14ns)   --->   "%add_ln537_221 = add i32 %tmp_1517, i32 %tmp_1516" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3893 'add' 'add_ln537_221' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3894 [1/1] (0.00ns)   --->   "%tmp_1518 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7104, i32 7135" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3894 'partselect' 'tmp_1518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3895 [1/1] (0.00ns)   --->   "%tmp_1519 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7104, i32 7135" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3895 'partselect' 'tmp_1519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3896 [1/1] (1.14ns)   --->   "%add_ln537_222 = add i32 %tmp_1519, i32 %tmp_1518" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3896 'add' 'add_ln537_222' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3897 [1/1] (0.00ns)   --->   "%tmp_1520 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7136, i32 7167" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3897 'partselect' 'tmp_1520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3898 [1/1] (0.00ns)   --->   "%tmp_1521 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7136, i32 7167" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3898 'partselect' 'tmp_1521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3899 [1/1] (1.14ns)   --->   "%add_ln537_223 = add i32 %tmp_1521, i32 %tmp_1520" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3899 'add' 'add_ln537_223' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3900 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_318)   --->   "%tmp_994 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_223, i32 %add_ln537_222, i32 %add_ln537_221, i32 %add_ln537_220, i32 %add_ln537_219, i32 %add_ln537_218, i32 %add_ln537_217, i32 %add_ln537_216, i32 %add_ln537_215, i32 %add_ln537_214" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 3900 'bitconcatenate' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3901 [1/1] (1.14ns)   --->   "%sub_ln566_86 = sub i32 %tmp_1502, i32 %tmp_1503" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3901 'sub' 'sub_ln566_86' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3902 [1/1] (1.14ns)   --->   "%sub_ln566_87 = sub i32 %tmp_1504, i32 %tmp_1505" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3902 'sub' 'sub_ln566_87' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3903 [1/1] (1.14ns)   --->   "%sub_ln566_88 = sub i32 %tmp_1506, i32 %tmp_1507" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3903 'sub' 'sub_ln566_88' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3904 [1/1] (1.14ns)   --->   "%sub_ln566_89 = sub i32 %tmp_1508, i32 %tmp_1509" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3904 'sub' 'sub_ln566_89' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3905 [1/1] (1.14ns)   --->   "%sub_ln566_90 = sub i32 %tmp_1510, i32 %tmp_1511" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3905 'sub' 'sub_ln566_90' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3906 [1/1] (1.14ns)   --->   "%sub_ln566_91 = sub i32 %tmp_1512, i32 %tmp_1513" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3906 'sub' 'sub_ln566_91' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3907 [1/1] (1.14ns)   --->   "%sub_ln566_92 = sub i32 %tmp_1514, i32 %tmp_1515" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3907 'sub' 'sub_ln566_92' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3908 [1/1] (1.14ns)   --->   "%sub_ln566_93 = sub i32 %tmp_1516, i32 %tmp_1517" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3908 'sub' 'sub_ln566_93' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3909 [1/1] (1.14ns)   --->   "%sub_ln566_94 = sub i32 %tmp_1518, i32 %tmp_1519" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3909 'sub' 'sub_ln566_94' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3910 [1/1] (1.14ns)   --->   "%sub_ln566_95 = sub i32 %tmp_1520, i32 %tmp_1521" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3910 'sub' 'sub_ln566_95' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3911 [1/1] (0.00ns)   --->   "%tmp_995 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_95, i32 %sub_ln566_94, i32 %sub_ln566_93, i32 %sub_ln566_92, i32 %sub_ln566_91, i32 %sub_ln566_90, i32 %sub_ln566_89, i32 %sub_ln566_88, i32 %sub_ln566_87, i32 %sub_ln566_86" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 3911 'bitconcatenate' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3912 [1/1] (1.14ns)   --->   "%add_ln548_214 = add i32 %tmp_1502, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3912 'add' 'add_ln548_214' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3913 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%trunc_ln548_213 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_214, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3913 'partselect' 'trunc_ln548_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3914 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%sext_ln548_214 = sext i9 %trunc_ln548_213" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3914 'sext' 'sext_ln548_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3915 [1/1] (1.14ns)   --->   "%add_ln548_215 = add i32 %tmp_1504, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3915 'add' 'add_ln548_215' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3916 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%trunc_ln548_214 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_215, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3916 'partselect' 'trunc_ln548_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3917 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%sext_ln548_215 = sext i9 %trunc_ln548_214" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3917 'sext' 'sext_ln548_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3918 [1/1] (1.14ns)   --->   "%add_ln548_216 = add i32 %tmp_1506, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3918 'add' 'add_ln548_216' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3919 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%trunc_ln548_215 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_216, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3919 'partselect' 'trunc_ln548_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%sext_ln548_216 = sext i9 %trunc_ln548_215" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3920 'sext' 'sext_ln548_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3921 [1/1] (1.14ns)   --->   "%add_ln548_217 = add i32 %tmp_1508, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3921 'add' 'add_ln548_217' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3922 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%trunc_ln548_216 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_217, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3922 'partselect' 'trunc_ln548_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3923 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%sext_ln548_217 = sext i9 %trunc_ln548_216" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3923 'sext' 'sext_ln548_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3924 [1/1] (1.14ns)   --->   "%add_ln548_218 = add i32 %tmp_1510, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3924 'add' 'add_ln548_218' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%trunc_ln548_217 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_218, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3925 'partselect' 'trunc_ln548_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%sext_ln548_218 = sext i9 %trunc_ln548_217" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3926 'sext' 'sext_ln548_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3927 [1/1] (1.14ns)   --->   "%add_ln548_219 = add i32 %tmp_1512, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3927 'add' 'add_ln548_219' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%trunc_ln548_218 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_219, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3928 'partselect' 'trunc_ln548_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%sext_ln548_219 = sext i9 %trunc_ln548_218" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3929 'sext' 'sext_ln548_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3930 [1/1] (1.14ns)   --->   "%add_ln548_220 = add i32 %tmp_1514, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3930 'add' 'add_ln548_220' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3931 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%trunc_ln548_219 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_220, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3931 'partselect' 'trunc_ln548_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3932 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%sext_ln548_220 = sext i9 %trunc_ln548_219" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3932 'sext' 'sext_ln548_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3933 [1/1] (1.14ns)   --->   "%add_ln548_221 = add i32 %tmp_1516, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3933 'add' 'add_ln548_221' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%trunc_ln548_220 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_221, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3934 'partselect' 'trunc_ln548_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%sext_ln548_221 = sext i9 %trunc_ln548_220" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3935 'sext' 'sext_ln548_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3936 [1/1] (1.14ns)   --->   "%add_ln548_222 = add i32 %tmp_1518, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3936 'add' 'add_ln548_222' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%trunc_ln548_221 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_222, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3937 'partselect' 'trunc_ln548_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3938 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%sext_ln548_222 = sext i9 %trunc_ln548_221" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3938 'sext' 'sext_ln548_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3939 [1/1] (1.14ns)   --->   "%add_ln548_223 = add i32 %tmp_1520, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3939 'add' 'add_ln548_223' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%trunc_ln548_222 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_223, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3940 'partselect' 'trunc_ln548_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3941 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%tmp_999 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_222, i32 %sext_ln548_222, i32 %sext_ln548_221, i32 %sext_ln548_220, i32 %sext_ln548_219, i32 %sext_ln548_218, i32 %sext_ln548_217, i32 %sext_ln548_216, i32 %sext_ln548_215, i32 %sext_ln548_214" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3941 'bitconcatenate' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%sext_ln548_223 = sext i297 %tmp_999" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 3942 'sext' 'sext_ln548_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_214)   --->   "%tmp_1532 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6879" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3943 'bitselect' 'tmp_1532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3944 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_214)   --->   "%select_ln551_214 = select i1 %tmp_1532, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3944 'select' 'select_ln551_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3945 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_214 = add i32 %select_ln551_214, i32 %tmp_1502" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3945 'add' 'add_ln551_214' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3946 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_215)   --->   "%tmp_1533 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6911" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3946 'bitselect' 'tmp_1533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_215)   --->   "%select_ln551_215 = select i1 %tmp_1533, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3947 'select' 'select_ln551_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3948 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_215 = add i32 %select_ln551_215, i32 %tmp_1504" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3948 'add' 'add_ln551_215' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_216)   --->   "%tmp_1534 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6943" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3949 'bitselect' 'tmp_1534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_216)   --->   "%select_ln551_216 = select i1 %tmp_1534, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3950 'select' 'select_ln551_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3951 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_216 = add i32 %select_ln551_216, i32 %tmp_1506" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3951 'add' 'add_ln551_216' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_217)   --->   "%tmp_1535 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 6975" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3952 'bitselect' 'tmp_1535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3953 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_217)   --->   "%select_ln551_217 = select i1 %tmp_1535, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3953 'select' 'select_ln551_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3954 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_217 = add i32 %select_ln551_217, i32 %tmp_1508" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3954 'add' 'add_ln551_217' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_218)   --->   "%tmp_1536 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7007" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3955 'bitselect' 'tmp_1536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3956 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_218)   --->   "%select_ln551_218 = select i1 %tmp_1536, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3956 'select' 'select_ln551_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3957 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_218 = add i32 %select_ln551_218, i32 %tmp_1510" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3957 'add' 'add_ln551_218' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_219)   --->   "%tmp_1537 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7039" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3958 'bitselect' 'tmp_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3959 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_219)   --->   "%select_ln551_219 = select i1 %tmp_1537, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3959 'select' 'select_ln551_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3960 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_219 = add i32 %select_ln551_219, i32 %tmp_1512" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3960 'add' 'add_ln551_219' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3961 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_220)   --->   "%tmp_1538 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7071" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3961 'bitselect' 'tmp_1538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3962 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_220)   --->   "%select_ln551_220 = select i1 %tmp_1538, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3962 'select' 'select_ln551_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3963 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_220 = add i32 %select_ln551_220, i32 %tmp_1514" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3963 'add' 'add_ln551_220' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3964 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_221)   --->   "%tmp_1539 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7103" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3964 'bitselect' 'tmp_1539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3965 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_221)   --->   "%select_ln551_221 = select i1 %tmp_1539, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3965 'select' 'select_ln551_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3966 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_221 = add i32 %select_ln551_221, i32 %tmp_1516" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3966 'add' 'add_ln551_221' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_222)   --->   "%tmp_1540 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7135" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3967 'bitselect' 'tmp_1540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3968 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_222)   --->   "%select_ln551_222 = select i1 %tmp_1540, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3968 'select' 'select_ln551_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3969 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_222 = add i32 %select_ln551_222, i32 %tmp_1518" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3969 'add' 'add_ln551_222' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3970 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_223)   --->   "%tmp_1541 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7167" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3970 'bitselect' 'tmp_1541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3971 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_223)   --->   "%select_ln551_223 = select i1 %tmp_1541, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3971 'select' 'select_ln551_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 3972 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_223 = add i32 %select_ln551_223, i32 %tmp_1520" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3972 'add' 'add_ln551_223' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3973 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%tmp_1000 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_223, i32 %add_ln551_222, i32 %add_ln551_221, i32 %add_ln551_220, i32 %add_ln551_219, i32 %add_ln551_218, i32 %add_ln551_217, i32 %add_ln551_216, i32 %add_ln551_215, i32 %add_ln551_214" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 3973 'bitconcatenate' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3974 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%tmp_1001 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 6848, i32 7167" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 3974 'partselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3975 [1/1] (1.14ns)   --->   "%add_ln557_214 = add i32 %tmp_1502, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3975 'add' 'add_ln557_214' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3976 [1/1] (0.00ns)   --->   "%trunc_ln557_213 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_214, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3976 'partselect' 'trunc_ln557_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3977 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%sext_ln557_214 = sext i19 %trunc_ln557_213" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3977 'sext' 'sext_ln557_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3978 [1/1] (1.14ns)   --->   "%add_ln557_215 = add i32 %tmp_1504, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3978 'add' 'add_ln557_215' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3979 [1/1] (0.00ns)   --->   "%trunc_ln557_214 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_215, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3979 'partselect' 'trunc_ln557_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%sext_ln557_215 = sext i19 %trunc_ln557_214" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3980 'sext' 'sext_ln557_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3981 [1/1] (1.14ns)   --->   "%add_ln557_216 = add i32 %tmp_1506, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3981 'add' 'add_ln557_216' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3982 [1/1] (0.00ns)   --->   "%trunc_ln557_215 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_216, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3982 'partselect' 'trunc_ln557_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3983 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%sext_ln557_216 = sext i19 %trunc_ln557_215" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3983 'sext' 'sext_ln557_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3984 [1/1] (1.14ns)   --->   "%add_ln557_217 = add i32 %tmp_1508, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3984 'add' 'add_ln557_217' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3985 [1/1] (0.00ns)   --->   "%trunc_ln557_216 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_217, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3985 'partselect' 'trunc_ln557_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%sext_ln557_217 = sext i19 %trunc_ln557_216" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3986 'sext' 'sext_ln557_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3987 [1/1] (1.14ns)   --->   "%add_ln557_218 = add i32 %tmp_1510, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3987 'add' 'add_ln557_218' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3988 [1/1] (0.00ns)   --->   "%trunc_ln557_217 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_218, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3988 'partselect' 'trunc_ln557_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%sext_ln557_218 = sext i19 %trunc_ln557_217" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3989 'sext' 'sext_ln557_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3990 [1/1] (1.14ns)   --->   "%add_ln557_219 = add i32 %tmp_1512, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3990 'add' 'add_ln557_219' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3991 [1/1] (0.00ns)   --->   "%trunc_ln557_218 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_219, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3991 'partselect' 'trunc_ln557_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3992 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%sext_ln557_219 = sext i19 %trunc_ln557_218" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3992 'sext' 'sext_ln557_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3993 [1/1] (1.14ns)   --->   "%add_ln557_220 = add i32 %tmp_1514, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3993 'add' 'add_ln557_220' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3994 [1/1] (0.00ns)   --->   "%trunc_ln557_219 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_220, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3994 'partselect' 'trunc_ln557_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3995 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%sext_ln557_220 = sext i19 %trunc_ln557_219" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3995 'sext' 'sext_ln557_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3996 [1/1] (1.14ns)   --->   "%add_ln557_221 = add i32 %tmp_1516, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3996 'add' 'add_ln557_221' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3997 [1/1] (0.00ns)   --->   "%trunc_ln557_220 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_221, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3997 'partselect' 'trunc_ln557_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3998 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%sext_ln557_221 = sext i19 %trunc_ln557_220" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3998 'sext' 'sext_ln557_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3999 [1/1] (1.14ns)   --->   "%add_ln557_222 = add i32 %tmp_1518, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 3999 'add' 'add_ln557_222' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4000 [1/1] (0.00ns)   --->   "%trunc_ln557_221 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_222, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4000 'partselect' 'trunc_ln557_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4001 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%sext_ln557_222 = sext i19 %trunc_ln557_221" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4001 'sext' 'sext_ln557_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4002 [1/1] (1.14ns)   --->   "%add_ln557_223 = add i32 %tmp_1520, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4002 'add' 'add_ln557_223' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4003 [1/1] (0.00ns)   --->   "%trunc_ln557_222 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_223, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4003 'partselect' 'trunc_ln557_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%tmp_1002 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_222, i32 %sext_ln557_222, i32 %sext_ln557_221, i32 %sext_ln557_220, i32 %sext_ln557_219, i32 %sext_ln557_218, i32 %sext_ln557_217, i32 %sext_ln557_216, i32 %sext_ln557_215, i32 %sext_ln557_214" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4004 'bitconcatenate' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4005 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%sext_ln557_223 = sext i307 %tmp_1002" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4005 'sext' 'sext_ln557_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4006 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_318)   --->   "%tmp_1005 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_95, i32 %add_ln537_222, i32 %sub_ln566_93, i32 %add_ln537_220, i32 %sub_ln566_91, i32 %add_ln537_218, i32 %sub_ln566_89, i32 %add_ln537_216, i32 %sub_ln566_87, i32 %add_ln537_214" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 4006 'bitconcatenate' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4007 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_318)   --->   "%select_ln535_317 = select i1 %icmp_ln535, i320 %tmp_995, i320 %tmp_994" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4007 'select' 'select_ln535_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4008 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_318 = select i1 %icmp_ln535_1, i320 %tmp_1005, i320 %select_ln535_317" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4008 'select' 'select_ln535_318' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4009 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_320)   --->   "%select_ln535_319 = select i1 %icmp_ln535_2, i320 %sext_ln557_223, i320 %select_ln535_318" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4009 'select' 'select_ln535_319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4010 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_320 = select i1 %icmp_ln535_3, i320 %tmp_1001, i320 %select_ln535_319" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4010 'select' 'select_ln535_320' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_322)   --->   "%select_ln535_321 = select i1 %icmp_ln535_4, i320 %tmp_1000, i320 %select_ln535_320" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4011 'select' 'select_ln535_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4012 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_322 = select i1 %icmp_ln535_5, i320 %sext_ln548_223, i320 %select_ln535_321" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4012 'select' 'select_ln535_322' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4013 [1/1] (0.00ns)   --->   "%tmp_1542 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7168, i32 7199" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4013 'partselect' 'tmp_1542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4014 [1/1] (0.00ns)   --->   "%tmp_1543 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7168, i32 7199" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4014 'partselect' 'tmp_1543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4015 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_224)   --->   "%tmp_1546 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7199" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4015 'bitselect' 'tmp_1546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4016 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_224)   --->   "%select_ln551_224 = select i1 %tmp_1546, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4016 'select' 'select_ln551_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4017 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_224 = add i32 %select_ln551_224, i32 %tmp_1542" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4017 'add' 'add_ln551_224' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4018 [1/1] (0.00ns)   --->   "%tmp_1548 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7200, i32 7231" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4018 'partselect' 'tmp_1548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4019 [1/1] (0.00ns)   --->   "%tmp_1549 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7200, i32 7231" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4019 'partselect' 'tmp_1549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4020 [1/1] (1.14ns)   --->   "%add_ln537_225 = add i32 %tmp_1549, i32 %tmp_1548" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4020 'add' 'add_ln537_225' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4021 [1/1] (0.00ns)   --->   "%tmp_1550 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7232, i32 7263" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4021 'partselect' 'tmp_1550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4022 [1/1] (0.00ns)   --->   "%tmp_1551 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7232, i32 7263" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4022 'partselect' 'tmp_1551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4023 [1/1] (1.14ns)   --->   "%add_ln537_226 = add i32 %tmp_1551, i32 %tmp_1550" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4023 'add' 'add_ln537_226' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4024 [1/1] (0.00ns)   --->   "%tmp_1552 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7264, i32 7295" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4024 'partselect' 'tmp_1552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4025 [1/1] (0.00ns)   --->   "%tmp_1553 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7264, i32 7295" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4025 'partselect' 'tmp_1553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4026 [1/1] (1.14ns)   --->   "%add_ln537_227 = add i32 %tmp_1553, i32 %tmp_1552" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4026 'add' 'add_ln537_227' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4027 [1/1] (0.00ns)   --->   "%tmp_1554 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7296, i32 7327" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4027 'partselect' 'tmp_1554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4028 [1/1] (0.00ns)   --->   "%tmp_1555 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7296, i32 7327" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4028 'partselect' 'tmp_1555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4029 [1/1] (1.14ns)   --->   "%add_ln537_228 = add i32 %tmp_1555, i32 %tmp_1554" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4029 'add' 'add_ln537_228' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4030 [1/1] (0.00ns)   --->   "%tmp_1556 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7328, i32 7359" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4030 'partselect' 'tmp_1556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4031 [1/1] (0.00ns)   --->   "%tmp_1557 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7328, i32 7359" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4031 'partselect' 'tmp_1557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4032 [1/1] (1.14ns)   --->   "%add_ln537_229 = add i32 %tmp_1557, i32 %tmp_1556" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4032 'add' 'add_ln537_229' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4033 [1/1] (0.00ns)   --->   "%tmp_1558 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7360, i32 7391" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4033 'partselect' 'tmp_1558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4034 [1/1] (0.00ns)   --->   "%tmp_1559 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7360, i32 7391" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4034 'partselect' 'tmp_1559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4035 [1/1] (1.14ns)   --->   "%add_ln537_230 = add i32 %tmp_1559, i32 %tmp_1558" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4035 'add' 'add_ln537_230' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4036 [1/1] (0.00ns)   --->   "%tmp_1560 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7392, i32 7423" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4036 'partselect' 'tmp_1560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4037 [1/1] (0.00ns)   --->   "%tmp_1561 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7392, i32 7423" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4037 'partselect' 'tmp_1561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4038 [1/1] (1.14ns)   --->   "%add_ln537_231 = add i32 %tmp_1561, i32 %tmp_1560" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4038 'add' 'add_ln537_231' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4039 [1/1] (0.00ns)   --->   "%tmp_1562 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7424, i32 7455" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4039 'partselect' 'tmp_1562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4040 [1/1] (0.00ns)   --->   "%tmp_1563 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7424, i32 7455" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4040 'partselect' 'tmp_1563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4041 [1/1] (1.14ns)   --->   "%add_ln537_232 = add i32 %tmp_1563, i32 %tmp_1562" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4041 'add' 'add_ln537_232' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4042 [1/1] (0.00ns)   --->   "%tmp_1564 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7456, i32 7487" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4042 'partselect' 'tmp_1564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4043 [1/1] (0.00ns)   --->   "%tmp_1565 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7456, i32 7487" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4043 'partselect' 'tmp_1565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4044 [1/1] (1.14ns)   --->   "%add_ln537_233 = add i32 %tmp_1565, i32 %tmp_1564" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4044 'add' 'add_ln537_233' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4045 [1/1] (0.00ns)   --->   "%tmp_1566 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7488, i32 7519" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4045 'partselect' 'tmp_1566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4046 [1/1] (0.00ns)   --->   "%tmp_1567 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7488, i32 7519" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4046 'partselect' 'tmp_1567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4047 [1/1] (1.14ns)   --->   "%add_ln537_234 = add i32 %tmp_1567, i32 %tmp_1566" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4047 'add' 'add_ln537_234' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_338)   --->   "%tmp_1030 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_234, i32 %add_ln537_233, i32 %add_ln537_232, i32 %add_ln537_231, i32 %add_ln537_230, i32 %add_ln537_229, i32 %add_ln537_228, i32 %add_ln537_227, i32 %add_ln537_226, i32 %add_ln537_225" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4048 'bitconcatenate' 'tmp_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4049 [1/1] (1.14ns)   --->   "%sub_ln566_97 = sub i32 %tmp_1548, i32 %tmp_1549" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4049 'sub' 'sub_ln566_97' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4050 [1/1] (1.14ns)   --->   "%sub_ln566_98 = sub i32 %tmp_1550, i32 %tmp_1551" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4050 'sub' 'sub_ln566_98' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4051 [1/1] (1.14ns)   --->   "%sub_ln566_99 = sub i32 %tmp_1552, i32 %tmp_1553" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4051 'sub' 'sub_ln566_99' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4052 [1/1] (1.14ns)   --->   "%sub_ln566_100 = sub i32 %tmp_1554, i32 %tmp_1555" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4052 'sub' 'sub_ln566_100' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4053 [1/1] (1.14ns)   --->   "%sub_ln566_101 = sub i32 %tmp_1556, i32 %tmp_1557" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4053 'sub' 'sub_ln566_101' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4054 [1/1] (1.14ns)   --->   "%sub_ln566_102 = sub i32 %tmp_1558, i32 %tmp_1559" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4054 'sub' 'sub_ln566_102' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4055 [1/1] (1.14ns)   --->   "%sub_ln566_103 = sub i32 %tmp_1560, i32 %tmp_1561" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4055 'sub' 'sub_ln566_103' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4056 [1/1] (1.14ns)   --->   "%sub_ln566_104 = sub i32 %tmp_1562, i32 %tmp_1563" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4056 'sub' 'sub_ln566_104' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4057 [1/1] (1.14ns)   --->   "%sub_ln566_105 = sub i32 %tmp_1564, i32 %tmp_1565" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4057 'sub' 'sub_ln566_105' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4058 [1/1] (1.14ns)   --->   "%sub_ln566_106 = sub i32 %tmp_1566, i32 %tmp_1567" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4058 'sub' 'sub_ln566_106' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4059 [1/1] (0.00ns)   --->   "%tmp_1031 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_106, i32 %sub_ln566_105, i32 %sub_ln566_104, i32 %sub_ln566_103, i32 %sub_ln566_102, i32 %sub_ln566_101, i32 %sub_ln566_100, i32 %sub_ln566_99, i32 %sub_ln566_98, i32 %sub_ln566_97" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4059 'bitconcatenate' 'tmp_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4060 [1/1] (0.00ns)   --->   "%sext_ln543_450 = sext i32 %tmp_1548" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4060 'sext' 'sext_ln543_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4061 [1/1] (0.00ns)   --->   "%sext_ln543_451 = sext i32 %tmp_1549" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4061 'sext' 'sext_ln543_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4062 [1/1] (3.90ns)   --->   "%tmp_1568 = mul i64 %sext_ln543_451, i64 %sext_ln543_450" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4062 'mul' 'tmp_1568' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4063 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_344)   --->   "%trunc_ln544_225 = trunc i64 %tmp_1568" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4063 'trunc' 'trunc_ln544_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln543_452 = sext i32 %tmp_1550" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4064 'sext' 'sext_ln543_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4065 [1/1] (0.00ns)   --->   "%sext_ln543_453 = sext i32 %tmp_1551" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4065 'sext' 'sext_ln543_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4066 [1/1] (3.90ns)   --->   "%tmp_1569 = mul i64 %sext_ln543_453, i64 %sext_ln543_452" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4066 'mul' 'tmp_1569' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_344)   --->   "%trunc_ln544_226 = trunc i64 %tmp_1569" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4067 'trunc' 'trunc_ln544_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4068 [1/1] (0.00ns)   --->   "%sext_ln543_454 = sext i32 %tmp_1552" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4068 'sext' 'sext_ln543_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4069 [1/1] (0.00ns)   --->   "%sext_ln543_455 = sext i32 %tmp_1553" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4069 'sext' 'sext_ln543_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4070 [1/1] (3.90ns)   --->   "%tmp_1570 = mul i64 %sext_ln543_455, i64 %sext_ln543_454" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4070 'mul' 'tmp_1570' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4071 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_344)   --->   "%trunc_ln544_227 = trunc i64 %tmp_1570" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4071 'trunc' 'trunc_ln544_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4072 [1/1] (0.00ns)   --->   "%sext_ln543_456 = sext i32 %tmp_1554" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4072 'sext' 'sext_ln543_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln543_457 = sext i32 %tmp_1555" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4073 'sext' 'sext_ln543_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4074 [1/1] (3.90ns)   --->   "%tmp_1571 = mul i64 %sext_ln543_457, i64 %sext_ln543_456" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4074 'mul' 'tmp_1571' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_344)   --->   "%trunc_ln544_228 = trunc i64 %tmp_1571" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4075 'trunc' 'trunc_ln544_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4076 [1/1] (0.00ns)   --->   "%sext_ln543_458 = sext i32 %tmp_1556" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4076 'sext' 'sext_ln543_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4077 [1/1] (0.00ns)   --->   "%sext_ln543_459 = sext i32 %tmp_1557" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4077 'sext' 'sext_ln543_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4078 [1/1] (3.90ns)   --->   "%tmp_1572 = mul i64 %sext_ln543_459, i64 %sext_ln543_458" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4078 'mul' 'tmp_1572' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_344)   --->   "%trunc_ln544_229 = trunc i64 %tmp_1572" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4079 'trunc' 'trunc_ln544_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4080 [1/1] (0.00ns)   --->   "%sext_ln543_460 = sext i32 %tmp_1558" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4080 'sext' 'sext_ln543_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4081 [1/1] (0.00ns)   --->   "%sext_ln543_461 = sext i32 %tmp_1559" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4081 'sext' 'sext_ln543_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4082 [1/1] (3.90ns)   --->   "%tmp_1573 = mul i64 %sext_ln543_461, i64 %sext_ln543_460" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4082 'mul' 'tmp_1573' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_344)   --->   "%trunc_ln544_230 = trunc i64 %tmp_1573" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4083 'trunc' 'trunc_ln544_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4084 [1/1] (0.00ns)   --->   "%sext_ln543_462 = sext i32 %tmp_1560" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4084 'sext' 'sext_ln543_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4085 [1/1] (0.00ns)   --->   "%sext_ln543_463 = sext i32 %tmp_1561" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4085 'sext' 'sext_ln543_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4086 [1/1] (3.90ns)   --->   "%tmp_1574 = mul i64 %sext_ln543_463, i64 %sext_ln543_462" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4086 'mul' 'tmp_1574' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_344)   --->   "%trunc_ln544_231 = trunc i64 %tmp_1574" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4087 'trunc' 'trunc_ln544_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4088 [1/1] (0.00ns)   --->   "%sext_ln543_464 = sext i32 %tmp_1562" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4088 'sext' 'sext_ln543_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4089 [1/1] (0.00ns)   --->   "%sext_ln543_465 = sext i32 %tmp_1563" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4089 'sext' 'sext_ln543_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4090 [1/1] (3.90ns)   --->   "%tmp_1575 = mul i64 %sext_ln543_465, i64 %sext_ln543_464" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4090 'mul' 'tmp_1575' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4091 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_344)   --->   "%trunc_ln544_232 = trunc i64 %tmp_1575" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4091 'trunc' 'trunc_ln544_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4092 [1/1] (0.00ns)   --->   "%sext_ln543_466 = sext i32 %tmp_1564" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4092 'sext' 'sext_ln543_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4093 [1/1] (0.00ns)   --->   "%sext_ln543_467 = sext i32 %tmp_1565" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4093 'sext' 'sext_ln543_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4094 [1/1] (3.90ns)   --->   "%tmp_1576 = mul i64 %sext_ln543_467, i64 %sext_ln543_466" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4094 'mul' 'tmp_1576' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4095 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_344)   --->   "%trunc_ln544_233 = trunc i64 %tmp_1576" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4095 'trunc' 'trunc_ln544_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln543_468 = sext i32 %tmp_1566" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4096 'sext' 'sext_ln543_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4097 [1/1] (0.00ns)   --->   "%sext_ln543_469 = sext i32 %tmp_1567" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4097 'sext' 'sext_ln543_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4098 [1/1] (3.90ns)   --->   "%tmp_1577 = mul i64 %sext_ln543_469, i64 %sext_ln543_468" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4098 'mul' 'tmp_1577' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_344)   --->   "%trunc_ln544_234 = trunc i64 %tmp_1577" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4099 'trunc' 'trunc_ln544_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_344)   --->   "%tmp_1032 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_234, i32 %trunc_ln544_233, i32 %trunc_ln544_232, i32 %trunc_ln544_231, i32 %trunc_ln544_230, i32 %trunc_ln544_229, i32 %trunc_ln544_228, i32 %trunc_ln544_227, i32 %trunc_ln544_226, i32 %trunc_ln544_225" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4100 'bitconcatenate' 'tmp_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4101 [1/1] (1.14ns)   --->   "%add_ln548_225 = add i32 %tmp_1548, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4101 'add' 'add_ln548_225' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4102 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%trunc_ln548_224 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_225, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4102 'partselect' 'trunc_ln548_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4103 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%sext_ln548_225 = sext i9 %trunc_ln548_224" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4103 'sext' 'sext_ln548_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4104 [1/1] (1.14ns)   --->   "%add_ln548_226 = add i32 %tmp_1550, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4104 'add' 'add_ln548_226' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%trunc_ln548_225 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_226, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4105 'partselect' 'trunc_ln548_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4106 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%sext_ln548_226 = sext i9 %trunc_ln548_225" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4106 'sext' 'sext_ln548_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4107 [1/1] (1.14ns)   --->   "%add_ln548_227 = add i32 %tmp_1552, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4107 'add' 'add_ln548_227' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%trunc_ln548_226 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_227, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4108 'partselect' 'trunc_ln548_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%sext_ln548_227 = sext i9 %trunc_ln548_226" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4109 'sext' 'sext_ln548_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4110 [1/1] (1.14ns)   --->   "%add_ln548_228 = add i32 %tmp_1554, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4110 'add' 'add_ln548_228' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%trunc_ln548_227 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_228, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4111 'partselect' 'trunc_ln548_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4112 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%sext_ln548_228 = sext i9 %trunc_ln548_227" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4112 'sext' 'sext_ln548_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4113 [1/1] (1.14ns)   --->   "%add_ln548_229 = add i32 %tmp_1556, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4113 'add' 'add_ln548_229' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4114 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%trunc_ln548_228 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_229, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4114 'partselect' 'trunc_ln548_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4115 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%sext_ln548_229 = sext i9 %trunc_ln548_228" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4115 'sext' 'sext_ln548_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4116 [1/1] (1.14ns)   --->   "%add_ln548_230 = add i32 %tmp_1558, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4116 'add' 'add_ln548_230' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4117 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%trunc_ln548_229 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_230, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4117 'partselect' 'trunc_ln548_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4118 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%sext_ln548_230 = sext i9 %trunc_ln548_229" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4118 'sext' 'sext_ln548_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4119 [1/1] (1.14ns)   --->   "%add_ln548_231 = add i32 %tmp_1560, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4119 'add' 'add_ln548_231' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4120 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%trunc_ln548_230 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_231, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4120 'partselect' 'trunc_ln548_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4121 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%sext_ln548_231 = sext i9 %trunc_ln548_230" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4121 'sext' 'sext_ln548_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4122 [1/1] (1.14ns)   --->   "%add_ln548_232 = add i32 %tmp_1562, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4122 'add' 'add_ln548_232' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4123 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%trunc_ln548_231 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_232, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4123 'partselect' 'trunc_ln548_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%sext_ln548_232 = sext i9 %trunc_ln548_231" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4124 'sext' 'sext_ln548_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4125 [1/1] (1.14ns)   --->   "%add_ln548_233 = add i32 %tmp_1564, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4125 'add' 'add_ln548_233' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%trunc_ln548_232 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_233, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4126 'partselect' 'trunc_ln548_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%sext_ln548_233 = sext i9 %trunc_ln548_232" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4127 'sext' 'sext_ln548_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4128 [1/1] (1.14ns)   --->   "%add_ln548_234 = add i32 %tmp_1566, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4128 'add' 'add_ln548_234' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%trunc_ln548_233 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_234, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4129 'partselect' 'trunc_ln548_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4130 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%tmp_1035 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_233, i32 %sext_ln548_233, i32 %sext_ln548_232, i32 %sext_ln548_231, i32 %sext_ln548_230, i32 %sext_ln548_229, i32 %sext_ln548_228, i32 %sext_ln548_227, i32 %sext_ln548_226, i32 %sext_ln548_225" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4130 'bitconcatenate' 'tmp_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4131 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%sext_ln548_234 = sext i297 %tmp_1035" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4131 'sext' 'sext_ln548_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4132 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_225)   --->   "%tmp_1578 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7231" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4132 'bitselect' 'tmp_1578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_225)   --->   "%select_ln551_225 = select i1 %tmp_1578, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4133 'select' 'select_ln551_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4134 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_225 = add i32 %select_ln551_225, i32 %tmp_1548" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4134 'add' 'add_ln551_225' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4135 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_226)   --->   "%tmp_1579 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7263" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4135 'bitselect' 'tmp_1579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4136 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_226)   --->   "%select_ln551_226 = select i1 %tmp_1579, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4136 'select' 'select_ln551_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4137 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_226 = add i32 %select_ln551_226, i32 %tmp_1550" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4137 'add' 'add_ln551_226' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4138 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_227)   --->   "%tmp_1580 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7295" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4138 'bitselect' 'tmp_1580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_227)   --->   "%select_ln551_227 = select i1 %tmp_1580, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4139 'select' 'select_ln551_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4140 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_227 = add i32 %select_ln551_227, i32 %tmp_1552" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4140 'add' 'add_ln551_227' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_228)   --->   "%tmp_1581 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7327" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4141 'bitselect' 'tmp_1581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4142 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_228)   --->   "%select_ln551_228 = select i1 %tmp_1581, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4142 'select' 'select_ln551_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4143 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_228 = add i32 %select_ln551_228, i32 %tmp_1554" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4143 'add' 'add_ln551_228' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4144 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_229)   --->   "%tmp_1582 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7359" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4144 'bitselect' 'tmp_1582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4145 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_229)   --->   "%select_ln551_229 = select i1 %tmp_1582, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4145 'select' 'select_ln551_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4146 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_229 = add i32 %select_ln551_229, i32 %tmp_1556" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4146 'add' 'add_ln551_229' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_230)   --->   "%tmp_1583 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7391" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4147 'bitselect' 'tmp_1583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_230)   --->   "%select_ln551_230 = select i1 %tmp_1583, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4148 'select' 'select_ln551_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4149 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_230 = add i32 %select_ln551_230, i32 %tmp_1558" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4149 'add' 'add_ln551_230' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_231)   --->   "%tmp_1584 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7423" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4150 'bitselect' 'tmp_1584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4151 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_231)   --->   "%select_ln551_231 = select i1 %tmp_1584, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4151 'select' 'select_ln551_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4152 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_231 = add i32 %select_ln551_231, i32 %tmp_1560" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4152 'add' 'add_ln551_231' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_232)   --->   "%tmp_1585 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7455" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4153 'bitselect' 'tmp_1585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4154 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_232)   --->   "%select_ln551_232 = select i1 %tmp_1585, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4154 'select' 'select_ln551_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4155 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_232 = add i32 %select_ln551_232, i32 %tmp_1562" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4155 'add' 'add_ln551_232' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4156 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_233)   --->   "%tmp_1586 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7487" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4156 'bitselect' 'tmp_1586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_233)   --->   "%select_ln551_233 = select i1 %tmp_1586, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4157 'select' 'select_ln551_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4158 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_233 = add i32 %select_ln551_233, i32 %tmp_1564" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4158 'add' 'add_ln551_233' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_234)   --->   "%tmp_1587 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7519" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4159 'bitselect' 'tmp_1587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4160 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_234)   --->   "%select_ln551_234 = select i1 %tmp_1587, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4160 'select' 'select_ln551_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4161 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_234 = add i32 %select_ln551_234, i32 %tmp_1566" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4161 'add' 'add_ln551_234' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%tmp_1036 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_234, i32 %add_ln551_233, i32 %add_ln551_232, i32 %add_ln551_231, i32 %add_ln551_230, i32 %add_ln551_229, i32 %add_ln551_228, i32 %add_ln551_227, i32 %add_ln551_226, i32 %add_ln551_225" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4162 'bitconcatenate' 'tmp_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4163 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%tmp_1037 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 7200, i32 7519" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 4163 'partselect' 'tmp_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4164 [1/1] (1.14ns)   --->   "%add_ln557_225 = add i32 %tmp_1548, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4164 'add' 'add_ln557_225' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4165 [1/1] (0.00ns)   --->   "%trunc_ln557_224 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_225, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4165 'partselect' 'trunc_ln557_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4166 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%sext_ln557_225 = sext i19 %trunc_ln557_224" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4166 'sext' 'sext_ln557_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4167 [1/1] (0.00ns)   --->   "%and_ln558_224 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_224, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4167 'bitconcatenate' 'and_ln558_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4168 [1/1] (1.14ns)   --->   "%sub_ln558_225 = sub i32 %tmp_1548, i32 %and_ln558_224" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4168 'sub' 'sub_ln558_225' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4169 [1/1] (1.14ns)   --->   "%add_ln557_226 = add i32 %tmp_1550, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4169 'add' 'add_ln557_226' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4170 [1/1] (0.00ns)   --->   "%trunc_ln557_225 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_226, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4170 'partselect' 'trunc_ln557_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4171 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%sext_ln557_226 = sext i19 %trunc_ln557_225" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4171 'sext' 'sext_ln557_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4172 [1/1] (0.00ns)   --->   "%and_ln558_225 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_225, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4172 'bitconcatenate' 'and_ln558_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4173 [1/1] (1.14ns)   --->   "%sub_ln558_226 = sub i32 %tmp_1550, i32 %and_ln558_225" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4173 'sub' 'sub_ln558_226' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4174 [1/1] (1.14ns)   --->   "%add_ln557_227 = add i32 %tmp_1552, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4174 'add' 'add_ln557_227' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4175 [1/1] (0.00ns)   --->   "%trunc_ln557_226 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_227, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4175 'partselect' 'trunc_ln557_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4176 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%sext_ln557_227 = sext i19 %trunc_ln557_226" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4176 'sext' 'sext_ln557_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4177 [1/1] (0.00ns)   --->   "%and_ln558_226 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_226, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4177 'bitconcatenate' 'and_ln558_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4178 [1/1] (1.14ns)   --->   "%sub_ln558_227 = sub i32 %tmp_1552, i32 %and_ln558_226" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4178 'sub' 'sub_ln558_227' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4179 [1/1] (1.14ns)   --->   "%add_ln557_228 = add i32 %tmp_1554, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4179 'add' 'add_ln557_228' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4180 [1/1] (0.00ns)   --->   "%trunc_ln557_227 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_228, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4180 'partselect' 'trunc_ln557_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4181 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%sext_ln557_228 = sext i19 %trunc_ln557_227" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4181 'sext' 'sext_ln557_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4182 [1/1] (0.00ns)   --->   "%and_ln558_227 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_227, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4182 'bitconcatenate' 'and_ln558_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4183 [1/1] (1.14ns)   --->   "%sub_ln558_228 = sub i32 %tmp_1554, i32 %and_ln558_227" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4183 'sub' 'sub_ln558_228' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4184 [1/1] (1.14ns)   --->   "%add_ln557_229 = add i32 %tmp_1556, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4184 'add' 'add_ln557_229' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4185 [1/1] (0.00ns)   --->   "%trunc_ln557_228 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_229, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4185 'partselect' 'trunc_ln557_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%sext_ln557_229 = sext i19 %trunc_ln557_228" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4186 'sext' 'sext_ln557_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4187 [1/1] (0.00ns)   --->   "%and_ln558_228 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_228, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4187 'bitconcatenate' 'and_ln558_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4188 [1/1] (1.14ns)   --->   "%sub_ln558_229 = sub i32 %tmp_1556, i32 %and_ln558_228" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4188 'sub' 'sub_ln558_229' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4189 [1/1] (1.14ns)   --->   "%add_ln557_230 = add i32 %tmp_1558, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4189 'add' 'add_ln557_230' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4190 [1/1] (0.00ns)   --->   "%trunc_ln557_229 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_230, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4190 'partselect' 'trunc_ln557_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%sext_ln557_230 = sext i19 %trunc_ln557_229" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4191 'sext' 'sext_ln557_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4192 [1/1] (0.00ns)   --->   "%and_ln558_229 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_229, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4192 'bitconcatenate' 'and_ln558_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4193 [1/1] (1.14ns)   --->   "%sub_ln558_230 = sub i32 %tmp_1558, i32 %and_ln558_229" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4193 'sub' 'sub_ln558_230' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4194 [1/1] (1.14ns)   --->   "%add_ln557_231 = add i32 %tmp_1560, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4194 'add' 'add_ln557_231' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4195 [1/1] (0.00ns)   --->   "%trunc_ln557_230 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_231, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4195 'partselect' 'trunc_ln557_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4196 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%sext_ln557_231 = sext i19 %trunc_ln557_230" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4196 'sext' 'sext_ln557_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4197 [1/1] (0.00ns)   --->   "%and_ln558_230 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_230, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4197 'bitconcatenate' 'and_ln558_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4198 [1/1] (1.14ns)   --->   "%sub_ln558_231 = sub i32 %tmp_1560, i32 %and_ln558_230" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4198 'sub' 'sub_ln558_231' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4199 [1/1] (1.14ns)   --->   "%add_ln557_232 = add i32 %tmp_1562, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4199 'add' 'add_ln557_232' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4200 [1/1] (0.00ns)   --->   "%trunc_ln557_231 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_232, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4200 'partselect' 'trunc_ln557_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%sext_ln557_232 = sext i19 %trunc_ln557_231" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4201 'sext' 'sext_ln557_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4202 [1/1] (0.00ns)   --->   "%and_ln558_231 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_231, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4202 'bitconcatenate' 'and_ln558_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4203 [1/1] (1.14ns)   --->   "%sub_ln558_232 = sub i32 %tmp_1562, i32 %and_ln558_231" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4203 'sub' 'sub_ln558_232' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4204 [1/1] (1.14ns)   --->   "%add_ln557_233 = add i32 %tmp_1564, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4204 'add' 'add_ln557_233' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4205 [1/1] (0.00ns)   --->   "%trunc_ln557_232 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_233, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4205 'partselect' 'trunc_ln557_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%sext_ln557_233 = sext i19 %trunc_ln557_232" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4206 'sext' 'sext_ln557_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4207 [1/1] (0.00ns)   --->   "%and_ln558_232 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_232, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4207 'bitconcatenate' 'and_ln558_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4208 [1/1] (1.14ns)   --->   "%sub_ln558_233 = sub i32 %tmp_1564, i32 %and_ln558_232" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4208 'sub' 'sub_ln558_233' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4209 [1/1] (1.14ns)   --->   "%add_ln557_234 = add i32 %tmp_1566, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4209 'add' 'add_ln557_234' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4210 [1/1] (0.00ns)   --->   "%trunc_ln557_233 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_234, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4210 'partselect' 'trunc_ln557_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%tmp_1038 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_233, i32 %sext_ln557_233, i32 %sext_ln557_232, i32 %sext_ln557_231, i32 %sext_ln557_230, i32 %sext_ln557_229, i32 %sext_ln557_228, i32 %sext_ln557_227, i32 %sext_ln557_226, i32 %sext_ln557_225" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4211 'bitconcatenate' 'tmp_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4212 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%sext_ln557_234 = sext i307 %tmp_1038" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4212 'sext' 'sext_ln557_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4213 [1/1] (0.00ns)   --->   "%and_ln558_233 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_233, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4213 'bitconcatenate' 'and_ln558_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4214 [1/1] (1.14ns)   --->   "%sub_ln558_234 = sub i32 %tmp_1566, i32 %and_ln558_233" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4214 'sub' 'sub_ln558_234' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4215 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_338)   --->   "%tmp_1041 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_234, i32 %sub_ln566_105, i32 %add_ln537_232, i32 %sub_ln566_103, i32 %add_ln537_230, i32 %sub_ln566_101, i32 %add_ln537_228, i32 %sub_ln566_99, i32 %add_ln537_226, i32 %sub_ln566_97" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 4215 'bitconcatenate' 'tmp_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4216 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_338)   --->   "%select_ln535_337 = select i1 %icmp_ln535, i320 %tmp_1031, i320 %tmp_1030" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4216 'select' 'select_ln535_337' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4217 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_338 = select i1 %icmp_ln535_1, i320 %tmp_1041, i320 %select_ln535_337" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4217 'select' 'select_ln535_338' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4218 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_340)   --->   "%select_ln535_339 = select i1 %icmp_ln535_2, i320 %sext_ln557_234, i320 %select_ln535_338" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4218 'select' 'select_ln535_339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4219 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_340 = select i1 %icmp_ln535_3, i320 %tmp_1037, i320 %select_ln535_339" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4219 'select' 'select_ln535_340' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4220 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_342)   --->   "%select_ln535_341 = select i1 %icmp_ln535_4, i320 %tmp_1036, i320 %select_ln535_340" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4220 'select' 'select_ln535_341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4221 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_342 = select i1 %icmp_ln535_5, i320 %sext_ln548_234, i320 %select_ln535_341" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4221 'select' 'select_ln535_342' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_344)   --->   "%select_ln535_343 = select i1 %icmp_ln535_6, i320 %tmp_1032, i320 %select_ln535_342" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4222 'select' 'select_ln535_343' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4223 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_344 = select i1 %icmp_ln535_7, i320 %tmp_1031, i320 %select_ln535_343" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4223 'select' 'select_ln535_344' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4224 [1/1] (0.00ns)   --->   "%tmp_1588 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7520, i32 7551" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4224 'partselect' 'tmp_1588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4225 [1/1] (0.00ns)   --->   "%tmp_1589 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7520, i32 7551" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4225 'partselect' 'tmp_1589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4226 [1/1] (1.14ns)   --->   "%add_ln537_235 = add i32 %tmp_1589, i32 %tmp_1588" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4226 'add' 'add_ln537_235' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4227 [1/1] (0.00ns)   --->   "%tmp_1590 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7552, i32 7583" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4227 'partselect' 'tmp_1590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4228 [1/1] (0.00ns)   --->   "%tmp_1591 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7552, i32 7583" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4228 'partselect' 'tmp_1591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4229 [1/1] (1.14ns)   --->   "%add_ln537_236 = add i32 %tmp_1591, i32 %tmp_1590" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4229 'add' 'add_ln537_236' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4230 [1/1] (0.00ns)   --->   "%tmp_1592 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7584, i32 7615" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4230 'partselect' 'tmp_1592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4231 [1/1] (0.00ns)   --->   "%tmp_1593 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7584, i32 7615" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4231 'partselect' 'tmp_1593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4232 [1/1] (1.14ns)   --->   "%add_ln537_237 = add i32 %tmp_1593, i32 %tmp_1592" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4232 'add' 'add_ln537_237' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4233 [1/1] (0.00ns)   --->   "%tmp_1594 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7616, i32 7647" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4233 'partselect' 'tmp_1594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4234 [1/1] (0.00ns)   --->   "%tmp_1595 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7616, i32 7647" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4234 'partselect' 'tmp_1595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4235 [1/1] (1.14ns)   --->   "%add_ln537_238 = add i32 %tmp_1595, i32 %tmp_1594" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4235 'add' 'add_ln537_238' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_348)   --->   "%tmp_1050 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_238, i32 %add_ln537_237, i32 %add_ln537_236, i32 %add_ln537_235" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4236 'bitconcatenate' 'tmp_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4237 [1/1] (1.14ns)   --->   "%sub_ln566_107 = sub i32 %tmp_1588, i32 %tmp_1589" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4237 'sub' 'sub_ln566_107' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4238 [1/1] (1.14ns)   --->   "%sub_ln566_108 = sub i32 %tmp_1590, i32 %tmp_1591" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4238 'sub' 'sub_ln566_108' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4239 [1/1] (1.14ns)   --->   "%sub_ln566_109 = sub i32 %tmp_1592, i32 %tmp_1593" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4239 'sub' 'sub_ln566_109' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4240 [1/1] (1.14ns)   --->   "%sub_ln566_110 = sub i32 %tmp_1594, i32 %tmp_1595" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4240 'sub' 'sub_ln566_110' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4241 [1/1] (0.00ns)   --->   "%tmp_1051 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln566_110, i32 %sub_ln566_109, i32 %sub_ln566_108, i32 %sub_ln566_107" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4241 'bitconcatenate' 'tmp_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4242 [1/1] (1.14ns)   --->   "%add_ln548_235 = add i32 %tmp_1588, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4242 'add' 'add_ln548_235' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4243 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_352)   --->   "%trunc_ln548_234 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_235, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4243 'partselect' 'trunc_ln548_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_352)   --->   "%sext_ln548_235 = sext i9 %trunc_ln548_234" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4244 'sext' 'sext_ln548_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4245 [1/1] (1.14ns)   --->   "%add_ln548_236 = add i32 %tmp_1590, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4245 'add' 'add_ln548_236' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_352)   --->   "%trunc_ln548_235 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_236, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4246 'partselect' 'trunc_ln548_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_352)   --->   "%sext_ln548_236 = sext i9 %trunc_ln548_235" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4247 'sext' 'sext_ln548_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4248 [1/1] (1.14ns)   --->   "%add_ln548_237 = add i32 %tmp_1592, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4248 'add' 'add_ln548_237' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_352)   --->   "%trunc_ln548_236 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_237, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4249 'partselect' 'trunc_ln548_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_352)   --->   "%sext_ln548_237 = sext i9 %trunc_ln548_236" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4250 'sext' 'sext_ln548_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4251 [1/1] (1.14ns)   --->   "%add_ln548_238 = add i32 %tmp_1594, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4251 'add' 'add_ln548_238' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4252 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_352)   --->   "%trunc_ln548_237 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_238, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4252 'partselect' 'trunc_ln548_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_352)   --->   "%tmp_1055 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i9.i32.i32.i32, i9 %trunc_ln548_237, i32 %sext_ln548_237, i32 %sext_ln548_236, i32 %sext_ln548_235" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4253 'bitconcatenate' 'tmp_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_352)   --->   "%sext_ln548_238 = sext i105 %tmp_1055" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4254 'sext' 'sext_ln548_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_235)   --->   "%tmp_1600 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7551" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4255 'bitselect' 'tmp_1600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4256 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_235)   --->   "%select_ln551_235 = select i1 %tmp_1600, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4256 'select' 'select_ln551_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4257 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_235 = add i32 %select_ln551_235, i32 %tmp_1588" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4257 'add' 'add_ln551_235' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_236)   --->   "%tmp_1601 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7583" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4258 'bitselect' 'tmp_1601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_236)   --->   "%select_ln551_236 = select i1 %tmp_1601, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4259 'select' 'select_ln551_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4260 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_236 = add i32 %select_ln551_236, i32 %tmp_1590" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4260 'add' 'add_ln551_236' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_237)   --->   "%tmp_1602 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7615" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4261 'bitselect' 'tmp_1602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4262 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_237)   --->   "%select_ln551_237 = select i1 %tmp_1602, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4262 'select' 'select_ln551_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4263 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_237 = add i32 %select_ln551_237, i32 %tmp_1592" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4263 'add' 'add_ln551_237' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4264 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_238)   --->   "%tmp_1603 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7647" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4264 'bitselect' 'tmp_1603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4265 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_238)   --->   "%select_ln551_238 = select i1 %tmp_1603, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4265 'select' 'select_ln551_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4266 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_238 = add i32 %select_ln551_238, i32 %tmp_1594" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4266 'add' 'add_ln551_238' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_352)   --->   "%tmp_1056 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln551_238, i32 %add_ln551_237, i32 %add_ln551_236, i32 %add_ln551_235" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4267 'bitconcatenate' 'tmp_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4268 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_350)   --->   "%tmp_1057 = partselect i128 @_ssdm_op_PartSelect.i128.i8192.i32.i32, i8192 %p_read_10, i32 7520, i32 7647" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 4268 'partselect' 'tmp_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4269 [1/1] (1.14ns)   --->   "%add_ln557_235 = add i32 %tmp_1588, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4269 'add' 'add_ln557_235' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4270 [1/1] (0.00ns)   --->   "%trunc_ln557_234 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_235, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4270 'partselect' 'trunc_ln557_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4271 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_350)   --->   "%sext_ln557_235 = sext i19 %trunc_ln557_234" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4271 'sext' 'sext_ln557_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4272 [1/1] (1.14ns)   --->   "%add_ln557_236 = add i32 %tmp_1590, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4272 'add' 'add_ln557_236' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4273 [1/1] (0.00ns)   --->   "%trunc_ln557_235 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_236, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4273 'partselect' 'trunc_ln557_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_350)   --->   "%sext_ln557_236 = sext i19 %trunc_ln557_235" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4274 'sext' 'sext_ln557_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4275 [1/1] (1.14ns)   --->   "%add_ln557_237 = add i32 %tmp_1592, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4275 'add' 'add_ln557_237' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4276 [1/1] (0.00ns)   --->   "%trunc_ln557_236 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_237, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4276 'partselect' 'trunc_ln557_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_350)   --->   "%sext_ln557_237 = sext i19 %trunc_ln557_236" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4277 'sext' 'sext_ln557_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4278 [1/1] (1.14ns)   --->   "%add_ln557_238 = add i32 %tmp_1594, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4278 'add' 'add_ln557_238' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4279 [1/1] (0.00ns)   --->   "%trunc_ln557_237 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_238, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4279 'partselect' 'trunc_ln557_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_350)   --->   "%tmp_1058 = bitconcatenate i115 @_ssdm_op_BitConcatenate.i115.i19.i32.i32.i32, i19 %trunc_ln557_237, i32 %sext_ln557_237, i32 %sext_ln557_236, i32 %sext_ln557_235" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4280 'bitconcatenate' 'tmp_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_350)   --->   "%sext_ln557_238 = sext i115 %tmp_1058" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4281 'sext' 'sext_ln557_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_348)   --->   "%tmp_1061 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %add_ln537_238, i32 %sub_ln566_109, i32 %add_ln537_236, i32 %sub_ln566_107" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 4282 'bitconcatenate' 'tmp_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_348)   --->   "%select_ln535_347 = select i1 %icmp_ln535, i128 %tmp_1051, i128 %tmp_1050" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4283 'select' 'select_ln535_347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4284 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_348 = select i1 %icmp_ln535_1, i128 %tmp_1061, i128 %select_ln535_347" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4284 'select' 'select_ln535_348' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_350)   --->   "%select_ln535_349 = select i1 %icmp_ln535_2, i128 %sext_ln557_238, i128 %select_ln535_348" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4285 'select' 'select_ln535_349' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4286 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_350 = select i1 %icmp_ln535_3, i128 %tmp_1057, i128 %select_ln535_349" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4286 'select' 'select_ln535_350' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4287 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_352)   --->   "%select_ln535_351 = select i1 %icmp_ln535_4, i128 %tmp_1056, i128 %select_ln535_350" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4287 'select' 'select_ln535_351' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4288 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_352 = select i1 %icmp_ln535_5, i128 %sext_ln548_238, i128 %select_ln535_351" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4288 'select' 'select_ln535_352' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4289 [1/1] (0.00ns)   --->   "%tmp_1604 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7648, i32 7679" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4289 'partselect' 'tmp_1604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4290 [1/1] (0.00ns)   --->   "%tmp_1605 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7648, i32 7679" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4290 'partselect' 'tmp_1605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4291 [1/1] (1.14ns)   --->   "%add_ln537_239 = add i32 %tmp_1605, i32 %tmp_1604" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4291 'add' 'add_ln537_239' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4292 [1/1] (0.00ns)   --->   "%tmp_1606 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7680, i32 7711" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4292 'partselect' 'tmp_1606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4293 [1/1] (0.00ns)   --->   "%tmp_1607 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7680, i32 7711" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4293 'partselect' 'tmp_1607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4294 [1/1] (1.14ns)   --->   "%add_ln537_240 = add i32 %tmp_1607, i32 %tmp_1606" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4294 'add' 'add_ln537_240' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4295 [1/1] (0.00ns)   --->   "%tmp_1608 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7712, i32 7743" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4295 'partselect' 'tmp_1608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4296 [1/1] (0.00ns)   --->   "%tmp_1609 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7712, i32 7743" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4296 'partselect' 'tmp_1609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4297 [1/1] (1.14ns)   --->   "%add_ln537_241 = add i32 %tmp_1609, i32 %tmp_1608" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4297 'add' 'add_ln537_241' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4298 [1/1] (0.00ns)   --->   "%tmp_1610 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7744, i32 7775" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4298 'partselect' 'tmp_1610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4299 [1/1] (0.00ns)   --->   "%tmp_1611 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7744, i32 7775" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4299 'partselect' 'tmp_1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4300 [1/1] (1.14ns)   --->   "%add_ln537_242 = add i32 %tmp_1611, i32 %tmp_1610" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4300 'add' 'add_ln537_242' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4301 [1/1] (0.00ns)   --->   "%tmp_1612 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7776, i32 7807" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4301 'partselect' 'tmp_1612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4302 [1/1] (0.00ns)   --->   "%tmp_1613 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7776, i32 7807" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4302 'partselect' 'tmp_1613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4303 [1/1] (1.14ns)   --->   "%add_ln537_243 = add i32 %tmp_1613, i32 %tmp_1612" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4303 'add' 'add_ln537_243' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4304 [1/1] (0.00ns)   --->   "%tmp_1614 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7808, i32 7839" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4304 'partselect' 'tmp_1614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4305 [1/1] (0.00ns)   --->   "%tmp_1615 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7808, i32 7839" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4305 'partselect' 'tmp_1615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4306 [1/1] (1.14ns)   --->   "%add_ln537_244 = add i32 %tmp_1615, i32 %tmp_1614" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4306 'add' 'add_ln537_244' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4307 [1/1] (0.00ns)   --->   "%tmp_1616 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7840, i32 7871" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4307 'partselect' 'tmp_1616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4308 [1/1] (0.00ns)   --->   "%tmp_1617 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7840, i32 7871" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4308 'partselect' 'tmp_1617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4309 [1/1] (1.14ns)   --->   "%add_ln537_245 = add i32 %tmp_1617, i32 %tmp_1616" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4309 'add' 'add_ln537_245' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4310 [1/1] (0.00ns)   --->   "%tmp_1618 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7872, i32 7903" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4310 'partselect' 'tmp_1618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4311 [1/1] (0.00ns)   --->   "%tmp_1619 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7872, i32 7903" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4311 'partselect' 'tmp_1619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4312 [1/1] (1.14ns)   --->   "%add_ln537_246 = add i32 %tmp_1619, i32 %tmp_1618" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4312 'add' 'add_ln537_246' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4313 [1/1] (0.00ns)   --->   "%tmp_1620 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7904, i32 7935" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4313 'partselect' 'tmp_1620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4314 [1/1] (0.00ns)   --->   "%tmp_1621 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7904, i32 7935" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4314 'partselect' 'tmp_1621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4315 [1/1] (1.14ns)   --->   "%add_ln537_247 = add i32 %tmp_1621, i32 %tmp_1620" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4315 'add' 'add_ln537_247' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4316 [1/1] (0.00ns)   --->   "%tmp_1622 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7936, i32 7967" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4316 'partselect' 'tmp_1622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4317 [1/1] (0.00ns)   --->   "%tmp_1623 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7936, i32 7967" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4317 'partselect' 'tmp_1623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4318 [1/1] (1.14ns)   --->   "%add_ln537_248 = add i32 %tmp_1623, i32 %tmp_1622" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4318 'add' 'add_ln537_248' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4319 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_358)   --->   "%tmp_1082 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_248, i32 %add_ln537_247, i32 %add_ln537_246, i32 %add_ln537_245, i32 %add_ln537_244, i32 %add_ln537_243, i32 %add_ln537_242, i32 %add_ln537_241, i32 %add_ln537_240, i32 %add_ln537_239" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4319 'bitconcatenate' 'tmp_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4320 [1/1] (1.14ns)   --->   "%sub_ln566_111 = sub i32 %tmp_1604, i32 %tmp_1605" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4320 'sub' 'sub_ln566_111' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4321 [1/1] (1.14ns)   --->   "%sub_ln566_112 = sub i32 %tmp_1606, i32 %tmp_1607" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4321 'sub' 'sub_ln566_112' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4322 [1/1] (1.14ns)   --->   "%sub_ln566_113 = sub i32 %tmp_1608, i32 %tmp_1609" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4322 'sub' 'sub_ln566_113' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4323 [1/1] (1.14ns)   --->   "%sub_ln566_114 = sub i32 %tmp_1610, i32 %tmp_1611" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4323 'sub' 'sub_ln566_114' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4324 [1/1] (1.14ns)   --->   "%sub_ln566_115 = sub i32 %tmp_1612, i32 %tmp_1613" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4324 'sub' 'sub_ln566_115' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4325 [1/1] (1.14ns)   --->   "%sub_ln566_116 = sub i32 %tmp_1614, i32 %tmp_1615" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4325 'sub' 'sub_ln566_116' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4326 [1/1] (1.14ns)   --->   "%sub_ln566_117 = sub i32 %tmp_1616, i32 %tmp_1617" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4326 'sub' 'sub_ln566_117' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4327 [1/1] (1.14ns)   --->   "%sub_ln566_118 = sub i32 %tmp_1618, i32 %tmp_1619" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4327 'sub' 'sub_ln566_118' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4328 [1/1] (1.14ns)   --->   "%sub_ln566_119 = sub i32 %tmp_1620, i32 %tmp_1621" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4328 'sub' 'sub_ln566_119' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4329 [1/1] (1.14ns)   --->   "%sub_ln566_120 = sub i32 %tmp_1622, i32 %tmp_1623" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4329 'sub' 'sub_ln566_120' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4330 [1/1] (0.00ns)   --->   "%tmp_1083 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_120, i32 %sub_ln566_119, i32 %sub_ln566_118, i32 %sub_ln566_117, i32 %sub_ln566_116, i32 %sub_ln566_115, i32 %sub_ln566_114, i32 %sub_ln566_113, i32 %sub_ln566_112, i32 %sub_ln566_111" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4330 'bitconcatenate' 'tmp_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4331 [1/1] (0.00ns)   --->   "%sext_ln543_478 = sext i32 %tmp_1604" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4331 'sext' 'sext_ln543_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4332 [1/1] (0.00ns)   --->   "%sext_ln543_479 = sext i32 %tmp_1605" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4332 'sext' 'sext_ln543_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4333 [1/1] (3.90ns)   --->   "%tmp_1624 = mul i64 %sext_ln543_479, i64 %sext_ln543_478" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4333 'mul' 'tmp_1624' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_364)   --->   "%trunc_ln544_239 = trunc i64 %tmp_1624" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4334 'trunc' 'trunc_ln544_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4335 [1/1] (0.00ns)   --->   "%sext_ln543_480 = sext i32 %tmp_1606" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4335 'sext' 'sext_ln543_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4336 [1/1] (0.00ns)   --->   "%sext_ln543_481 = sext i32 %tmp_1607" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4336 'sext' 'sext_ln543_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4337 [1/1] (3.90ns)   --->   "%tmp_1625 = mul i64 %sext_ln543_481, i64 %sext_ln543_480" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4337 'mul' 'tmp_1625' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_364)   --->   "%trunc_ln544_240 = trunc i64 %tmp_1625" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4338 'trunc' 'trunc_ln544_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4339 [1/1] (0.00ns)   --->   "%sext_ln543_482 = sext i32 %tmp_1608" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4339 'sext' 'sext_ln543_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln543_483 = sext i32 %tmp_1609" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4340 'sext' 'sext_ln543_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4341 [1/1] (3.90ns)   --->   "%tmp_1626 = mul i64 %sext_ln543_483, i64 %sext_ln543_482" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4341 'mul' 'tmp_1626' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4342 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_364)   --->   "%trunc_ln544_241 = trunc i64 %tmp_1626" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4342 'trunc' 'trunc_ln544_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4343 [1/1] (0.00ns)   --->   "%sext_ln543_484 = sext i32 %tmp_1610" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4343 'sext' 'sext_ln543_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4344 [1/1] (0.00ns)   --->   "%sext_ln543_485 = sext i32 %tmp_1611" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4344 'sext' 'sext_ln543_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4345 [1/1] (3.90ns)   --->   "%tmp_1627 = mul i64 %sext_ln543_485, i64 %sext_ln543_484" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4345 'mul' 'tmp_1627' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4346 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_364)   --->   "%trunc_ln544_242 = trunc i64 %tmp_1627" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4346 'trunc' 'trunc_ln544_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln543_486 = sext i32 %tmp_1612" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4347 'sext' 'sext_ln543_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4348 [1/1] (0.00ns)   --->   "%sext_ln543_487 = sext i32 %tmp_1613" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4348 'sext' 'sext_ln543_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4349 [1/1] (3.90ns)   --->   "%tmp_1628 = mul i64 %sext_ln543_487, i64 %sext_ln543_486" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4349 'mul' 'tmp_1628' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4350 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_364)   --->   "%trunc_ln544_243 = trunc i64 %tmp_1628" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4350 'trunc' 'trunc_ln544_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4351 [1/1] (0.00ns)   --->   "%sext_ln543_488 = sext i32 %tmp_1614" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4351 'sext' 'sext_ln543_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4352 [1/1] (0.00ns)   --->   "%sext_ln543_489 = sext i32 %tmp_1615" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4352 'sext' 'sext_ln543_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4353 [1/1] (3.90ns)   --->   "%tmp_1629 = mul i64 %sext_ln543_489, i64 %sext_ln543_488" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4353 'mul' 'tmp_1629' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4354 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_364)   --->   "%trunc_ln544_244 = trunc i64 %tmp_1629" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4354 'trunc' 'trunc_ln544_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4355 [1/1] (0.00ns)   --->   "%sext_ln543_490 = sext i32 %tmp_1616" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4355 'sext' 'sext_ln543_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4356 [1/1] (0.00ns)   --->   "%sext_ln543_491 = sext i32 %tmp_1617" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4356 'sext' 'sext_ln543_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4357 [1/1] (3.90ns)   --->   "%tmp_1630 = mul i64 %sext_ln543_491, i64 %sext_ln543_490" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4357 'mul' 'tmp_1630' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4358 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_364)   --->   "%trunc_ln544_245 = trunc i64 %tmp_1630" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4358 'trunc' 'trunc_ln544_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4359 [1/1] (0.00ns)   --->   "%sext_ln543_492 = sext i32 %tmp_1618" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4359 'sext' 'sext_ln543_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4360 [1/1] (0.00ns)   --->   "%sext_ln543_493 = sext i32 %tmp_1619" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4360 'sext' 'sext_ln543_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4361 [1/1] (3.90ns)   --->   "%tmp_1631 = mul i64 %sext_ln543_493, i64 %sext_ln543_492" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4361 'mul' 'tmp_1631' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4362 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_364)   --->   "%trunc_ln544_246 = trunc i64 %tmp_1631" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4362 'trunc' 'trunc_ln544_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4363 [1/1] (0.00ns)   --->   "%sext_ln543_494 = sext i32 %tmp_1620" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4363 'sext' 'sext_ln543_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4364 [1/1] (0.00ns)   --->   "%sext_ln543_495 = sext i32 %tmp_1621" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4364 'sext' 'sext_ln543_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4365 [1/1] (3.90ns)   --->   "%tmp_1632 = mul i64 %sext_ln543_495, i64 %sext_ln543_494" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4365 'mul' 'tmp_1632' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4366 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_364)   --->   "%trunc_ln544_247 = trunc i64 %tmp_1632" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4366 'trunc' 'trunc_ln544_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4367 [1/1] (0.00ns)   --->   "%sext_ln543_496 = sext i32 %tmp_1622" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4367 'sext' 'sext_ln543_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4368 [1/1] (0.00ns)   --->   "%sext_ln543_497 = sext i32 %tmp_1623" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4368 'sext' 'sext_ln543_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4369 [1/1] (3.90ns)   --->   "%tmp_1633 = mul i64 %sext_ln543_497, i64 %sext_ln543_496" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4369 'mul' 'tmp_1633' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4370 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_364)   --->   "%trunc_ln544_248 = trunc i64 %tmp_1633" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4370 'trunc' 'trunc_ln544_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4371 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_364)   --->   "%tmp_1084 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_248, i32 %trunc_ln544_247, i32 %trunc_ln544_246, i32 %trunc_ln544_245, i32 %trunc_ln544_244, i32 %trunc_ln544_243, i32 %trunc_ln544_242, i32 %trunc_ln544_241, i32 %trunc_ln544_240, i32 %trunc_ln544_239" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4371 'bitconcatenate' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4372 [1/1] (1.14ns)   --->   "%add_ln548_239 = add i32 %tmp_1604, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4372 'add' 'add_ln548_239' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4373 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%trunc_ln548_238 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_239, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4373 'partselect' 'trunc_ln548_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%sext_ln548_239 = sext i9 %trunc_ln548_238" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4374 'sext' 'sext_ln548_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4375 [1/1] (1.14ns)   --->   "%add_ln548_240 = add i32 %tmp_1606, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4375 'add' 'add_ln548_240' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4376 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%trunc_ln548_239 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_240, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4376 'partselect' 'trunc_ln548_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4377 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%sext_ln548_240 = sext i9 %trunc_ln548_239" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4377 'sext' 'sext_ln548_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4378 [1/1] (1.14ns)   --->   "%add_ln548_241 = add i32 %tmp_1608, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4378 'add' 'add_ln548_241' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4379 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%trunc_ln548_240 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_241, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4379 'partselect' 'trunc_ln548_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4380 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%sext_ln548_241 = sext i9 %trunc_ln548_240" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4380 'sext' 'sext_ln548_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4381 [1/1] (1.14ns)   --->   "%add_ln548_242 = add i32 %tmp_1610, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4381 'add' 'add_ln548_242' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%trunc_ln548_241 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_242, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4382 'partselect' 'trunc_ln548_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%sext_ln548_242 = sext i9 %trunc_ln548_241" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4383 'sext' 'sext_ln548_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4384 [1/1] (1.14ns)   --->   "%add_ln548_243 = add i32 %tmp_1612, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4384 'add' 'add_ln548_243' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4385 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%trunc_ln548_242 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_243, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4385 'partselect' 'trunc_ln548_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4386 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%sext_ln548_243 = sext i9 %trunc_ln548_242" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4386 'sext' 'sext_ln548_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4387 [1/1] (1.14ns)   --->   "%add_ln548_244 = add i32 %tmp_1614, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4387 'add' 'add_ln548_244' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4388 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%trunc_ln548_243 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_244, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4388 'partselect' 'trunc_ln548_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4389 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%sext_ln548_244 = sext i9 %trunc_ln548_243" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4389 'sext' 'sext_ln548_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4390 [1/1] (1.14ns)   --->   "%add_ln548_245 = add i32 %tmp_1616, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4390 'add' 'add_ln548_245' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4391 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%trunc_ln548_244 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_245, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4391 'partselect' 'trunc_ln548_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%sext_ln548_245 = sext i9 %trunc_ln548_244" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4392 'sext' 'sext_ln548_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4393 [1/1] (1.14ns)   --->   "%add_ln548_246 = add i32 %tmp_1618, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4393 'add' 'add_ln548_246' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4394 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%trunc_ln548_245 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_246, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4394 'partselect' 'trunc_ln548_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4395 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%sext_ln548_246 = sext i9 %trunc_ln548_245" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4395 'sext' 'sext_ln548_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4396 [1/1] (1.14ns)   --->   "%add_ln548_247 = add i32 %tmp_1620, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4396 'add' 'add_ln548_247' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%trunc_ln548_246 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_247, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4397 'partselect' 'trunc_ln548_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%sext_ln548_247 = sext i9 %trunc_ln548_246" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4398 'sext' 'sext_ln548_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4399 [1/1] (1.14ns)   --->   "%add_ln548_248 = add i32 %tmp_1622, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4399 'add' 'add_ln548_248' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4400 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%trunc_ln548_247 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_248, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4400 'partselect' 'trunc_ln548_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4401 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%tmp_1087 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_247, i32 %sext_ln548_247, i32 %sext_ln548_246, i32 %sext_ln548_245, i32 %sext_ln548_244, i32 %sext_ln548_243, i32 %sext_ln548_242, i32 %sext_ln548_241, i32 %sext_ln548_240, i32 %sext_ln548_239" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4401 'bitconcatenate' 'tmp_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4402 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%sext_ln548_248 = sext i297 %tmp_1087" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4402 'sext' 'sext_ln548_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4403 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_239)   --->   "%tmp_1634 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7679" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4403 'bitselect' 'tmp_1634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4404 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_239)   --->   "%select_ln551_239 = select i1 %tmp_1634, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4404 'select' 'select_ln551_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4405 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_239 = add i32 %select_ln551_239, i32 %tmp_1604" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4405 'add' 'add_ln551_239' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4406 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_240)   --->   "%tmp_1635 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7711" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4406 'bitselect' 'tmp_1635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4407 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_240)   --->   "%select_ln551_240 = select i1 %tmp_1635, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4407 'select' 'select_ln551_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4408 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_240 = add i32 %select_ln551_240, i32 %tmp_1606" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4408 'add' 'add_ln551_240' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4409 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_241)   --->   "%tmp_1636 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7743" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4409 'bitselect' 'tmp_1636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_241)   --->   "%select_ln551_241 = select i1 %tmp_1636, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4410 'select' 'select_ln551_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4411 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_241 = add i32 %select_ln551_241, i32 %tmp_1608" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4411 'add' 'add_ln551_241' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_242)   --->   "%tmp_1637 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7775" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4412 'bitselect' 'tmp_1637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4413 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_242)   --->   "%select_ln551_242 = select i1 %tmp_1637, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4413 'select' 'select_ln551_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4414 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_242 = add i32 %select_ln551_242, i32 %tmp_1610" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4414 'add' 'add_ln551_242' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4415 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_243)   --->   "%tmp_1638 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7807" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4415 'bitselect' 'tmp_1638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4416 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_243)   --->   "%select_ln551_243 = select i1 %tmp_1638, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4416 'select' 'select_ln551_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4417 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_243 = add i32 %select_ln551_243, i32 %tmp_1612" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4417 'add' 'add_ln551_243' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4418 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_244)   --->   "%tmp_1639 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7839" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4418 'bitselect' 'tmp_1639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4419 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_244)   --->   "%select_ln551_244 = select i1 %tmp_1639, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4419 'select' 'select_ln551_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4420 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_244 = add i32 %select_ln551_244, i32 %tmp_1614" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4420 'add' 'add_ln551_244' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4421 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_245)   --->   "%tmp_1640 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7871" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4421 'bitselect' 'tmp_1640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_245)   --->   "%select_ln551_245 = select i1 %tmp_1640, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4422 'select' 'select_ln551_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4423 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_245 = add i32 %select_ln551_245, i32 %tmp_1616" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4423 'add' 'add_ln551_245' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4424 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_246)   --->   "%tmp_1641 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7903" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4424 'bitselect' 'tmp_1641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4425 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_246)   --->   "%select_ln551_246 = select i1 %tmp_1641, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4425 'select' 'select_ln551_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4426 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_246 = add i32 %select_ln551_246, i32 %tmp_1618" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4426 'add' 'add_ln551_246' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4427 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_247)   --->   "%tmp_1642 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7935" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4427 'bitselect' 'tmp_1642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4428 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_247)   --->   "%select_ln551_247 = select i1 %tmp_1642, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4428 'select' 'select_ln551_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4429 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_247 = add i32 %select_ln551_247, i32 %tmp_1620" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4429 'add' 'add_ln551_247' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4430 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_248)   --->   "%tmp_1643 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7967" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4430 'bitselect' 'tmp_1643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4431 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_248)   --->   "%select_ln551_248 = select i1 %tmp_1643, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4431 'select' 'select_ln551_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4432 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_248 = add i32 %select_ln551_248, i32 %tmp_1622" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4432 'add' 'add_ln551_248' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%tmp_1088 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln551_248, i32 %add_ln551_247, i32 %add_ln551_246, i32 %add_ln551_245, i32 %add_ln551_244, i32 %add_ln551_243, i32 %add_ln551_242, i32 %add_ln551_241, i32 %add_ln551_240, i32 %add_ln551_239" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4433 'bitconcatenate' 'tmp_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%tmp_1089 = partselect i320 @_ssdm_op_PartSelect.i320.i8192.i32.i32, i8192 %p_read_10, i32 7648, i32 7967" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 4434 'partselect' 'tmp_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4435 [1/1] (1.14ns)   --->   "%add_ln557_239 = add i32 %tmp_1604, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4435 'add' 'add_ln557_239' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4436 [1/1] (0.00ns)   --->   "%trunc_ln557_238 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_239, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4436 'partselect' 'trunc_ln557_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4437 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%sext_ln557_239 = sext i19 %trunc_ln557_238" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4437 'sext' 'sext_ln557_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4438 [1/1] (0.00ns)   --->   "%and_ln558_238 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_238, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4438 'bitconcatenate' 'and_ln558_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4439 [1/1] (1.14ns)   --->   "%sub_ln558_239 = sub i32 %tmp_1604, i32 %and_ln558_238" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4439 'sub' 'sub_ln558_239' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4440 [1/1] (1.14ns)   --->   "%add_ln557_240 = add i32 %tmp_1606, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4440 'add' 'add_ln557_240' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4441 [1/1] (0.00ns)   --->   "%trunc_ln557_239 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_240, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4441 'partselect' 'trunc_ln557_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%sext_ln557_240 = sext i19 %trunc_ln557_239" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4442 'sext' 'sext_ln557_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4443 [1/1] (0.00ns)   --->   "%and_ln558_239 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_239, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4443 'bitconcatenate' 'and_ln558_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4444 [1/1] (1.14ns)   --->   "%sub_ln558_240 = sub i32 %tmp_1606, i32 %and_ln558_239" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4444 'sub' 'sub_ln558_240' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4445 [1/1] (1.14ns)   --->   "%add_ln557_241 = add i32 %tmp_1608, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4445 'add' 'add_ln557_241' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4446 [1/1] (0.00ns)   --->   "%trunc_ln557_240 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_241, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4446 'partselect' 'trunc_ln557_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%sext_ln557_241 = sext i19 %trunc_ln557_240" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4447 'sext' 'sext_ln557_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4448 [1/1] (0.00ns)   --->   "%and_ln558_240 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_240, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4448 'bitconcatenate' 'and_ln558_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4449 [1/1] (1.14ns)   --->   "%sub_ln558_241 = sub i32 %tmp_1608, i32 %and_ln558_240" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4449 'sub' 'sub_ln558_241' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4450 [1/1] (1.14ns)   --->   "%add_ln557_242 = add i32 %tmp_1610, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4450 'add' 'add_ln557_242' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4451 [1/1] (0.00ns)   --->   "%trunc_ln557_241 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_242, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4451 'partselect' 'trunc_ln557_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%sext_ln557_242 = sext i19 %trunc_ln557_241" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4452 'sext' 'sext_ln557_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4453 [1/1] (0.00ns)   --->   "%and_ln558_241 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_241, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4453 'bitconcatenate' 'and_ln558_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4454 [1/1] (1.14ns)   --->   "%sub_ln558_242 = sub i32 %tmp_1610, i32 %and_ln558_241" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4454 'sub' 'sub_ln558_242' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4455 [1/1] (1.14ns)   --->   "%add_ln557_243 = add i32 %tmp_1612, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4455 'add' 'add_ln557_243' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4456 [1/1] (0.00ns)   --->   "%trunc_ln557_242 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_243, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4456 'partselect' 'trunc_ln557_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%sext_ln557_243 = sext i19 %trunc_ln557_242" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4457 'sext' 'sext_ln557_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4458 [1/1] (0.00ns)   --->   "%and_ln558_242 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_242, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4458 'bitconcatenate' 'and_ln558_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4459 [1/1] (1.14ns)   --->   "%sub_ln558_243 = sub i32 %tmp_1612, i32 %and_ln558_242" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4459 'sub' 'sub_ln558_243' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4460 [1/1] (1.14ns)   --->   "%add_ln557_244 = add i32 %tmp_1614, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4460 'add' 'add_ln557_244' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4461 [1/1] (0.00ns)   --->   "%trunc_ln557_243 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_244, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4461 'partselect' 'trunc_ln557_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%sext_ln557_244 = sext i19 %trunc_ln557_243" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4462 'sext' 'sext_ln557_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4463 [1/1] (0.00ns)   --->   "%and_ln558_243 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_243, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4463 'bitconcatenate' 'and_ln558_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4464 [1/1] (1.14ns)   --->   "%sub_ln558_244 = sub i32 %tmp_1614, i32 %and_ln558_243" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4464 'sub' 'sub_ln558_244' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4465 [1/1] (1.14ns)   --->   "%add_ln557_245 = add i32 %tmp_1616, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4465 'add' 'add_ln557_245' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4466 [1/1] (0.00ns)   --->   "%trunc_ln557_244 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_245, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4466 'partselect' 'trunc_ln557_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%sext_ln557_245 = sext i19 %trunc_ln557_244" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4467 'sext' 'sext_ln557_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4468 [1/1] (0.00ns)   --->   "%and_ln558_244 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_244, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4468 'bitconcatenate' 'and_ln558_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4469 [1/1] (1.14ns)   --->   "%sub_ln558_245 = sub i32 %tmp_1616, i32 %and_ln558_244" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4469 'sub' 'sub_ln558_245' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4470 [1/1] (1.14ns)   --->   "%add_ln557_246 = add i32 %tmp_1618, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4470 'add' 'add_ln557_246' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4471 [1/1] (0.00ns)   --->   "%trunc_ln557_245 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_246, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4471 'partselect' 'trunc_ln557_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4472 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%sext_ln557_246 = sext i19 %trunc_ln557_245" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4472 'sext' 'sext_ln557_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4473 [1/1] (0.00ns)   --->   "%and_ln558_245 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_245, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4473 'bitconcatenate' 'and_ln558_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4474 [1/1] (1.14ns)   --->   "%sub_ln558_246 = sub i32 %tmp_1618, i32 %and_ln558_245" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4474 'sub' 'sub_ln558_246' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4475 [1/1] (1.14ns)   --->   "%add_ln557_247 = add i32 %tmp_1620, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4475 'add' 'add_ln557_247' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4476 [1/1] (0.00ns)   --->   "%trunc_ln557_246 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_247, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4476 'partselect' 'trunc_ln557_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%sext_ln557_247 = sext i19 %trunc_ln557_246" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4477 'sext' 'sext_ln557_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4478 [1/1] (0.00ns)   --->   "%and_ln558_246 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_246, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4478 'bitconcatenate' 'and_ln558_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4479 [1/1] (1.14ns)   --->   "%sub_ln558_247 = sub i32 %tmp_1620, i32 %and_ln558_246" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4479 'sub' 'sub_ln558_247' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4480 [1/1] (1.14ns)   --->   "%add_ln557_248 = add i32 %tmp_1622, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4480 'add' 'add_ln557_248' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4481 [1/1] (0.00ns)   --->   "%trunc_ln557_247 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_248, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4481 'partselect' 'trunc_ln557_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4482 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%tmp_1090 = bitconcatenate i307 @_ssdm_op_BitConcatenate.i307.i19.i32.i32.i32.i32.i32.i32.i32.i32.i32, i19 %trunc_ln557_247, i32 %sext_ln557_247, i32 %sext_ln557_246, i32 %sext_ln557_245, i32 %sext_ln557_244, i32 %sext_ln557_243, i32 %sext_ln557_242, i32 %sext_ln557_241, i32 %sext_ln557_240, i32 %sext_ln557_239" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4482 'bitconcatenate' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4483 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%sext_ln557_248 = sext i307 %tmp_1090" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4483 'sext' 'sext_ln557_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4484 [1/1] (0.00ns)   --->   "%and_ln558_247 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_247, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4484 'bitconcatenate' 'and_ln558_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4485 [1/1] (1.14ns)   --->   "%sub_ln558_248 = sub i32 %tmp_1622, i32 %and_ln558_247" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4485 'sub' 'sub_ln558_248' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_358)   --->   "%tmp_1093 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln537_248, i32 %sub_ln566_119, i32 %add_ln537_246, i32 %sub_ln566_117, i32 %add_ln537_244, i32 %sub_ln566_115, i32 %add_ln537_242, i32 %sub_ln566_113, i32 %add_ln537_240, i32 %sub_ln566_111" [HLS_Final_vitis_src/dpu.cpp:561]   --->   Operation 4486 'bitconcatenate' 'tmp_1093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_358)   --->   "%select_ln535_357 = select i1 %icmp_ln535, i320 %tmp_1083, i320 %tmp_1082" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4487 'select' 'select_ln535_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4488 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_358 = select i1 %icmp_ln535_1, i320 %tmp_1093, i320 %select_ln535_357" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4488 'select' 'select_ln535_358' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4489 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_360)   --->   "%select_ln535_359 = select i1 %icmp_ln535_2, i320 %sext_ln557_248, i320 %select_ln535_358" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4489 'select' 'select_ln535_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4490 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_360 = select i1 %icmp_ln535_3, i320 %tmp_1089, i320 %select_ln535_359" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4490 'select' 'select_ln535_360' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4491 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_362)   --->   "%select_ln535_361 = select i1 %icmp_ln535_4, i320 %tmp_1088, i320 %select_ln535_360" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4491 'select' 'select_ln535_361' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4492 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_362 = select i1 %icmp_ln535_5, i320 %sext_ln548_248, i320 %select_ln535_361" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4492 'select' 'select_ln535_362' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4493 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_364)   --->   "%select_ln535_363 = select i1 %icmp_ln535_6, i320 %tmp_1084, i320 %select_ln535_362" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4493 'select' 'select_ln535_363' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4494 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_364 = select i1 %icmp_ln535_7, i320 %tmp_1083, i320 %select_ln535_363" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4494 'select' 'select_ln535_364' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4495 [1/1] (0.00ns)   --->   "%tmp_1644 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 7968, i32 7999" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4495 'partselect' 'tmp_1644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4496 [1/1] (0.00ns)   --->   "%tmp_1645 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 7968, i32 7999" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4496 'partselect' 'tmp_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4497 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_249)   --->   "%tmp_1648 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 7999" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4497 'bitselect' 'tmp_1648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_249)   --->   "%select_ln551_249 = select i1 %tmp_1648, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4498 'select' 'select_ln551_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4499 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_249 = add i32 %select_ln551_249, i32 %tmp_1644" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4499 'add' 'add_ln551_249' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4500 [1/1] (0.00ns)   --->   "%tmp_1650 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 8000, i32 8031" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4500 'partselect' 'tmp_1650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4501 [1/1] (0.00ns)   --->   "%tmp_1651 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 8000, i32 8031" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4501 'partselect' 'tmp_1651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4502 [1/1] (1.14ns)   --->   "%add_ln537_250 = add i32 %tmp_1651, i32 %tmp_1650" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4502 'add' 'add_ln537_250' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4503 [1/1] (0.00ns)   --->   "%tmp_1652 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 8032, i32 8063" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4503 'partselect' 'tmp_1652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4504 [1/1] (0.00ns)   --->   "%tmp_1653 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 8032, i32 8063" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4504 'partselect' 'tmp_1653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4505 [1/1] (0.00ns)   --->   "%tmp_1654 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 8064, i32 8095" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4505 'partselect' 'tmp_1654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4506 [1/1] (0.00ns)   --->   "%tmp_1655 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 8064, i32 8095" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4506 'partselect' 'tmp_1655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4507 [1/1] (1.14ns)   --->   "%add_ln537_252 = add i32 %tmp_1655, i32 %tmp_1654" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4507 'add' 'add_ln537_252' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4508 [1/1] (0.00ns)   --->   "%tmp_1656 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 8096, i32 8127" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4508 'partselect' 'tmp_1656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4509 [1/1] (0.00ns)   --->   "%tmp_1657 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 8096, i32 8127" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4509 'partselect' 'tmp_1657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4510 [1/1] (0.00ns)   --->   "%tmp_1658 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 8128, i32 8159" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4510 'partselect' 'tmp_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4511 [1/1] (0.00ns)   --->   "%tmp_1659 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 8128, i32 8159" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4511 'partselect' 'tmp_1659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4512 [1/1] (1.14ns)   --->   "%add_ln537_254 = add i32 %tmp_1659, i32 %tmp_1658" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4512 'add' 'add_ln537_254' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4513 [1/1] (0.00ns)   --->   "%tmp_1660 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_10, i32 8160, i32 8191" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4513 'partselect' 'tmp_1660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4514 [1/1] (0.00ns)   --->   "%tmp_1661 = partselect i32 @_ssdm_op_PartSelect.i32.i8192.i32.i32, i8192 %p_read_9, i32 8160, i32 8191" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4514 'partselect' 'tmp_1661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4515 [1/1] (1.14ns)   --->   "%sub_ln566_122 = sub i32 %tmp_1650, i32 %tmp_1651" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4515 'sub' 'sub_ln566_122' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4516 [1/1] (1.14ns)   --->   "%sub_ln566_123 = sub i32 %tmp_1652, i32 %tmp_1653" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4516 'sub' 'sub_ln566_123' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4517 [1/1] (1.14ns)   --->   "%sub_ln566_124 = sub i32 %tmp_1654, i32 %tmp_1655" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4517 'sub' 'sub_ln566_124' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4518 [1/1] (1.14ns)   --->   "%sub_ln566_125 = sub i32 %tmp_1656, i32 %tmp_1657" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4518 'sub' 'sub_ln566_125' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4519 [1/1] (1.14ns)   --->   "%sub_ln566_126 = sub i32 %tmp_1658, i32 %tmp_1659" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4519 'sub' 'sub_ln566_126' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4520 [1/1] (1.14ns)   --->   "%sub_ln566_127 = sub i32 %tmp_1660, i32 %tmp_1661" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4520 'sub' 'sub_ln566_127' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4521 [1/1] (0.00ns)   --->   "%tmp_1111 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_127, i32 %sub_ln566_126, i32 %sub_ln566_125, i32 %sub_ln566_124, i32 %sub_ln566_123, i32 %sub_ln566_122" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 4521 'bitconcatenate' 'tmp_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4522 [1/1] (1.14ns)   --->   "%add_ln548_250 = add i32 %tmp_1650, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4522 'add' 'add_ln548_250' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4523 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%trunc_ln548_249 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_250, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4523 'partselect' 'trunc_ln548_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%sext_ln548_250 = sext i9 %trunc_ln548_249" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4524 'sext' 'sext_ln548_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4525 [1/1] (1.14ns)   --->   "%add_ln548_251 = add i32 %tmp_1652, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4525 'add' 'add_ln548_251' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%trunc_ln548_250 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_251, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4526 'partselect' 'trunc_ln548_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4527 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%sext_ln548_251 = sext i9 %trunc_ln548_250" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4527 'sext' 'sext_ln548_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4528 [1/1] (1.14ns)   --->   "%add_ln548_252 = add i32 %tmp_1654, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4528 'add' 'add_ln548_252' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%trunc_ln548_251 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_252, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4529 'partselect' 'trunc_ln548_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%sext_ln548_252 = sext i9 %trunc_ln548_251" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4530 'sext' 'sext_ln548_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4531 [1/1] (1.14ns)   --->   "%add_ln548_253 = add i32 %tmp_1656, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4531 'add' 'add_ln548_253' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4532 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%trunc_ln548_252 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_253, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4532 'partselect' 'trunc_ln548_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4533 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%sext_ln548_253 = sext i9 %trunc_ln548_252" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4533 'sext' 'sext_ln548_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4534 [1/1] (1.14ns)   --->   "%add_ln548_254 = add i32 %tmp_1658, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4534 'add' 'add_ln548_254' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4535 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%trunc_ln548_253 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_254, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4535 'partselect' 'trunc_ln548_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4536 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%sext_ln548_254 = sext i9 %trunc_ln548_253" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4536 'sext' 'sext_ln548_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4537 [1/1] (1.14ns)   --->   "%add_ln548_255 = add i32 %tmp_1660, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4537 'add' 'add_ln548_255' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%trunc_ln548_254 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_255, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4538 'partselect' 'trunc_ln548_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4539 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%tmp_1115 = bitconcatenate i169 @_ssdm_op_BitConcatenate.i169.i9.i32.i32.i32.i32.i32, i9 %trunc_ln548_254, i32 %sext_ln548_254, i32 %sext_ln548_253, i32 %sext_ln548_252, i32 %sext_ln548_251, i32 %sext_ln548_250" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4539 'bitconcatenate' 'tmp_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%sext_ln548_255 = sext i169 %tmp_1115" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4540 'sext' 'sext_ln548_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4541 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_250)   --->   "%tmp_1668 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 8031" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4541 'bitselect' 'tmp_1668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4542 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_250)   --->   "%select_ln551_250 = select i1 %tmp_1668, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4542 'select' 'select_ln551_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4543 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_250 = add i32 %select_ln551_250, i32 %tmp_1650" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4543 'add' 'add_ln551_250' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4544 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_251)   --->   "%tmp_1669 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 8063" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4544 'bitselect' 'tmp_1669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4545 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_251)   --->   "%select_ln551_251 = select i1 %tmp_1669, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4545 'select' 'select_ln551_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4546 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_251 = add i32 %select_ln551_251, i32 %tmp_1652" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4546 'add' 'add_ln551_251' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4547 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_252)   --->   "%tmp_1670 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 8095" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4547 'bitselect' 'tmp_1670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4548 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_252)   --->   "%select_ln551_252 = select i1 %tmp_1670, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4548 'select' 'select_ln551_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4549 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_252 = add i32 %select_ln551_252, i32 %tmp_1654" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4549 'add' 'add_ln551_252' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_253)   --->   "%tmp_1671 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 8127" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4550 'bitselect' 'tmp_1671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_253)   --->   "%select_ln551_253 = select i1 %tmp_1671, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4551 'select' 'select_ln551_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4552 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_253 = add i32 %select_ln551_253, i32 %tmp_1656" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4552 'add' 'add_ln551_253' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4553 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_254)   --->   "%tmp_1672 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 8159" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4553 'bitselect' 'tmp_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_254)   --->   "%select_ln551_254 = select i1 %tmp_1672, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4554 'select' 'select_ln551_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4555 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_254 = add i32 %select_ln551_254, i32 %tmp_1658" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4555 'add' 'add_ln551_254' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4556 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_255)   --->   "%tmp_1673 = bitselect i1 @_ssdm_op_BitSelect.i1.i8192.i64, i8192 %p_read_10, i64 8191" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4556 'bitselect' 'tmp_1673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4557 [1/1] (0.00ns) (grouped into LUT with out node add_ln551_255)   --->   "%select_ln551_255 = select i1 %tmp_1673, i32 8380417, i32 0" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4557 'select' 'select_ln551_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4558 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln551_255 = add i32 %select_ln551_255, i32 %tmp_1660" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4558 'add' 'add_ln551_255' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_378)   --->   "%tmp_1116 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32, i32 %add_ln551_255, i32 %add_ln551_254, i32 %add_ln551_253, i32 %add_ln551_252, i32 %add_ln551_251, i32 %add_ln551_250" [HLS_Final_vitis_src/dpu.cpp:551]   --->   Operation 4559 'bitconcatenate' 'tmp_1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_382)   --->   "%tmp_1117 = partselect i192 @_ssdm_op_PartSelect.i192.i8192.i32.i32, i8192 %p_read_10, i32 8000, i32 8191" [HLS_Final_vitis_src/dpu.cpp:554]   --->   Operation 4560 'partselect' 'tmp_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4561 [1/1] (1.14ns)   --->   "%add_ln557_250 = add i32 %tmp_1650, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4561 'add' 'add_ln557_250' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4562 [1/1] (0.00ns)   --->   "%trunc_ln557_249 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_250, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4562 'partselect' 'trunc_ln557_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4563 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_382)   --->   "%sext_ln557_250 = sext i19 %trunc_ln557_249" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4563 'sext' 'sext_ln557_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4564 [1/1] (1.14ns)   --->   "%add_ln557_251 = add i32 %tmp_1652, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4564 'add' 'add_ln557_251' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4565 [1/1] (0.00ns)   --->   "%trunc_ln557_250 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_251, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4565 'partselect' 'trunc_ln557_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_382)   --->   "%sext_ln557_251 = sext i19 %trunc_ln557_250" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4566 'sext' 'sext_ln557_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4567 [1/1] (1.14ns)   --->   "%add_ln557_252 = add i32 %tmp_1654, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4567 'add' 'add_ln557_252' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4568 [1/1] (0.00ns)   --->   "%trunc_ln557_251 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_252, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4568 'partselect' 'trunc_ln557_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4569 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_382)   --->   "%sext_ln557_252 = sext i19 %trunc_ln557_251" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4569 'sext' 'sext_ln557_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4570 [1/1] (1.14ns)   --->   "%add_ln557_253 = add i32 %tmp_1656, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4570 'add' 'add_ln557_253' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4571 [1/1] (0.00ns)   --->   "%trunc_ln557_252 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_253, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4571 'partselect' 'trunc_ln557_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_382)   --->   "%sext_ln557_253 = sext i19 %trunc_ln557_252" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4572 'sext' 'sext_ln557_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4573 [1/1] (1.14ns)   --->   "%add_ln557_254 = add i32 %tmp_1658, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4573 'add' 'add_ln557_254' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4574 [1/1] (0.00ns)   --->   "%trunc_ln557_253 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_254, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4574 'partselect' 'trunc_ln557_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_382)   --->   "%sext_ln557_254 = sext i19 %trunc_ln557_253" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4575 'sext' 'sext_ln557_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4576 [1/1] (1.14ns)   --->   "%add_ln557_255 = add i32 %tmp_1660, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4576 'add' 'add_ln557_255' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4577 [1/1] (0.00ns)   --->   "%trunc_ln557_254 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_255, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4577 'partselect' 'trunc_ln557_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4578 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_382)   --->   "%tmp_1118 = bitconcatenate i179 @_ssdm_op_BitConcatenate.i179.i19.i32.i32.i32.i32.i32, i19 %trunc_ln557_254, i32 %sext_ln557_254, i32 %sext_ln557_253, i32 %sext_ln557_252, i32 %sext_ln557_251, i32 %sext_ln557_250" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4578 'bitconcatenate' 'tmp_1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4579 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_382)   --->   "%sext_ln557_255 = sext i179 %tmp_1118" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4579 'sext' 'sext_ln557_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_380)   --->   "%tmp_1121 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32, i32 %sub_ln566_127, i32 %add_ln537_254, i32 %sub_ln566_125, i32 %add_ln537_252, i32 %sub_ln566_123, i32 %add_ln537_250" [HLS_Final_vitis_src/dpu.cpp:562]   --->   Operation 4580 'bitconcatenate' 'tmp_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4581 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_378 = select i1 %icmp_ln535_5, i192 %sext_ln548_255, i192 %tmp_1116" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4581 'select' 'select_ln535_378' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_382)   --->   "%select_ln535_379 = select i1 %icmp_ln535_3, i192 %tmp_1117, i192 %sext_ln557_255" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4582 'select' 'select_ln535_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4583 [1/1] (0.14ns)   --->   "%or_ln535_2 = or i1 %icmp_ln535_3, i1 %icmp_ln535_2" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4583 'or' 'or_ln535_2' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4584 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_380 = select i1 %icmp_ln535_1, i192 %tmp_1121, i192 %tmp_1111" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4584 'select' 'select_ln535_380' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 4585 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_382 = select i1 %or_ln535_2, i192 %select_ln535_379, i192 %select_ln535_380" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4585 'select' 'select_ln535_382' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.82>
ST_2 : Operation 4586 [1/1] (1.14ns)   --->   "%sub_ln540_10 = sub i32 %tmp_314, i32 %tmp_315" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4586 'sub' 'sub_ln540_10' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4587 [1/1] (1.14ns)   --->   "%sub_ln540_12 = sub i32 %tmp_318, i32 %tmp_319" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4587 'sub' 'sub_ln540_12' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4588 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_15)   --->   "%tmp_280 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln540_13, i32 %sub_ln540_12, i32 %sub_ln540_11, i32 %sub_ln540_10" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4588 'bitconcatenate' 'tmp_280' <Predicate = (icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4589 [1/1] (0.00ns)   --->   "%sext_ln543_20 = sext i32 %tmp_314" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4589 'sext' 'sext_ln543_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4590 [1/1] (0.00ns)   --->   "%sext_ln543_21 = sext i32 %tmp_315" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4590 'sext' 'sext_ln543_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4591 [1/1] (3.90ns)   --->   "%tmp_408 = mul i64 %sext_ln543_21, i64 %sext_ln543_20" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4591 'mul' 'tmp_408' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4592 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%trunc_ln544_10 = trunc i64 %tmp_408" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4592 'trunc' 'trunc_ln544_10' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_17)   --->   "%trunc_ln545_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_408, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4593 'partselect' 'trunc_ln545_s' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_2 : Operation 4594 [1/1] (0.00ns)   --->   "%sext_ln543_22 = sext i32 %tmp_316" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4594 'sext' 'sext_ln543_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4595 [1/1] (0.00ns)   --->   "%sext_ln543_23 = sext i32 %tmp_317" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4595 'sext' 'sext_ln543_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4596 [1/1] (3.90ns)   --->   "%tmp_409 = mul i64 %sext_ln543_23, i64 %sext_ln543_22" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4596 'mul' 'tmp_409' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4597 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%trunc_ln544_11 = trunc i64 %tmp_409" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4597 'trunc' 'trunc_ln544_11' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4598 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_17)   --->   "%trunc_ln545_10 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_409, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4598 'partselect' 'trunc_ln545_10' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_2 : Operation 4599 [1/1] (0.00ns)   --->   "%sext_ln543_24 = sext i32 %tmp_318" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4599 'sext' 'sext_ln543_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4600 [1/1] (0.00ns)   --->   "%sext_ln543_25 = sext i32 %tmp_319" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4600 'sext' 'sext_ln543_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4601 [1/1] (3.90ns)   --->   "%tmp_410 = mul i64 %sext_ln543_25, i64 %sext_ln543_24" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4601 'mul' 'tmp_410' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4602 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%trunc_ln544_12 = trunc i64 %tmp_410" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4602 'trunc' 'trunc_ln544_12' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_17)   --->   "%trunc_ln545_11 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_410, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4603 'partselect' 'trunc_ln545_11' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_2 : Operation 4604 [1/1] (0.00ns)   --->   "%sext_ln543_26 = sext i32 %tmp_320" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4604 'sext' 'sext_ln543_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4605 [1/1] (0.00ns)   --->   "%sext_ln543_27 = sext i32 %tmp_321" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4605 'sext' 'sext_ln543_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4606 [1/1] (3.90ns)   --->   "%tmp_411 = mul i64 %sext_ln543_27, i64 %sext_ln543_26" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4606 'mul' 'tmp_411' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4607 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%trunc_ln544_13 = trunc i64 %tmp_411" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4607 'trunc' 'trunc_ln544_13' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%tmp_281 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln544_13, i32 %trunc_ln544_12, i32 %trunc_ln544_11, i32 %trunc_ln544_10" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4608 'bitconcatenate' 'tmp_281' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4609 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_17)   --->   "%trunc_ln545_12 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_411, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4609 'partselect' 'trunc_ln545_12' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_2 : Operation 4610 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_17)   --->   "%tmp_282 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln545_12, i32 %trunc_ln545_11, i32 %trunc_ln545_10, i32 %trunc_ln545_s" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4610 'bitconcatenate' 'tmp_282' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_2 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_17)   --->   "%tmp_187 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_8, i128 %tmp_282, i32 320, i32 447" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4611 'partset' 'tmp_187' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_2 : Operation 4612 [1/1] (1.14ns)   --->   "%add_ln548_10 = add i32 %tmp_314, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4612 'add' 'add_ln548_10' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4613 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%trunc_ln548_s = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_10, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4613 'partselect' 'trunc_ln548_s' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4614 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%sext_ln548_10 = sext i9 %trunc_ln548_s" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4614 'sext' 'sext_ln548_10' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4615 [1/1] (1.14ns)   --->   "%add_ln548_11 = add i32 %tmp_316, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4615 'add' 'add_ln548_11' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%trunc_ln548_10 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_11, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4616 'partselect' 'trunc_ln548_10' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4617 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%sext_ln548_11 = sext i9 %trunc_ln548_10" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4617 'sext' 'sext_ln548_11' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4618 [1/1] (1.14ns)   --->   "%add_ln548_12 = add i32 %tmp_318, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4618 'add' 'add_ln548_12' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4619 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%trunc_ln548_11 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_12, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4619 'partselect' 'trunc_ln548_11' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4620 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%sext_ln548_12 = sext i9 %trunc_ln548_11" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4620 'sext' 'sext_ln548_12' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4621 [1/1] (1.14ns)   --->   "%add_ln548_13 = add i32 %tmp_320, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4621 'add' 'add_ln548_13' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4622 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%trunc_ln548_12 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_13, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4622 'partselect' 'trunc_ln548_12' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4623 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%tmp_283 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i9.i32.i32.i32, i9 %trunc_ln548_12, i32 %sext_ln548_12, i32 %sext_ln548_11, i32 %sext_ln548_10" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4623 'bitconcatenate' 'tmp_283' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4624 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%sext_ln548_13 = sext i105 %tmp_283" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4624 'sext' 'sext_ln548_13' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_2 : Operation 4625 [1/1] (0.00ns)   --->   "%and_ln558_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_s, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4625 'bitconcatenate' 'and_ln558_s' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_2 : Operation 4626 [1/1] (1.14ns)   --->   "%sub_ln558_10 = sub i32 %tmp_314, i32 %and_ln558_s" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4626 'sub' 'sub_ln558_10' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4627 [1/1] (0.00ns)   --->   "%and_ln558_10 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_10, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4627 'bitconcatenate' 'and_ln558_10' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_2 : Operation 4628 [1/1] (1.14ns)   --->   "%sub_ln558_11 = sub i32 %tmp_316, i32 %and_ln558_10" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4628 'sub' 'sub_ln558_11' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4629 [1/1] (0.00ns)   --->   "%and_ln558_11 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_11, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4629 'bitconcatenate' 'and_ln558_11' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_2 : Operation 4630 [1/1] (1.14ns)   --->   "%sub_ln558_12 = sub i32 %tmp_318, i32 %and_ln558_11" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4630 'sub' 'sub_ln558_12' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4631 [1/1] (0.00ns)   --->   "%and_ln558_12 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_12, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4631 'bitconcatenate' 'and_ln558_12' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_2 : Operation 4632 [1/1] (1.14ns)   --->   "%sub_ln558_13 = sub i32 %tmp_320, i32 %and_ln558_12" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4632 'sub' 'sub_ln558_13' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4633 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_16)   --->   "%tmp_287 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln558_13, i32 %sub_ln558_12, i32 %sub_ln558_11, i32 %sub_ln558_10" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4633 'bitconcatenate' 'tmp_287' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_2 : Operation 4634 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_16)   --->   "%tmp_204 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_8, i128 %tmp_287, i32 320, i32 447" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4634 'partset' 'tmp_204' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_2 : Operation 4635 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_14)   --->   "%select_ln535_13 = select i1 %icmp_ln535_5, i128 %sext_ln548_13, i128 %select_ln535_12" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4635 'select' 'select_ln535_13' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4636 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_14 = select i1 %icmp_ln535_6, i128 %tmp_281, i128 %select_ln535_13" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4636 'select' 'select_ln535_14' <Predicate = (!icmp_ln535_7)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4637 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_15 = select i1 %icmp_ln535_7, i128 %tmp_280, i128 %select_ln535_14" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4637 'select' 'select_ln535_15' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4638 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_16 = select i1 %icmp_ln535_2, i8192 %tmp_204, i8192 %select_ln535_8" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4638 'select' 'select_ln535_16' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 4639 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_17 = select i1 %icmp_ln535_6, i8192 %tmp_187, i8192 %select_ln535_16" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4639 'select' 'select_ln535_17' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.77>
ST_3 : Operation 4640 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_26)   --->   "%trunc_ln545_13 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_428, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4640 'partselect' 'trunc_ln545_13' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_3 : Operation 4641 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_26)   --->   "%trunc_ln545_14 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_429, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4641 'partselect' 'trunc_ln545_14' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_3 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_26)   --->   "%trunc_ln545_15 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_430, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4642 'partselect' 'trunc_ln545_15' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_3 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_26)   --->   "%trunc_ln545_16 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_431, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4643 'partselect' 'trunc_ln545_16' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_3 : Operation 4644 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_26)   --->   "%trunc_ln545_17 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_432, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4644 'partselect' 'trunc_ln545_17' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_3 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_26)   --->   "%trunc_ln545_18 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_445, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4645 'partselect' 'trunc_ln545_18' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_3 : Operation 4646 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_26)   --->   "%trunc_ln545_19 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_446, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4646 'partselect' 'trunc_ln545_19' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_3 : Operation 4647 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_26)   --->   "%trunc_ln545_20 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_447, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4647 'partselect' 'trunc_ln545_20' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_3 : Operation 4648 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_26)   --->   "%trunc_ln545_21 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_448, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4648 'partselect' 'trunc_ln545_21' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_3 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_26)   --->   "%trunc_ln545_22 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_449, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4649 'partselect' 'trunc_ln545_22' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_3 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_26)   --->   "%tmp_292 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_22, i32 %trunc_ln545_21, i32 %trunc_ln545_20, i32 %trunc_ln545_19, i32 %trunc_ln545_18, i32 %trunc_ln545_17, i32 %trunc_ln545_16, i32 %trunc_ln545_15, i32 %trunc_ln545_14, i32 %trunc_ln545_13" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4650 'bitconcatenate' 'tmp_292' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_3 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_26)   --->   "%tmp_293 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_17, i320 %tmp_292, i32 448, i32 767" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4651 'partset' 'tmp_293' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_3 : Operation 4652 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_25)   --->   "%tmp_298 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_23, i32 %sub_ln558_22, i32 %sub_ln558_21, i32 %sub_ln558_20, i32 %sub_ln558_19, i32 %sub_ln558_18, i32 %sub_ln558_17, i32 %sub_ln558_16, i32 %sub_ln558_15, i32 %sub_ln558_14" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4652 'bitconcatenate' 'tmp_298' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_3 : Operation 4653 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_25)   --->   "%tmp_299 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_17, i320 %tmp_298, i32 448, i32 767" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4653 'partset' 'tmp_299' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_3 : Operation 4654 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_25 = select i1 %icmp_ln535_2, i8192 %tmp_299, i8192 %select_ln535_17" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4654 'select' 'select_ln535_25' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4655 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_26 = select i1 %icmp_ln535_6, i8192 %tmp_293, i8192 %select_ln535_25" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4655 'select' 'select_ln535_26' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4656 [1/1] (1.14ns)   --->   "%add_ln537_24 = add i32 %tmp_367, i32 %tmp_366" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4656 'add' 'add_ln537_24' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4657 [1/1] (1.14ns)   --->   "%sub_ln540_24 = sub i32 %tmp_366, i32 %tmp_367" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4657 'sub' 'sub_ln540_24' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4658 [1/1] (0.00ns)   --->   "%sext_ln543_48 = sext i32 %tmp_366" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4658 'sext' 'sext_ln543_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4659 [1/1] (0.00ns)   --->   "%sext_ln543_49 = sext i32 %tmp_367" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4659 'sext' 'sext_ln543_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4660 [1/1] (3.90ns)   --->   "%tmp_460 = mul i64 %sext_ln543_49, i64 %sext_ln543_48" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4660 'mul' 'tmp_460' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4661 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_32)   --->   "%trunc_ln544_24 = trunc i64 %tmp_460" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4661 'trunc' 'trunc_ln544_24' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_3 : Operation 4662 [1/1] (1.14ns)   --->   "%add_ln548_24 = add i32 %tmp_366, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4662 'add' 'add_ln548_24' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4663 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_30)   --->   "%trunc_ln548_23 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_24, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4663 'partselect' 'trunc_ln548_23' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_3 : Operation 4664 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_30)   --->   "%sext_ln548_24 = sext i9 %trunc_ln548_23" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4664 'sext' 'sext_ln548_24' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_3 : Operation 4665 [1/1] (1.14ns)   --->   "%add_ln557_24 = add i32 %tmp_366, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4665 'add' 'add_ln557_24' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4666 [1/1] (0.00ns)   --->   "%trunc_ln557_23 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_24, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4666 'partselect' 'trunc_ln557_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_28)   --->   "%sext_ln557_24 = sext i19 %trunc_ln557_23" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4667 'sext' 'sext_ln557_24' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00>
ST_3 : Operation 4668 [1/1] (0.00ns)   --->   "%and_ln558_23 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_23, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4668 'bitconcatenate' 'and_ln558_23' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_3 : Operation 4669 [1/1] (1.14ns)   --->   "%sub_ln558_24 = sub i32 %tmp_366, i32 %and_ln558_23" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4669 'sub' 'sub_ln558_24' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 4670 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_33)   --->   "%tmp_369 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_26, i32 %sub_ln558_24, i32 768, i32 799" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4670 'partset' 'tmp_369' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_3 : Operation 4671 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_28)   --->   "%select_ln535_27 = select i1 %icmp_ln535_2, i32 %sext_ln557_24, i32 %add_ln537_24" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4671 'select' 'select_ln535_27' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4672 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_28 = select i1 %icmp_ln535_3, i32 %tmp_366, i32 %select_ln535_27" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4672 'select' 'select_ln535_28' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4673 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_30)   --->   "%select_ln535_29 = select i1 %icmp_ln535_4, i32 %add_ln551_24, i32 %select_ln535_28" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4673 'select' 'select_ln535_29' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4674 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_30 = select i1 %icmp_ln535_5, i32 %sext_ln548_24, i32 %select_ln535_29" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4674 'select' 'select_ln535_30' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4675 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_32)   --->   "%select_ln535_31 = select i1 %icmp_ln535_6, i32 %trunc_ln544_24, i32 %select_ln535_30" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4675 'select' 'select_ln535_31' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4676 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_32 = select i1 %icmp_ln535_7, i32 %sub_ln540_24, i32 %select_ln535_31" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4676 'select' 'select_ln535_32' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 4677 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_33 = select i1 %icmp_ln535_2, i8192 %tmp_369, i8192 %select_ln535_26" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4677 'select' 'select_ln535_33' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.82>
ST_4 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_34)   --->   "%trunc_ln545_23 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_460, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4678 'partselect' 'trunc_ln545_23' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_34)   --->   "%tmp_368 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_26, i32 %trunc_ln545_23, i32 768, i32 799" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4679 'partset' 'tmp_368' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4680 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_34 = select i1 %icmp_ln535_6, i8192 %tmp_368, i8192 %select_ln535_33" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4680 'select' 'select_ln535_34' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4681 [1/1] (1.14ns)   --->   "%sub_ln540_26 = sub i32 %tmp_372, i32 %tmp_373" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4681 'sub' 'sub_ln540_26' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4682 [1/1] (1.14ns)   --->   "%sub_ln540_28 = sub i32 %tmp_376, i32 %tmp_462" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4682 'sub' 'sub_ln540_28' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4683 [1/1] (1.14ns)   --->   "%sub_ln540_30 = sub i32 %tmp_477, i32 %tmp_478" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4683 'sub' 'sub_ln540_30' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4684 [1/1] (1.14ns)   --->   "%sub_ln540_32 = sub i32 %tmp_481, i32 %tmp_482" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4684 'sub' 'sub_ln540_32' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4685 [1/1] (1.14ns)   --->   "%sub_ln540_34 = sub i32 %tmp_485, i32 %tmp_486" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4685 'sub' 'sub_ln540_34' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4686 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_41)   --->   "%tmp_326 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_34, i32 %sub_ln540_33, i32 %sub_ln540_32, i32 %sub_ln540_31, i32 %sub_ln540_30, i32 %sub_ln540_29, i32 %sub_ln540_28, i32 %sub_ln540_27, i32 %sub_ln540_26, i32 %sub_ln540_25" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4686 'bitconcatenate' 'tmp_326' <Predicate = (icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4687 [1/1] (0.00ns)   --->   "%sext_ln543_50 = sext i32 %tmp_370" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4687 'sext' 'sext_ln543_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4688 [1/1] (0.00ns)   --->   "%sext_ln543_51 = sext i32 %tmp_371" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4688 'sext' 'sext_ln543_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4689 [1/1] (3.90ns)   --->   "%tmp_487 = mul i64 %sext_ln543_51, i64 %sext_ln543_50" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4689 'mul' 'tmp_487' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln544_25 = trunc i64 %tmp_487" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4690 'trunc' 'trunc_ln544_25' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4691 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_43)   --->   "%trunc_ln545_24 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_487, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4691 'partselect' 'trunc_ln545_24' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4692 [1/1] (0.00ns)   --->   "%sext_ln543_52 = sext i32 %tmp_372" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4692 'sext' 'sext_ln543_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4693 [1/1] (0.00ns)   --->   "%sext_ln543_53 = sext i32 %tmp_373" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4693 'sext' 'sext_ln543_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4694 [1/1] (3.90ns)   --->   "%tmp_488 = mul i64 %sext_ln543_53, i64 %sext_ln543_52" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4694 'mul' 'tmp_488' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4695 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln544_26 = trunc i64 %tmp_488" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4695 'trunc' 'trunc_ln544_26' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4696 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_43)   --->   "%trunc_ln545_25 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_488, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4696 'partselect' 'trunc_ln545_25' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4697 [1/1] (0.00ns)   --->   "%sext_ln543_54 = sext i32 %tmp_374" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4697 'sext' 'sext_ln543_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4698 [1/1] (0.00ns)   --->   "%sext_ln543_55 = sext i32 %tmp_375" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4698 'sext' 'sext_ln543_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4699 [1/1] (3.90ns)   --->   "%tmp_489 = mul i64 %sext_ln543_55, i64 %sext_ln543_54" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4699 'mul' 'tmp_489' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4700 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln544_27 = trunc i64 %tmp_489" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4700 'trunc' 'trunc_ln544_27' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4701 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_43)   --->   "%trunc_ln545_26 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_489, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4701 'partselect' 'trunc_ln545_26' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4702 [1/1] (0.00ns)   --->   "%sext_ln543_56 = sext i32 %tmp_376" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4702 'sext' 'sext_ln543_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4703 [1/1] (0.00ns)   --->   "%sext_ln543_57 = sext i32 %tmp_462" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4703 'sext' 'sext_ln543_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4704 [1/1] (3.90ns)   --->   "%tmp_490 = mul i64 %sext_ln543_57, i64 %sext_ln543_56" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4704 'mul' 'tmp_490' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln544_28 = trunc i64 %tmp_490" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4705 'trunc' 'trunc_ln544_28' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4706 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_43)   --->   "%trunc_ln545_27 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_490, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4706 'partselect' 'trunc_ln545_27' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4707 [1/1] (0.00ns)   --->   "%sext_ln543_58 = sext i32 %tmp_463" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4707 'sext' 'sext_ln543_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4708 [1/1] (0.00ns)   --->   "%sext_ln543_59 = sext i32 %tmp_464" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4708 'sext' 'sext_ln543_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4709 [1/1] (3.90ns)   --->   "%tmp_491 = mul i64 %sext_ln543_59, i64 %sext_ln543_58" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4709 'mul' 'tmp_491' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln544_29 = trunc i64 %tmp_491" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4710 'trunc' 'trunc_ln544_29' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_43)   --->   "%trunc_ln545_28 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_491, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4711 'partselect' 'trunc_ln545_28' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4712 [1/1] (0.00ns)   --->   "%sext_ln543_60 = sext i32 %tmp_477" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4712 'sext' 'sext_ln543_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4713 [1/1] (0.00ns)   --->   "%sext_ln543_61 = sext i32 %tmp_478" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4713 'sext' 'sext_ln543_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4714 [1/1] (3.90ns)   --->   "%tmp_492 = mul i64 %sext_ln543_61, i64 %sext_ln543_60" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4714 'mul' 'tmp_492' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4715 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln544_30 = trunc i64 %tmp_492" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4715 'trunc' 'trunc_ln544_30' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4716 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_43)   --->   "%trunc_ln545_29 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_492, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4716 'partselect' 'trunc_ln545_29' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4717 [1/1] (0.00ns)   --->   "%sext_ln543_62 = sext i32 %tmp_479" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4717 'sext' 'sext_ln543_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4718 [1/1] (0.00ns)   --->   "%sext_ln543_63 = sext i32 %tmp_480" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4718 'sext' 'sext_ln543_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4719 [1/1] (3.90ns)   --->   "%tmp_493 = mul i64 %sext_ln543_63, i64 %sext_ln543_62" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4719 'mul' 'tmp_493' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln544_31 = trunc i64 %tmp_493" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4720 'trunc' 'trunc_ln544_31' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4721 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_43)   --->   "%trunc_ln545_30 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_493, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4721 'partselect' 'trunc_ln545_30' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4722 [1/1] (0.00ns)   --->   "%sext_ln543_64 = sext i32 %tmp_481" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4722 'sext' 'sext_ln543_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4723 [1/1] (0.00ns)   --->   "%sext_ln543_65 = sext i32 %tmp_482" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4723 'sext' 'sext_ln543_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4724 [1/1] (3.90ns)   --->   "%tmp_494 = mul i64 %sext_ln543_65, i64 %sext_ln543_64" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4724 'mul' 'tmp_494' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln544_32 = trunc i64 %tmp_494" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4725 'trunc' 'trunc_ln544_32' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_43)   --->   "%trunc_ln545_31 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_494, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4726 'partselect' 'trunc_ln545_31' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4727 [1/1] (0.00ns)   --->   "%sext_ln543_66 = sext i32 %tmp_483" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4727 'sext' 'sext_ln543_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4728 [1/1] (0.00ns)   --->   "%sext_ln543_67 = sext i32 %tmp_484" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4728 'sext' 'sext_ln543_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4729 [1/1] (3.90ns)   --->   "%tmp_495 = mul i64 %sext_ln543_67, i64 %sext_ln543_66" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4729 'mul' 'tmp_495' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4730 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln544_33 = trunc i64 %tmp_495" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4730 'trunc' 'trunc_ln544_33' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4731 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_43)   --->   "%trunc_ln545_32 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_495, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4731 'partselect' 'trunc_ln545_32' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4732 [1/1] (0.00ns)   --->   "%sext_ln543_68 = sext i32 %tmp_485" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4732 'sext' 'sext_ln543_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4733 [1/1] (0.00ns)   --->   "%sext_ln543_69 = sext i32 %tmp_486" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4733 'sext' 'sext_ln543_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4734 [1/1] (3.90ns)   --->   "%tmp_496 = mul i64 %sext_ln543_69, i64 %sext_ln543_68" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4734 'mul' 'tmp_496' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln544_34 = trunc i64 %tmp_496" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4735 'trunc' 'trunc_ln544_34' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4736 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%tmp_327 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_34, i32 %trunc_ln544_33, i32 %trunc_ln544_32, i32 %trunc_ln544_31, i32 %trunc_ln544_30, i32 %trunc_ln544_29, i32 %trunc_ln544_28, i32 %trunc_ln544_27, i32 %trunc_ln544_26, i32 %trunc_ln544_25" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4736 'bitconcatenate' 'tmp_327' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_43)   --->   "%trunc_ln545_33 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_496, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4737 'partselect' 'trunc_ln545_33' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_43)   --->   "%tmp_328 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_33, i32 %trunc_ln545_32, i32 %trunc_ln545_31, i32 %trunc_ln545_30, i32 %trunc_ln545_29, i32 %trunc_ln545_28, i32 %trunc_ln545_27, i32 %trunc_ln545_26, i32 %trunc_ln545_25, i32 %trunc_ln545_24" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4738 'bitconcatenate' 'tmp_328' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_43)   --->   "%tmp_329 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_34, i320 %tmp_328, i32 800, i32 1119" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4739 'partset' 'tmp_329' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_4 : Operation 4740 [1/1] (1.14ns)   --->   "%add_ln548_25 = add i32 %tmp_370, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4740 'add' 'add_ln548_25' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4741 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln548_24 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_25, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4741 'partselect' 'trunc_ln548_24' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4742 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%sext_ln548_25 = sext i9 %trunc_ln548_24" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4742 'sext' 'sext_ln548_25' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4743 [1/1] (1.14ns)   --->   "%add_ln548_26 = add i32 %tmp_372, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4743 'add' 'add_ln548_26' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4744 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln548_25 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_26, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4744 'partselect' 'trunc_ln548_25' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4745 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%sext_ln548_26 = sext i9 %trunc_ln548_25" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4745 'sext' 'sext_ln548_26' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4746 [1/1] (1.14ns)   --->   "%add_ln548_27 = add i32 %tmp_374, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4746 'add' 'add_ln548_27' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4747 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln548_26 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_27, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4747 'partselect' 'trunc_ln548_26' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4748 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%sext_ln548_27 = sext i9 %trunc_ln548_26" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4748 'sext' 'sext_ln548_27' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4749 [1/1] (1.14ns)   --->   "%add_ln548_28 = add i32 %tmp_376, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4749 'add' 'add_ln548_28' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4750 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln548_27 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_28, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4750 'partselect' 'trunc_ln548_27' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4751 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%sext_ln548_28 = sext i9 %trunc_ln548_27" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4751 'sext' 'sext_ln548_28' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4752 [1/1] (1.14ns)   --->   "%add_ln548_29 = add i32 %tmp_463, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4752 'add' 'add_ln548_29' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4753 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln548_28 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_29, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4753 'partselect' 'trunc_ln548_28' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4754 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%sext_ln548_29 = sext i9 %trunc_ln548_28" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4754 'sext' 'sext_ln548_29' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4755 [1/1] (1.14ns)   --->   "%add_ln548_30 = add i32 %tmp_477, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4755 'add' 'add_ln548_30' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4756 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln548_29 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_30, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4756 'partselect' 'trunc_ln548_29' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4757 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%sext_ln548_30 = sext i9 %trunc_ln548_29" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4757 'sext' 'sext_ln548_30' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4758 [1/1] (1.14ns)   --->   "%add_ln548_31 = add i32 %tmp_479, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4758 'add' 'add_ln548_31' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4759 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln548_30 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_31, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4759 'partselect' 'trunc_ln548_30' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%sext_ln548_31 = sext i9 %trunc_ln548_30" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4760 'sext' 'sext_ln548_31' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4761 [1/1] (1.14ns)   --->   "%add_ln548_32 = add i32 %tmp_481, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4761 'add' 'add_ln548_32' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4762 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln548_31 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_32, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4762 'partselect' 'trunc_ln548_31' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4763 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%sext_ln548_32 = sext i9 %trunc_ln548_31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4763 'sext' 'sext_ln548_32' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4764 [1/1] (1.14ns)   --->   "%add_ln548_33 = add i32 %tmp_483, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4764 'add' 'add_ln548_33' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4765 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln548_32 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_33, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4765 'partselect' 'trunc_ln548_32' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%sext_ln548_33 = sext i9 %trunc_ln548_32" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4766 'sext' 'sext_ln548_33' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4767 [1/1] (1.14ns)   --->   "%add_ln548_34 = add i32 %tmp_485, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4767 'add' 'add_ln548_34' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4768 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%trunc_ln548_33 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_34, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4768 'partselect' 'trunc_ln548_33' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4769 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%tmp_330 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_33, i32 %sext_ln548_33, i32 %sext_ln548_32, i32 %sext_ln548_31, i32 %sext_ln548_30, i32 %sext_ln548_29, i32 %sext_ln548_28, i32 %sext_ln548_27, i32 %sext_ln548_26, i32 %sext_ln548_25" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4769 'bitconcatenate' 'tmp_330' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4770 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%sext_ln548_34 = sext i297 %tmp_330" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4770 'sext' 'sext_ln548_34' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_4 : Operation 4771 [1/1] (0.00ns)   --->   "%and_ln558_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_24, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4771 'bitconcatenate' 'and_ln558_24' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_4 : Operation 4772 [1/1] (1.14ns)   --->   "%sub_ln558_25 = sub i32 %tmp_370, i32 %and_ln558_24" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4772 'sub' 'sub_ln558_25' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4773 [1/1] (0.00ns)   --->   "%and_ln558_25 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_25, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4773 'bitconcatenate' 'and_ln558_25' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_4 : Operation 4774 [1/1] (1.14ns)   --->   "%sub_ln558_26 = sub i32 %tmp_372, i32 %and_ln558_25" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4774 'sub' 'sub_ln558_26' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4775 [1/1] (0.00ns)   --->   "%and_ln558_26 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_26, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4775 'bitconcatenate' 'and_ln558_26' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_4 : Operation 4776 [1/1] (1.14ns)   --->   "%sub_ln558_27 = sub i32 %tmp_374, i32 %and_ln558_26" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4776 'sub' 'sub_ln558_27' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4777 [1/1] (0.00ns)   --->   "%and_ln558_27 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_27, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4777 'bitconcatenate' 'and_ln558_27' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_4 : Operation 4778 [1/1] (1.14ns)   --->   "%sub_ln558_28 = sub i32 %tmp_376, i32 %and_ln558_27" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4778 'sub' 'sub_ln558_28' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4779 [1/1] (0.00ns)   --->   "%and_ln558_28 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_28, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4779 'bitconcatenate' 'and_ln558_28' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_4 : Operation 4780 [1/1] (1.14ns)   --->   "%sub_ln558_29 = sub i32 %tmp_463, i32 %and_ln558_28" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4780 'sub' 'sub_ln558_29' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4781 [1/1] (0.00ns)   --->   "%and_ln558_29 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_29, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4781 'bitconcatenate' 'and_ln558_29' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_4 : Operation 4782 [1/1] (1.14ns)   --->   "%sub_ln558_30 = sub i32 %tmp_477, i32 %and_ln558_29" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4782 'sub' 'sub_ln558_30' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4783 [1/1] (0.00ns)   --->   "%and_ln558_30 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_30, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4783 'bitconcatenate' 'and_ln558_30' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_4 : Operation 4784 [1/1] (1.14ns)   --->   "%sub_ln558_31 = sub i32 %tmp_479, i32 %and_ln558_30" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4784 'sub' 'sub_ln558_31' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4785 [1/1] (0.00ns)   --->   "%and_ln558_31 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_31, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4785 'bitconcatenate' 'and_ln558_31' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_4 : Operation 4786 [1/1] (1.14ns)   --->   "%sub_ln558_32 = sub i32 %tmp_481, i32 %and_ln558_31" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4786 'sub' 'sub_ln558_32' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4787 [1/1] (0.00ns)   --->   "%and_ln558_32 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_32, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4787 'bitconcatenate' 'and_ln558_32' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_4 : Operation 4788 [1/1] (1.14ns)   --->   "%sub_ln558_33 = sub i32 %tmp_483, i32 %and_ln558_32" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4788 'sub' 'sub_ln558_33' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4789 [1/1] (0.00ns)   --->   "%and_ln558_33 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_33, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4789 'bitconcatenate' 'and_ln558_33' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_4 : Operation 4790 [1/1] (1.14ns)   --->   "%sub_ln558_34 = sub i32 %tmp_485, i32 %and_ln558_33" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4790 'sub' 'sub_ln558_34' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4791 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_42)   --->   "%tmp_334 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_34, i32 %sub_ln558_33, i32 %sub_ln558_32, i32 %sub_ln558_31, i32 %sub_ln558_30, i32 %sub_ln558_29, i32 %sub_ln558_28, i32 %sub_ln558_27, i32 %sub_ln558_26, i32 %sub_ln558_25" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4791 'bitconcatenate' 'tmp_334' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_4 : Operation 4792 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_42)   --->   "%tmp_335 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_34, i320 %tmp_334, i32 800, i32 1119" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4792 'partset' 'tmp_335' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_4 : Operation 4793 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_40)   --->   "%select_ln535_39 = select i1 %icmp_ln535_5, i320 %sext_ln548_34, i320 %select_ln535_38" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4793 'select' 'select_ln535_39' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4794 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_40 = select i1 %icmp_ln535_6, i320 %tmp_327, i320 %select_ln535_39" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4794 'select' 'select_ln535_40' <Predicate = (!icmp_ln535_7)> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4795 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_41 = select i1 %icmp_ln535_7, i320 %tmp_326, i320 %select_ln535_40" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4795 'select' 'select_ln535_41' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4796 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_42 = select i1 %icmp_ln535_2, i8192 %tmp_335, i8192 %select_ln535_34" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4796 'select' 'select_ln535_42' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 4797 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_43 = select i1 %icmp_ln535_6, i8192 %tmp_329, i8192 %select_ln535_42" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4797 'select' 'select_ln535_43' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.77>
ST_5 : Operation 4798 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_52)   --->   "%trunc_ln545_34 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_539, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4798 'partselect' 'trunc_ln545_34' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_5 : Operation 4799 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_52)   --->   "%trunc_ln545_35 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_540, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4799 'partselect' 'trunc_ln545_35' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_5 : Operation 4800 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_52)   --->   "%trunc_ln545_36 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_541, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4800 'partselect' 'trunc_ln545_36' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_5 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_52)   --->   "%trunc_ln545_37 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_542, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4801 'partselect' 'trunc_ln545_37' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_5 : Operation 4802 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_52)   --->   "%tmp_348 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln545_37, i32 %trunc_ln545_36, i32 %trunc_ln545_35, i32 %trunc_ln545_34" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4802 'bitconcatenate' 'tmp_348' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_5 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_52)   --->   "%tmp_349 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_43, i128 %tmp_348, i32 1120, i32 1247" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4803 'partset' 'tmp_349' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_5 : Operation 4804 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_51)   --->   "%tmp_354 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln558_38, i32 %sub_ln558_37, i32 %sub_ln558_36, i32 %sub_ln558_35" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4804 'bitconcatenate' 'tmp_354' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_5 : Operation 4805 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_51)   --->   "%tmp_355 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_43, i128 %tmp_354, i32 1120, i32 1247" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4805 'partset' 'tmp_355' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_5 : Operation 4806 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_51 = select i1 %icmp_ln535_2, i8192 %tmp_355, i8192 %select_ln535_43" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4806 'select' 'select_ln535_51' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4807 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_52 = select i1 %icmp_ln535_6, i8192 %tmp_349, i8192 %select_ln535_51" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4807 'select' 'select_ln535_52' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_60)   --->   "%tmp_386 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_48, i32 %sub_ln558_47, i32 %sub_ln558_46, i32 %sub_ln558_45, i32 %sub_ln558_44, i32 %sub_ln558_43, i32 %sub_ln558_42, i32 %sub_ln558_41, i32 %sub_ln558_40, i32 %sub_ln558_39" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4808 'bitconcatenate' 'tmp_386' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_5 : Operation 4809 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_60)   --->   "%tmp_387 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_52, i320 %tmp_386, i32 1248, i32 1567" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4809 'partset' 'tmp_387' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_5 : Operation 4810 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_60 = select i1 %icmp_ln535_2, i8192 %tmp_387, i8192 %select_ln535_52" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4810 'select' 'select_ln535_60' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.13>
ST_6 : Operation 4811 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_61)   --->   "%trunc_ln545_38 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_579, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4811 'partselect' 'trunc_ln545_38' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4812 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_61)   --->   "%trunc_ln545_39 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_580, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4812 'partselect' 'trunc_ln545_39' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4813 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_61)   --->   "%trunc_ln545_40 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_581, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4813 'partselect' 'trunc_ln545_40' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4814 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_61)   --->   "%trunc_ln545_41 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_582, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4814 'partselect' 'trunc_ln545_41' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4815 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_61)   --->   "%trunc_ln545_42 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_583, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4815 'partselect' 'trunc_ln545_42' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4816 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_61)   --->   "%trunc_ln545_43 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_584, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4816 'partselect' 'trunc_ln545_43' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4817 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_61)   --->   "%trunc_ln545_44 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_585, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4817 'partselect' 'trunc_ln545_44' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4818 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_61)   --->   "%trunc_ln545_45 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_586, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4818 'partselect' 'trunc_ln545_45' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4819 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_61)   --->   "%trunc_ln545_46 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_587, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4819 'partselect' 'trunc_ln545_46' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4820 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_61)   --->   "%trunc_ln545_47 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_588, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4820 'partselect' 'trunc_ln545_47' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4821 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_61)   --->   "%tmp_380 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_47, i32 %trunc_ln545_46, i32 %trunc_ln545_45, i32 %trunc_ln545_44, i32 %trunc_ln545_43, i32 %trunc_ln545_42, i32 %trunc_ln545_41, i32 %trunc_ln545_40, i32 %trunc_ln545_39, i32 %trunc_ln545_38" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4821 'bitconcatenate' 'tmp_380' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4822 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_61)   --->   "%tmp_381 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_52, i320 %tmp_380, i32 1248, i32 1567" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4822 'partset' 'tmp_381' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4823 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_61 = select i1 %icmp_ln535_6, i8192 %tmp_381, i8192 %select_ln535_60" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4823 'select' 'select_ln535_61' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4824 [1/1] (1.14ns)   --->   "%add_ln537_49 = add i32 %tmp_624, i32 %tmp_623" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4824 'add' 'add_ln537_49' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4 & !icmp_ln535_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4825 [1/1] (1.14ns)   --->   "%sub_ln540_49 = sub i32 %tmp_623, i32 %tmp_624" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4825 'sub' 'sub_ln540_49' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4826 [1/1] (0.00ns)   --->   "%sext_ln543_98 = sext i32 %tmp_623" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4826 'sext' 'sext_ln543_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4827 [1/1] (0.00ns)   --->   "%sext_ln543_99 = sext i32 %tmp_624" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4827 'sext' 'sext_ln543_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4828 [1/1] (3.90ns)   --->   "%tmp_625 = mul i64 %sext_ln543_99, i64 %sext_ln543_98" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4828 'mul' 'tmp_625' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4829 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_67)   --->   "%trunc_ln544_49 = trunc i64 %tmp_625" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4829 'trunc' 'trunc_ln544_49' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_6 : Operation 4830 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_70)   --->   "%trunc_ln545_48 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_625, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4830 'partselect' 'trunc_ln545_48' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4831 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_70)   --->   "%tmp_626 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_61, i32 %trunc_ln545_48, i32 1568, i32 1599" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4831 'partset' 'tmp_626' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_6 : Operation 4832 [1/1] (1.14ns)   --->   "%add_ln548_49 = add i32 %tmp_623, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4832 'add' 'add_ln548_49' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4833 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_67)   --->   "%trunc_ln548_48 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_49, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4833 'partselect' 'trunc_ln548_48' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_6 : Operation 4834 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_67)   --->   "%sext_ln548_49 = sext i9 %trunc_ln548_48" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4834 'sext' 'sext_ln548_49' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_6 : Operation 4835 [1/1] (1.14ns)   --->   "%add_ln557_49 = add i32 %tmp_623, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4835 'add' 'add_ln557_49' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4836 [1/1] (0.00ns)   --->   "%trunc_ln557_48 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_49, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4836 'partselect' 'trunc_ln557_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_63)   --->   "%sext_ln557_49 = sext i19 %trunc_ln557_48" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 4837 'sext' 'sext_ln557_49' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00>
ST_6 : Operation 4838 [1/1] (0.00ns)   --->   "%and_ln558_48 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_48, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4838 'bitconcatenate' 'and_ln558_48' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_6 : Operation 4839 [1/1] (1.14ns)   --->   "%sub_ln558_49 = sub i32 %tmp_623, i32 %and_ln558_48" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4839 'sub' 'sub_ln558_49' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_69)   --->   "%tmp_628 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_61, i32 %sub_ln558_49, i32 1568, i32 1599" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4840 'partset' 'tmp_628' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_6 : Operation 4841 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_63)   --->   "%select_ln535_62 = select i1 %icmp_ln535_1, i32 %sub_ln540_49, i32 %add_ln537_49" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4841 'select' 'select_ln535_62' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4842 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_63 = select i1 %icmp_ln535_2, i32 %sext_ln557_49, i32 %select_ln535_62" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4842 'select' 'select_ln535_63' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_65)   --->   "%select_ln535_64 = select i1 %icmp_ln535_3, i32 %tmp_623, i32 %select_ln535_63" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4843 'select' 'select_ln535_64' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4844 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_65 = select i1 %icmp_ln535_4, i32 %add_ln551_49, i32 %select_ln535_64" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4844 'select' 'select_ln535_65' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4845 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_67)   --->   "%select_ln535_66 = select i1 %icmp_ln535_5, i32 %sext_ln548_49, i32 %select_ln535_65" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4845 'select' 'select_ln535_66' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4846 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_67 = select i1 %icmp_ln535_6, i32 %trunc_ln544_49, i32 %select_ln535_66" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4846 'select' 'select_ln535_67' <Predicate = (!icmp_ln535_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4847 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_68 = select i1 %icmp_ln535_7, i32 %sub_ln540_49, i32 %select_ln535_67" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4847 'select' 'select_ln535_68' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4848 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_69 = select i1 %icmp_ln535_2, i8192 %tmp_628, i8192 %select_ln535_61" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4848 'select' 'select_ln535_69' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 4849 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_70 = select i1 %icmp_ln535_6, i8192 %tmp_626, i8192 %select_ln535_69" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4849 'select' 'select_ln535_70' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.77>
ST_7 : Operation 4850 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_79)   --->   "%trunc_ln545_49 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_661, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4850 'partselect' 'trunc_ln545_49' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_7 : Operation 4851 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_79)   --->   "%trunc_ln545_50 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_662, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4851 'partselect' 'trunc_ln545_50' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_7 : Operation 4852 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_79)   --->   "%trunc_ln545_51 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_663, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4852 'partselect' 'trunc_ln545_51' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_7 : Operation 4853 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_79)   --->   "%trunc_ln545_52 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_664, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4853 'partselect' 'trunc_ln545_52' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_7 : Operation 4854 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_79)   --->   "%trunc_ln545_53 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_665, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4854 'partselect' 'trunc_ln545_53' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_7 : Operation 4855 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_79)   --->   "%trunc_ln545_54 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_666, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4855 'partselect' 'trunc_ln545_54' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_7 : Operation 4856 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_79)   --->   "%trunc_ln545_55 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_667, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4856 'partselect' 'trunc_ln545_55' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_7 : Operation 4857 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_79)   --->   "%trunc_ln545_56 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_668, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4857 'partselect' 'trunc_ln545_56' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_7 : Operation 4858 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_79)   --->   "%trunc_ln545_57 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_669, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4858 'partselect' 'trunc_ln545_57' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_7 : Operation 4859 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_79)   --->   "%trunc_ln545_58 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_670, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4859 'partselect' 'trunc_ln545_58' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_7 : Operation 4860 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_79)   --->   "%tmp_416 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_58, i32 %trunc_ln545_57, i32 %trunc_ln545_56, i32 %trunc_ln545_55, i32 %trunc_ln545_54, i32 %trunc_ln545_53, i32 %trunc_ln545_52, i32 %trunc_ln545_51, i32 %trunc_ln545_50, i32 %trunc_ln545_49" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4860 'bitconcatenate' 'tmp_416' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_7 : Operation 4861 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_79)   --->   "%tmp_417 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_70, i320 %tmp_416, i32 1600, i32 1919" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4861 'partset' 'tmp_417' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_7 : Operation 4862 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_78)   --->   "%tmp_422 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_59, i32 %sub_ln558_58, i32 %sub_ln558_57, i32 %sub_ln558_56, i32 %sub_ln558_55, i32 %sub_ln558_54, i32 %sub_ln558_53, i32 %sub_ln558_52, i32 %sub_ln558_51, i32 %sub_ln558_50" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4862 'bitconcatenate' 'tmp_422' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_7 : Operation 4863 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_78)   --->   "%tmp_423 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_70, i320 %tmp_422, i32 1600, i32 1919" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4863 'partset' 'tmp_423' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_7 : Operation 4864 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_78 = select i1 %icmp_ln535_2, i8192 %tmp_423, i8192 %select_ln535_70" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4864 'select' 'select_ln535_78' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4865 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_79 = select i1 %icmp_ln535_6, i8192 %tmp_417, i8192 %select_ln535_78" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4865 'select' 'select_ln535_79' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 4866 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_87)   --->   "%tmp_442 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln558_63, i32 %sub_ln558_62, i32 %sub_ln558_61, i32 %sub_ln558_60" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4866 'bitconcatenate' 'tmp_442' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_7 : Operation 4867 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_87)   --->   "%tmp_443 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_79, i128 %tmp_442, i32 1920, i32 2047" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4867 'partset' 'tmp_443' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_7 : Operation 4868 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_87 = select i1 %icmp_ln535_2, i8192 %tmp_443, i8192 %select_ln535_79" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4868 'select' 'select_ln535_87' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.82>
ST_8 : Operation 4869 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_88)   --->   "%trunc_ln545_59 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_714, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4869 'partselect' 'trunc_ln545_59' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4870 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_88)   --->   "%trunc_ln545_60 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_715, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4870 'partselect' 'trunc_ln545_60' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_88)   --->   "%trunc_ln545_61 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_716, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4871 'partselect' 'trunc_ln545_61' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4872 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_88)   --->   "%trunc_ln545_62 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_717, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4872 'partselect' 'trunc_ln545_62' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4873 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_88)   --->   "%tmp_436 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln545_62, i32 %trunc_ln545_61, i32 %trunc_ln545_60, i32 %trunc_ln545_59" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4873 'bitconcatenate' 'tmp_436' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4874 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_88)   --->   "%tmp_437 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_79, i128 %tmp_436, i32 1920, i32 2047" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4874 'partset' 'tmp_437' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4875 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_88 = select i1 %icmp_ln535_6, i8192 %tmp_437, i8192 %select_ln535_87" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4875 'select' 'select_ln535_88' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 4876 [1/1] (1.14ns)   --->   "%sub_ln540_64 = sub i32 %tmp_722, i32 %tmp_723" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4876 'sub' 'sub_ln540_64' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4877 [1/1] (1.14ns)   --->   "%sub_ln540_66 = sub i32 %tmp_726, i32 %tmp_727" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4877 'sub' 'sub_ln540_66' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4878 [1/1] (1.14ns)   --->   "%sub_ln540_68 = sub i32 %tmp_742, i32 %tmp_743" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4878 'sub' 'sub_ln540_68' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4879 [1/1] (1.14ns)   --->   "%sub_ln540_70 = sub i32 %tmp_746, i32 %tmp_747" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4879 'sub' 'sub_ln540_70' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4880 [1/1] (1.14ns)   --->   "%sub_ln540_72 = sub i32 %tmp_750, i32 %tmp_751" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4880 'sub' 'sub_ln540_72' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_95)   --->   "%tmp_466 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_73, i32 %sub_ln540_72, i32 %sub_ln540_71, i32 %sub_ln540_70, i32 %sub_ln540_69, i32 %sub_ln540_68, i32 %sub_ln540_67, i32 %sub_ln540_66, i32 %sub_ln540_65, i32 %sub_ln540_64" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4881 'bitconcatenate' 'tmp_466' <Predicate = (icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4882 [1/1] (0.00ns)   --->   "%sext_ln543_128 = sext i32 %tmp_722" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4882 'sext' 'sext_ln543_128' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4883 [1/1] (0.00ns)   --->   "%sext_ln543_129 = sext i32 %tmp_723" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4883 'sext' 'sext_ln543_129' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4884 [1/1] (3.90ns)   --->   "%tmp_754 = mul i64 %sext_ln543_129, i64 %sext_ln543_128" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4884 'mul' 'tmp_754' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln544_64 = trunc i64 %tmp_754" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4885 'trunc' 'trunc_ln544_64' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4886 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_97)   --->   "%trunc_ln545_63 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_754, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4886 'partselect' 'trunc_ln545_63' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4887 [1/1] (0.00ns)   --->   "%sext_ln543_130 = sext i32 %tmp_724" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4887 'sext' 'sext_ln543_130' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4888 [1/1] (0.00ns)   --->   "%sext_ln543_131 = sext i32 %tmp_725" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4888 'sext' 'sext_ln543_131' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4889 [1/1] (3.90ns)   --->   "%tmp_755 = mul i64 %sext_ln543_131, i64 %sext_ln543_130" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4889 'mul' 'tmp_755' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln544_65 = trunc i64 %tmp_755" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4890 'trunc' 'trunc_ln544_65' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4891 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_97)   --->   "%trunc_ln545_64 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_755, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4891 'partselect' 'trunc_ln545_64' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4892 [1/1] (0.00ns)   --->   "%sext_ln543_132 = sext i32 %tmp_726" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4892 'sext' 'sext_ln543_132' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4893 [1/1] (0.00ns)   --->   "%sext_ln543_133 = sext i32 %tmp_727" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4893 'sext' 'sext_ln543_133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4894 [1/1] (3.90ns)   --->   "%tmp_756 = mul i64 %sext_ln543_133, i64 %sext_ln543_132" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4894 'mul' 'tmp_756' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4895 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln544_66 = trunc i64 %tmp_756" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4895 'trunc' 'trunc_ln544_66' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4896 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_97)   --->   "%trunc_ln545_65 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_756, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4896 'partselect' 'trunc_ln545_65' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4897 [1/1] (0.00ns)   --->   "%sext_ln543_134 = sext i32 %tmp_728" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4897 'sext' 'sext_ln543_134' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4898 [1/1] (0.00ns)   --->   "%sext_ln543_135 = sext i32 %tmp_729" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4898 'sext' 'sext_ln543_135' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4899 [1/1] (3.90ns)   --->   "%tmp_757 = mul i64 %sext_ln543_135, i64 %sext_ln543_134" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4899 'mul' 'tmp_757' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln544_67 = trunc i64 %tmp_757" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4900 'trunc' 'trunc_ln544_67' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4901 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_97)   --->   "%trunc_ln545_66 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_757, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4901 'partselect' 'trunc_ln545_66' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4902 [1/1] (0.00ns)   --->   "%sext_ln543_136 = sext i32 %tmp_742" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4902 'sext' 'sext_ln543_136' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4903 [1/1] (0.00ns)   --->   "%sext_ln543_137 = sext i32 %tmp_743" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4903 'sext' 'sext_ln543_137' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4904 [1/1] (3.90ns)   --->   "%tmp_758 = mul i64 %sext_ln543_137, i64 %sext_ln543_136" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4904 'mul' 'tmp_758' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4905 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln544_68 = trunc i64 %tmp_758" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4905 'trunc' 'trunc_ln544_68' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4906 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_97)   --->   "%trunc_ln545_67 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_758, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4906 'partselect' 'trunc_ln545_67' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4907 [1/1] (0.00ns)   --->   "%sext_ln543_138 = sext i32 %tmp_744" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4907 'sext' 'sext_ln543_138' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4908 [1/1] (0.00ns)   --->   "%sext_ln543_139 = sext i32 %tmp_745" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4908 'sext' 'sext_ln543_139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4909 [1/1] (3.90ns)   --->   "%tmp_759 = mul i64 %sext_ln543_139, i64 %sext_ln543_138" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4909 'mul' 'tmp_759' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln544_69 = trunc i64 %tmp_759" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4910 'trunc' 'trunc_ln544_69' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_97)   --->   "%trunc_ln545_68 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_759, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4911 'partselect' 'trunc_ln545_68' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4912 [1/1] (0.00ns)   --->   "%sext_ln543_140 = sext i32 %tmp_746" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4912 'sext' 'sext_ln543_140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4913 [1/1] (0.00ns)   --->   "%sext_ln543_141 = sext i32 %tmp_747" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4913 'sext' 'sext_ln543_141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4914 [1/1] (3.90ns)   --->   "%tmp_760 = mul i64 %sext_ln543_141, i64 %sext_ln543_140" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4914 'mul' 'tmp_760' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4915 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln544_70 = trunc i64 %tmp_760" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4915 'trunc' 'trunc_ln544_70' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4916 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_97)   --->   "%trunc_ln545_69 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_760, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4916 'partselect' 'trunc_ln545_69' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4917 [1/1] (0.00ns)   --->   "%sext_ln543_142 = sext i32 %tmp_748" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4917 'sext' 'sext_ln543_142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4918 [1/1] (0.00ns)   --->   "%sext_ln543_143 = sext i32 %tmp_749" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4918 'sext' 'sext_ln543_143' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4919 [1/1] (3.90ns)   --->   "%tmp_761 = mul i64 %sext_ln543_143, i64 %sext_ln543_142" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4919 'mul' 'tmp_761' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4920 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln544_71 = trunc i64 %tmp_761" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4920 'trunc' 'trunc_ln544_71' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4921 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_97)   --->   "%trunc_ln545_70 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_761, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4921 'partselect' 'trunc_ln545_70' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4922 [1/1] (0.00ns)   --->   "%sext_ln543_144 = sext i32 %tmp_750" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4922 'sext' 'sext_ln543_144' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4923 [1/1] (0.00ns)   --->   "%sext_ln543_145 = sext i32 %tmp_751" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4923 'sext' 'sext_ln543_145' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4924 [1/1] (3.90ns)   --->   "%tmp_762 = mul i64 %sext_ln543_145, i64 %sext_ln543_144" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4924 'mul' 'tmp_762' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4925 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln544_72 = trunc i64 %tmp_762" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4925 'trunc' 'trunc_ln544_72' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4926 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_97)   --->   "%trunc_ln545_71 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_762, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4926 'partselect' 'trunc_ln545_71' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4927 [1/1] (0.00ns)   --->   "%sext_ln543_146 = sext i32 %tmp_752" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4927 'sext' 'sext_ln543_146' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4928 [1/1] (0.00ns)   --->   "%sext_ln543_147 = sext i32 %tmp_753" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4928 'sext' 'sext_ln543_147' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4929 [1/1] (3.90ns)   --->   "%tmp_763 = mul i64 %sext_ln543_147, i64 %sext_ln543_146" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4929 'mul' 'tmp_763' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln544_73 = trunc i64 %tmp_763" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4930 'trunc' 'trunc_ln544_73' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%tmp_467 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_73, i32 %trunc_ln544_72, i32 %trunc_ln544_71, i32 %trunc_ln544_70, i32 %trunc_ln544_69, i32 %trunc_ln544_68, i32 %trunc_ln544_67, i32 %trunc_ln544_66, i32 %trunc_ln544_65, i32 %trunc_ln544_64" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4931 'bitconcatenate' 'tmp_467' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_97)   --->   "%trunc_ln545_72 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_763, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4932 'partselect' 'trunc_ln545_72' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4933 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_97)   --->   "%tmp_468 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_72, i32 %trunc_ln545_71, i32 %trunc_ln545_70, i32 %trunc_ln545_69, i32 %trunc_ln545_68, i32 %trunc_ln545_67, i32 %trunc_ln545_66, i32 %trunc_ln545_65, i32 %trunc_ln545_64, i32 %trunc_ln545_63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4933 'bitconcatenate' 'tmp_468' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4934 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_97)   --->   "%tmp_469 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_88, i320 %tmp_468, i32 2048, i32 2367" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 4934 'partset' 'tmp_469' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_8 : Operation 4935 [1/1] (1.14ns)   --->   "%add_ln548_64 = add i32 %tmp_722, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4935 'add' 'add_ln548_64' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln548_63 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_64, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4936 'partselect' 'trunc_ln548_63' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%sext_ln548_64 = sext i9 %trunc_ln548_63" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4937 'sext' 'sext_ln548_64' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4938 [1/1] (1.14ns)   --->   "%add_ln548_65 = add i32 %tmp_724, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4938 'add' 'add_ln548_65' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4939 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln548_64 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_65, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4939 'partselect' 'trunc_ln548_64' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%sext_ln548_65 = sext i9 %trunc_ln548_64" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4940 'sext' 'sext_ln548_65' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4941 [1/1] (1.14ns)   --->   "%add_ln548_66 = add i32 %tmp_726, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4941 'add' 'add_ln548_66' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4942 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln548_65 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_66, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4942 'partselect' 'trunc_ln548_65' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4943 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%sext_ln548_66 = sext i9 %trunc_ln548_65" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4943 'sext' 'sext_ln548_66' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4944 [1/1] (1.14ns)   --->   "%add_ln548_67 = add i32 %tmp_728, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4944 'add' 'add_ln548_67' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4945 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln548_66 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_67, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4945 'partselect' 'trunc_ln548_66' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4946 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%sext_ln548_67 = sext i9 %trunc_ln548_66" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4946 'sext' 'sext_ln548_67' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4947 [1/1] (1.14ns)   --->   "%add_ln548_68 = add i32 %tmp_742, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4947 'add' 'add_ln548_68' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4948 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln548_67 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_68, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4948 'partselect' 'trunc_ln548_67' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4949 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%sext_ln548_68 = sext i9 %trunc_ln548_67" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4949 'sext' 'sext_ln548_68' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4950 [1/1] (1.14ns)   --->   "%add_ln548_69 = add i32 %tmp_744, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4950 'add' 'add_ln548_69' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4951 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln548_68 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_69, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4951 'partselect' 'trunc_ln548_68' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4952 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%sext_ln548_69 = sext i9 %trunc_ln548_68" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4952 'sext' 'sext_ln548_69' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4953 [1/1] (1.14ns)   --->   "%add_ln548_70 = add i32 %tmp_746, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4953 'add' 'add_ln548_70' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4954 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln548_69 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_70, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4954 'partselect' 'trunc_ln548_69' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4955 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%sext_ln548_70 = sext i9 %trunc_ln548_69" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4955 'sext' 'sext_ln548_70' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4956 [1/1] (1.14ns)   --->   "%add_ln548_71 = add i32 %tmp_748, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4956 'add' 'add_ln548_71' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4957 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln548_70 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_71, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4957 'partselect' 'trunc_ln548_70' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4958 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%sext_ln548_71 = sext i9 %trunc_ln548_70" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4958 'sext' 'sext_ln548_71' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4959 [1/1] (1.14ns)   --->   "%add_ln548_72 = add i32 %tmp_750, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4959 'add' 'add_ln548_72' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln548_71 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_72, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4960 'partselect' 'trunc_ln548_71' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%sext_ln548_72 = sext i9 %trunc_ln548_71" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4961 'sext' 'sext_ln548_72' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4962 [1/1] (1.14ns)   --->   "%add_ln548_73 = add i32 %tmp_752, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4962 'add' 'add_ln548_73' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4963 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%trunc_ln548_72 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_73, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4963 'partselect' 'trunc_ln548_72' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4964 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%tmp_470 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_72, i32 %sext_ln548_72, i32 %sext_ln548_71, i32 %sext_ln548_70, i32 %sext_ln548_69, i32 %sext_ln548_68, i32 %sext_ln548_67, i32 %sext_ln548_66, i32 %sext_ln548_65, i32 %sext_ln548_64" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4964 'bitconcatenate' 'tmp_470' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4965 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%sext_ln548_73 = sext i297 %tmp_470" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4965 'sext' 'sext_ln548_73' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4966 [1/1] (0.00ns)   --->   "%and_ln558_63 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_63, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4966 'bitconcatenate' 'and_ln558_63' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 4967 [1/1] (1.14ns)   --->   "%sub_ln558_64 = sub i32 %tmp_722, i32 %and_ln558_63" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4967 'sub' 'sub_ln558_64' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4968 [1/1] (0.00ns)   --->   "%and_ln558_64 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_64, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4968 'bitconcatenate' 'and_ln558_64' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 4969 [1/1] (1.14ns)   --->   "%sub_ln558_65 = sub i32 %tmp_724, i32 %and_ln558_64" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4969 'sub' 'sub_ln558_65' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4970 [1/1] (0.00ns)   --->   "%and_ln558_65 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_65, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4970 'bitconcatenate' 'and_ln558_65' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 4971 [1/1] (1.14ns)   --->   "%sub_ln558_66 = sub i32 %tmp_726, i32 %and_ln558_65" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4971 'sub' 'sub_ln558_66' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4972 [1/1] (0.00ns)   --->   "%and_ln558_66 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_66, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4972 'bitconcatenate' 'and_ln558_66' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 4973 [1/1] (1.14ns)   --->   "%sub_ln558_67 = sub i32 %tmp_728, i32 %and_ln558_66" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4973 'sub' 'sub_ln558_67' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4974 [1/1] (0.00ns)   --->   "%and_ln558_67 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_67, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4974 'bitconcatenate' 'and_ln558_67' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 4975 [1/1] (1.14ns)   --->   "%sub_ln558_68 = sub i32 %tmp_742, i32 %and_ln558_67" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4975 'sub' 'sub_ln558_68' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4976 [1/1] (0.00ns)   --->   "%and_ln558_68 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_68, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4976 'bitconcatenate' 'and_ln558_68' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 4977 [1/1] (1.14ns)   --->   "%sub_ln558_69 = sub i32 %tmp_744, i32 %and_ln558_68" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4977 'sub' 'sub_ln558_69' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4978 [1/1] (0.00ns)   --->   "%and_ln558_69 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_69, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4978 'bitconcatenate' 'and_ln558_69' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 4979 [1/1] (1.14ns)   --->   "%sub_ln558_70 = sub i32 %tmp_746, i32 %and_ln558_69" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4979 'sub' 'sub_ln558_70' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4980 [1/1] (0.00ns)   --->   "%and_ln558_70 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_70, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4980 'bitconcatenate' 'and_ln558_70' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 4981 [1/1] (1.14ns)   --->   "%sub_ln558_71 = sub i32 %tmp_748, i32 %and_ln558_70" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4981 'sub' 'sub_ln558_71' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4982 [1/1] (0.00ns)   --->   "%and_ln558_71 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_71, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4982 'bitconcatenate' 'and_ln558_71' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 4983 [1/1] (1.14ns)   --->   "%sub_ln558_72 = sub i32 %tmp_750, i32 %and_ln558_71" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4983 'sub' 'sub_ln558_72' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4984 [1/1] (0.00ns)   --->   "%and_ln558_72 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_72, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4984 'bitconcatenate' 'and_ln558_72' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 4985 [1/1] (1.14ns)   --->   "%sub_ln558_73 = sub i32 %tmp_752, i32 %and_ln558_72" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4985 'sub' 'sub_ln558_73' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_96)   --->   "%tmp_474 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_73, i32 %sub_ln558_72, i32 %sub_ln558_71, i32 %sub_ln558_70, i32 %sub_ln558_69, i32 %sub_ln558_68, i32 %sub_ln558_67, i32 %sub_ln558_66, i32 %sub_ln558_65, i32 %sub_ln558_64" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4986 'bitconcatenate' 'tmp_474' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 4987 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_96)   --->   "%tmp_475 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_88, i320 %tmp_474, i32 2048, i32 2367" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 4987 'partset' 'tmp_475' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 4988 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_94)   --->   "%select_ln535_93 = select i1 %icmp_ln535_5, i320 %sext_ln548_73, i320 %select_ln535_92" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4988 'select' 'select_ln535_93' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 4989 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_94 = select i1 %icmp_ln535_6, i320 %tmp_467, i320 %select_ln535_93" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4989 'select' 'select_ln535_94' <Predicate = (!icmp_ln535_7)> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 4990 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_95 = select i1 %icmp_ln535_7, i320 %tmp_466, i320 %select_ln535_94" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4990 'select' 'select_ln535_95' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 4991 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_96 = select i1 %icmp_ln535_2, i8192 %tmp_475, i8192 %select_ln535_88" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4991 'select' 'select_ln535_96' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 4992 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_97 = select i1 %icmp_ln535_6, i8192 %tmp_469, i8192 %select_ln535_96" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 4992 'select' 'select_ln535_97' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 4993 [1/1] (1.14ns)   --->   "%add_ln537_74 = add i32 %tmp_799, i32 %tmp_798" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 4993 'add' 'add_ln537_74' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4994 [1/1] (1.14ns)   --->   "%sub_ln540_74 = sub i32 %tmp_798, i32 %tmp_799" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 4994 'sub' 'sub_ln540_74' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4995 [1/1] (0.00ns)   --->   "%sext_ln543_148 = sext i32 %tmp_798" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4995 'sext' 'sext_ln543_148' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4996 [1/1] (0.00ns)   --->   "%sext_ln543_149 = sext i32 %tmp_799" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4996 'sext' 'sext_ln543_149' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 4997 [1/1] (3.90ns)   --->   "%tmp_800 = mul i64 %sext_ln543_149, i64 %sext_ln543_148" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 4997 'mul' 'tmp_800' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 4998 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_103)   --->   "%trunc_ln544_74 = trunc i64 %tmp_800" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 4998 'trunc' 'trunc_ln544_74' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 4999 [1/1] (1.14ns)   --->   "%add_ln548_74 = add i32 %tmp_798, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 4999 'add' 'add_ln548_74' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 5000 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_101)   --->   "%trunc_ln548_73 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_74, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5000 'partselect' 'trunc_ln548_73' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 5001 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_101)   --->   "%sext_ln548_74 = sext i9 %trunc_ln548_73" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5001 'sext' 'sext_ln548_74' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_8 : Operation 5002 [1/1] (1.14ns)   --->   "%add_ln557_74 = add i32 %tmp_798, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5002 'add' 'add_ln557_74' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 5003 [1/1] (0.00ns)   --->   "%trunc_ln557_73 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_74, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5003 'partselect' 'trunc_ln557_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_99)   --->   "%sext_ln557_74 = sext i19 %trunc_ln557_73" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5004 'sext' 'sext_ln557_74' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00>
ST_8 : Operation 5005 [1/1] (0.00ns)   --->   "%and_ln558_73 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_73, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5005 'bitconcatenate' 'and_ln558_73' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_8 : Operation 5006 [1/1] (1.14ns)   --->   "%sub_ln558_74 = sub i32 %tmp_798, i32 %and_ln558_73" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5006 'sub' 'sub_ln558_74' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 5007 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_99)   --->   "%select_ln535_98 = select i1 %icmp_ln535_2, i32 %sext_ln557_74, i32 %add_ln537_74" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5007 'select' 'select_ln535_98' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 5008 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_99 = select i1 %icmp_ln535_3, i32 %tmp_798, i32 %select_ln535_98" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5008 'select' 'select_ln535_99' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 5009 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_101)   --->   "%select_ln535_100 = select i1 %icmp_ln535_4, i32 %add_ln551_74, i32 %select_ln535_99" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5009 'select' 'select_ln535_100' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 5010 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_101 = select i1 %icmp_ln535_5, i32 %sext_ln548_74, i32 %select_ln535_100" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5010 'select' 'select_ln535_101' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_103)   --->   "%select_ln535_102 = select i1 %icmp_ln535_6, i32 %trunc_ln544_74, i32 %select_ln535_101" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5011 'select' 'select_ln535_102' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 5012 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_103 = select i1 %icmp_ln535_7, i32 %sub_ln540_74, i32 %select_ln535_102" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5012 'select' 'select_ln535_103' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.77>
ST_9 : Operation 5013 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_105)   --->   "%trunc_ln545_73 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_800, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5013 'partselect' 'trunc_ln545_73' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_9 : Operation 5014 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_105)   --->   "%tmp_801 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_97, i32 %trunc_ln545_73, i32 2368, i32 2399" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5014 'partset' 'tmp_801' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_9 : Operation 5015 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_104)   --->   "%tmp_803 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_97, i32 %sub_ln558_74, i32 2368, i32 2399" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5015 'partset' 'tmp_803' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_9 : Operation 5016 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_104 = select i1 %icmp_ln535_2, i8192 %tmp_803, i8192 %select_ln535_97" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5016 'select' 'select_ln535_104' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 5017 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_105 = select i1 %icmp_ln535_6, i8192 %tmp_801, i8192 %select_ln535_104" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5017 'select' 'select_ln535_105' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 5018 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_113)   --->   "%tmp_510 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_84, i32 %sub_ln558_83, i32 %sub_ln558_82, i32 %sub_ln558_81, i32 %sub_ln558_80, i32 %sub_ln558_79, i32 %sub_ln558_78, i32 %sub_ln558_77, i32 %sub_ln558_76, i32 %sub_ln558_75" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5018 'bitconcatenate' 'tmp_510' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_9 : Operation 5019 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_113)   --->   "%tmp_511 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_105, i320 %tmp_510, i32 2400, i32 2719" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5019 'partset' 'tmp_511' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_9 : Operation 5020 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_113 = select i1 %icmp_ln535_2, i8192 %tmp_511, i8192 %select_ln535_105" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5020 'select' 'select_ln535_113' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.82>
ST_10 : Operation 5021 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_114)   --->   "%trunc_ln545_74 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_836, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5021 'partselect' 'trunc_ln545_74' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5022 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_114)   --->   "%trunc_ln545_75 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_837, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5022 'partselect' 'trunc_ln545_75' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5023 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_114)   --->   "%trunc_ln545_76 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_838, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5023 'partselect' 'trunc_ln545_76' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5024 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_114)   --->   "%trunc_ln545_77 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_839, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5024 'partselect' 'trunc_ln545_77' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_114)   --->   "%trunc_ln545_78 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_840, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5025 'partselect' 'trunc_ln545_78' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5026 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_114)   --->   "%trunc_ln545_79 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_841, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5026 'partselect' 'trunc_ln545_79' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5027 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_114)   --->   "%trunc_ln545_80 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_842, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5027 'partselect' 'trunc_ln545_80' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5028 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_114)   --->   "%trunc_ln545_81 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_843, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5028 'partselect' 'trunc_ln545_81' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_114)   --->   "%trunc_ln545_82 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_844, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5029 'partselect' 'trunc_ln545_82' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_114)   --->   "%trunc_ln545_83 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_845, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5030 'partselect' 'trunc_ln545_83' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5031 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_114)   --->   "%tmp_504 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_83, i32 %trunc_ln545_82, i32 %trunc_ln545_81, i32 %trunc_ln545_80, i32 %trunc_ln545_79, i32 %trunc_ln545_78, i32 %trunc_ln545_77, i32 %trunc_ln545_76, i32 %trunc_ln545_75, i32 %trunc_ln545_74" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5031 'bitconcatenate' 'tmp_504' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_114)   --->   "%tmp_505 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_105, i320 %tmp_504, i32 2400, i32 2719" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5032 'partset' 'tmp_505' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5033 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_114 = select i1 %icmp_ln535_6, i8192 %tmp_505, i8192 %select_ln535_113" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5033 'select' 'select_ln535_114' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 5034 [1/1] (1.14ns)   --->   "%sub_ln540_86 = sub i32 %tmp_870, i32 %tmp_871" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 5034 'sub' 'sub_ln540_86' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5035 [1/1] (1.14ns)   --->   "%sub_ln540_88 = sub i32 %tmp_886, i32 %tmp_887" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 5035 'sub' 'sub_ln540_88' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5036 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_121)   --->   "%tmp_522 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln540_88, i32 %sub_ln540_87, i32 %sub_ln540_86, i32 %sub_ln540_85" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 5036 'bitconcatenate' 'tmp_522' <Predicate = (icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5037 [1/1] (0.00ns)   --->   "%sext_ln543_170 = sext i32 %tmp_868" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5037 'sext' 'sext_ln543_170' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 5038 [1/1] (0.00ns)   --->   "%sext_ln543_171 = sext i32 %tmp_869" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5038 'sext' 'sext_ln543_171' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 5039 [1/1] (3.90ns)   --->   "%tmp_888 = mul i64 %sext_ln543_171, i64 %sext_ln543_170" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5039 'mul' 'tmp_888' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5040 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%trunc_ln544_85 = trunc i64 %tmp_888" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5040 'trunc' 'trunc_ln544_85' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5041 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_123)   --->   "%trunc_ln545_84 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_888, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5041 'partselect' 'trunc_ln545_84' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5042 [1/1] (0.00ns)   --->   "%sext_ln543_172 = sext i32 %tmp_870" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5042 'sext' 'sext_ln543_172' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 5043 [1/1] (0.00ns)   --->   "%sext_ln543_173 = sext i32 %tmp_871" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5043 'sext' 'sext_ln543_173' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 5044 [1/1] (3.90ns)   --->   "%tmp_889 = mul i64 %sext_ln543_173, i64 %sext_ln543_172" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5044 'mul' 'tmp_889' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5045 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%trunc_ln544_86 = trunc i64 %tmp_889" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5045 'trunc' 'trunc_ln544_86' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5046 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_123)   --->   "%trunc_ln545_85 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_889, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5046 'partselect' 'trunc_ln545_85' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5047 [1/1] (0.00ns)   --->   "%sext_ln543_174 = sext i32 %tmp_872" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5047 'sext' 'sext_ln543_174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 5048 [1/1] (0.00ns)   --->   "%sext_ln543_175 = sext i32 %tmp_873" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5048 'sext' 'sext_ln543_175' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 5049 [1/1] (3.90ns)   --->   "%tmp_890 = mul i64 %sext_ln543_175, i64 %sext_ln543_174" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5049 'mul' 'tmp_890' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5050 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%trunc_ln544_87 = trunc i64 %tmp_890" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5050 'trunc' 'trunc_ln544_87' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5051 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_123)   --->   "%trunc_ln545_86 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_890, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5051 'partselect' 'trunc_ln545_86' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5052 [1/1] (0.00ns)   --->   "%sext_ln543_176 = sext i32 %tmp_886" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5052 'sext' 'sext_ln543_176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 5053 [1/1] (0.00ns)   --->   "%sext_ln543_177 = sext i32 %tmp_887" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5053 'sext' 'sext_ln543_177' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 5054 [1/1] (3.90ns)   --->   "%tmp_891 = mul i64 %sext_ln543_177, i64 %sext_ln543_176" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5054 'mul' 'tmp_891' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5055 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%trunc_ln544_88 = trunc i64 %tmp_891" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5055 'trunc' 'trunc_ln544_88' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5056 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%tmp_523 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln544_88, i32 %trunc_ln544_87, i32 %trunc_ln544_86, i32 %trunc_ln544_85" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5056 'bitconcatenate' 'tmp_523' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5057 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_123)   --->   "%trunc_ln545_87 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_891, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5057 'partselect' 'trunc_ln545_87' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5058 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_123)   --->   "%tmp_524 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln545_87, i32 %trunc_ln545_86, i32 %trunc_ln545_85, i32 %trunc_ln545_84" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5058 'bitconcatenate' 'tmp_524' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5059 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_123)   --->   "%tmp_525 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_114, i128 %tmp_524, i32 2720, i32 2847" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5059 'partset' 'tmp_525' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_10 : Operation 5060 [1/1] (1.14ns)   --->   "%add_ln548_85 = add i32 %tmp_868, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5060 'add' 'add_ln548_85' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5061 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%trunc_ln548_84 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_85, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5061 'partselect' 'trunc_ln548_84' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%sext_ln548_85 = sext i9 %trunc_ln548_84" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5062 'sext' 'sext_ln548_85' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5063 [1/1] (1.14ns)   --->   "%add_ln548_86 = add i32 %tmp_870, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5063 'add' 'add_ln548_86' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5064 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%trunc_ln548_85 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_86, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5064 'partselect' 'trunc_ln548_85' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5065 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%sext_ln548_86 = sext i9 %trunc_ln548_85" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5065 'sext' 'sext_ln548_86' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5066 [1/1] (1.14ns)   --->   "%add_ln548_87 = add i32 %tmp_872, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5066 'add' 'add_ln548_87' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%trunc_ln548_86 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_87, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5067 'partselect' 'trunc_ln548_86' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5068 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%sext_ln548_87 = sext i9 %trunc_ln548_86" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5068 'sext' 'sext_ln548_87' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5069 [1/1] (1.14ns)   --->   "%add_ln548_88 = add i32 %tmp_886, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5069 'add' 'add_ln548_88' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5070 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%trunc_ln548_87 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_88, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5070 'partselect' 'trunc_ln548_87' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%tmp_526 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i9.i32.i32.i32, i9 %trunc_ln548_87, i32 %sext_ln548_87, i32 %sext_ln548_86, i32 %sext_ln548_85" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5071 'bitconcatenate' 'tmp_526' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5072 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%sext_ln548_88 = sext i105 %tmp_526" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5072 'sext' 'sext_ln548_88' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_10 : Operation 5073 [1/1] (0.00ns)   --->   "%and_ln558_84 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_84, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5073 'bitconcatenate' 'and_ln558_84' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_10 : Operation 5074 [1/1] (1.14ns)   --->   "%sub_ln558_85 = sub i32 %tmp_868, i32 %and_ln558_84" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5074 'sub' 'sub_ln558_85' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5075 [1/1] (0.00ns)   --->   "%and_ln558_85 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_85, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5075 'bitconcatenate' 'and_ln558_85' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_10 : Operation 5076 [1/1] (1.14ns)   --->   "%sub_ln558_86 = sub i32 %tmp_870, i32 %and_ln558_85" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5076 'sub' 'sub_ln558_86' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5077 [1/1] (0.00ns)   --->   "%and_ln558_86 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_86, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5077 'bitconcatenate' 'and_ln558_86' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_10 : Operation 5078 [1/1] (1.14ns)   --->   "%sub_ln558_87 = sub i32 %tmp_872, i32 %and_ln558_86" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5078 'sub' 'sub_ln558_87' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5079 [1/1] (0.00ns)   --->   "%and_ln558_87 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_87, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5079 'bitconcatenate' 'and_ln558_87' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_10 : Operation 5080 [1/1] (1.14ns)   --->   "%sub_ln558_88 = sub i32 %tmp_886, i32 %and_ln558_87" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5080 'sub' 'sub_ln558_88' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 5081 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_122)   --->   "%tmp_530 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln558_88, i32 %sub_ln558_87, i32 %sub_ln558_86, i32 %sub_ln558_85" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5081 'bitconcatenate' 'tmp_530' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_10 : Operation 5082 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_122)   --->   "%tmp_531 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_114, i128 %tmp_530, i32 2720, i32 2847" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5082 'partset' 'tmp_531' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_10 : Operation 5083 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_120)   --->   "%select_ln535_119 = select i1 %icmp_ln535_5, i128 %sext_ln548_88, i128 %select_ln535_118" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5083 'select' 'select_ln535_119' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 5084 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_120 = select i1 %icmp_ln535_6, i128 %tmp_523, i128 %select_ln535_119" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5084 'select' 'select_ln535_120' <Predicate = (!icmp_ln535_7)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 5085 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_121 = select i1 %icmp_ln535_7, i128 %tmp_522, i128 %select_ln535_120" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5085 'select' 'select_ln535_121' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 5086 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_122 = select i1 %icmp_ln535_2, i8192 %tmp_531, i8192 %select_ln535_114" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5086 'select' 'select_ln535_122' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 5087 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_123 = select i1 %icmp_ln535_6, i8192 %tmp_525, i8192 %select_ln535_122" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5087 'select' 'select_ln535_123' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.77>
ST_11 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_132)   --->   "%trunc_ln545_88 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_928, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5088 'partselect' 'trunc_ln545_88' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_11 : Operation 5089 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_132)   --->   "%trunc_ln545_89 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_929, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5089 'partselect' 'trunc_ln545_89' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_11 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_132)   --->   "%trunc_ln545_90 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_930, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5090 'partselect' 'trunc_ln545_90' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_11 : Operation 5091 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_132)   --->   "%trunc_ln545_91 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_931, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5091 'partselect' 'trunc_ln545_91' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_11 : Operation 5092 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_132)   --->   "%trunc_ln545_92 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_932, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5092 'partselect' 'trunc_ln545_92' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_11 : Operation 5093 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_132)   --->   "%trunc_ln545_93 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_933, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5093 'partselect' 'trunc_ln545_93' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_11 : Operation 5094 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_132)   --->   "%trunc_ln545_94 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_934, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5094 'partselect' 'trunc_ln545_94' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_11 : Operation 5095 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_132)   --->   "%trunc_ln545_95 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_935, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5095 'partselect' 'trunc_ln545_95' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_11 : Operation 5096 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_132)   --->   "%trunc_ln545_96 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_936, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5096 'partselect' 'trunc_ln545_96' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_11 : Operation 5097 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_132)   --->   "%trunc_ln545_97 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_937, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5097 'partselect' 'trunc_ln545_97' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_11 : Operation 5098 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_132)   --->   "%tmp_556 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_97, i32 %trunc_ln545_96, i32 %trunc_ln545_95, i32 %trunc_ln545_94, i32 %trunc_ln545_93, i32 %trunc_ln545_92, i32 %trunc_ln545_91, i32 %trunc_ln545_90, i32 %trunc_ln545_89, i32 %trunc_ln545_88" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5098 'bitconcatenate' 'tmp_556' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_11 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_132)   --->   "%tmp_557 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_123, i320 %tmp_556, i32 2848, i32 3167" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5099 'partset' 'tmp_557' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_11 : Operation 5100 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_131)   --->   "%tmp_562 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_98, i32 %sub_ln558_97, i32 %sub_ln558_96, i32 %sub_ln558_95, i32 %sub_ln558_94, i32 %sub_ln558_93, i32 %sub_ln558_92, i32 %sub_ln558_91, i32 %sub_ln558_90, i32 %sub_ln558_89" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5100 'bitconcatenate' 'tmp_562' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_11 : Operation 5101 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_131)   --->   "%tmp_563 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_123, i320 %tmp_562, i32 2848, i32 3167" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5101 'partset' 'tmp_563' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_11 : Operation 5102 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_131 = select i1 %icmp_ln535_2, i8192 %tmp_563, i8192 %select_ln535_123" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5102 'select' 'select_ln535_131' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 5103 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_132 = select i1 %icmp_ln535_6, i8192 %tmp_557, i8192 %select_ln535_131" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5103 'select' 'select_ln535_132' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 5104 [1/1] (1.14ns)   --->   "%add_ln537_99 = add i32 %tmp_961, i32 %tmp_960" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 5104 'add' 'add_ln537_99' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4 & !icmp_ln535_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 5105 [1/1] (1.14ns)   --->   "%sub_ln540_99 = sub i32 %tmp_960, i32 %tmp_961" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 5105 'sub' 'sub_ln540_99' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 5106 [1/1] (0.00ns)   --->   "%sext_ln543_198 = sext i32 %tmp_960" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5106 'sext' 'sext_ln543_198' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 5107 [1/1] (0.00ns)   --->   "%sext_ln543_199 = sext i32 %tmp_961" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5107 'sext' 'sext_ln543_199' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 5108 [1/1] (3.90ns)   --->   "%tmp_974 = mul i64 %sext_ln543_199, i64 %sext_ln543_198" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5108 'mul' 'tmp_974' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 5109 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_138)   --->   "%trunc_ln544_99 = trunc i64 %tmp_974" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5109 'trunc' 'trunc_ln544_99' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_11 : Operation 5110 [1/1] (1.14ns)   --->   "%add_ln548_99 = add i32 %tmp_960, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5110 'add' 'add_ln548_99' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 5111 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_138)   --->   "%trunc_ln548_98 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_99, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5111 'partselect' 'trunc_ln548_98' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_11 : Operation 5112 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_138)   --->   "%sext_ln548_99 = sext i9 %trunc_ln548_98" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5112 'sext' 'sext_ln548_99' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_11 : Operation 5113 [1/1] (1.14ns)   --->   "%add_ln557_99 = add i32 %tmp_960, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5113 'add' 'add_ln557_99' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 5114 [1/1] (0.00ns)   --->   "%trunc_ln557_98 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_99, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5114 'partselect' 'trunc_ln557_98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 5115 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_134)   --->   "%sext_ln557_99 = sext i19 %trunc_ln557_98" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5115 'sext' 'sext_ln557_99' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00>
ST_11 : Operation 5116 [1/1] (0.00ns)   --->   "%and_ln558_98 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_98, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5116 'bitconcatenate' 'and_ln558_98' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_11 : Operation 5117 [1/1] (1.14ns)   --->   "%sub_ln558_99 = sub i32 %tmp_960, i32 %and_ln558_98" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5117 'sub' 'sub_ln558_99' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 5118 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_140)   --->   "%tmp_977 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_132, i32 %sub_ln558_99, i32 3168, i32 3199" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5118 'partset' 'tmp_977' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_11 : Operation 5119 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_134)   --->   "%select_ln535_133 = select i1 %icmp_ln535_1, i32 %sub_ln540_99, i32 %add_ln537_99" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5119 'select' 'select_ln535_133' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 5120 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_134 = select i1 %icmp_ln535_2, i32 %sext_ln557_99, i32 %select_ln535_133" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5120 'select' 'select_ln535_134' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 5121 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_136)   --->   "%select_ln535_135 = select i1 %icmp_ln535_3, i32 %tmp_960, i32 %select_ln535_134" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5121 'select' 'select_ln535_135' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 5122 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_136 = select i1 %icmp_ln535_4, i32 %add_ln551_99, i32 %select_ln535_135" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5122 'select' 'select_ln535_136' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 5123 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_138)   --->   "%select_ln535_137 = select i1 %icmp_ln535_5, i32 %sext_ln548_99, i32 %select_ln535_136" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5123 'select' 'select_ln535_137' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 5124 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_138 = select i1 %icmp_ln535_6, i32 %trunc_ln544_99, i32 %select_ln535_137" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5124 'select' 'select_ln535_138' <Predicate = (!icmp_ln535_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 5125 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_139 = select i1 %icmp_ln535_7, i32 %sub_ln540_99, i32 %select_ln535_138" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5125 'select' 'select_ln535_139' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 5126 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_140 = select i1 %icmp_ln535_2, i8192 %tmp_977, i8192 %select_ln535_132" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5126 'select' 'select_ln535_140' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.82>
ST_12 : Operation 5127 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_141)   --->   "%trunc_ln545_98 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_974, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5127 'partselect' 'trunc_ln545_98' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5128 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_141)   --->   "%tmp_975 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_132, i32 %trunc_ln545_98, i32 3168, i32 3199" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5128 'partset' 'tmp_975' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5129 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_141 = select i1 %icmp_ln535_6, i8192 %tmp_975, i8192 %select_ln535_140" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5129 'select' 'select_ln535_141' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5130 [1/1] (1.14ns)   --->   "%sub_ln540_100 = sub i32 %tmp_978, i32 %tmp_979" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 5130 'sub' 'sub_ln540_100' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5131 [1/1] (1.14ns)   --->   "%sub_ln540_102 = sub i32 %tmp_982, i32 %tmp_983" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 5131 'sub' 'sub_ln540_102' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5132 [1/1] (1.14ns)   --->   "%sub_ln540_104 = sub i32 %tmp_986, i32 %tmp_987" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 5132 'sub' 'sub_ln540_104' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5133 [1/1] (1.14ns)   --->   "%sub_ln540_106 = sub i32 %tmp_990, i32 %tmp_991" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 5133 'sub' 'sub_ln540_106' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5134 [1/1] (1.14ns)   --->   "%sub_ln540_108 = sub i32 %tmp_1006, i32 %tmp_1007" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 5134 'sub' 'sub_ln540_108' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5135 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_148)   --->   "%tmp_590 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln540_109, i32 %sub_ln540_108, i32 %sub_ln540_107, i32 %sub_ln540_106, i32 %sub_ln540_105, i32 %sub_ln540_104, i32 %sub_ln540_103, i32 %sub_ln540_102, i32 %sub_ln540_101, i32 %sub_ln540_100" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 5135 'bitconcatenate' 'tmp_590' <Predicate = (icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5136 [1/1] (0.00ns)   --->   "%sext_ln543_200 = sext i32 %tmp_978" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5136 'sext' 'sext_ln543_200' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5137 [1/1] (0.00ns)   --->   "%sext_ln543_201 = sext i32 %tmp_979" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5137 'sext' 'sext_ln543_201' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5138 [1/1] (3.90ns)   --->   "%tmp_1010 = mul i64 %sext_ln543_201, i64 %sext_ln543_200" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5138 'mul' 'tmp_1010' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5139 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln544_100 = trunc i64 %tmp_1010" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5139 'trunc' 'trunc_ln544_100' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_150)   --->   "%trunc_ln545_99 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1010, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5140 'partselect' 'trunc_ln545_99' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5141 [1/1] (0.00ns)   --->   "%sext_ln543_202 = sext i32 %tmp_980" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5141 'sext' 'sext_ln543_202' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5142 [1/1] (0.00ns)   --->   "%sext_ln543_203 = sext i32 %tmp_981" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5142 'sext' 'sext_ln543_203' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5143 [1/1] (3.90ns)   --->   "%tmp_1011 = mul i64 %sext_ln543_203, i64 %sext_ln543_202" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5143 'mul' 'tmp_1011' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5144 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln544_101 = trunc i64 %tmp_1011" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5144 'trunc' 'trunc_ln544_101' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5145 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_150)   --->   "%trunc_ln545_100 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1011, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5145 'partselect' 'trunc_ln545_100' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5146 [1/1] (0.00ns)   --->   "%sext_ln543_204 = sext i32 %tmp_982" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5146 'sext' 'sext_ln543_204' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5147 [1/1] (0.00ns)   --->   "%sext_ln543_205 = sext i32 %tmp_983" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5147 'sext' 'sext_ln543_205' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5148 [1/1] (3.90ns)   --->   "%tmp_1012 = mul i64 %sext_ln543_205, i64 %sext_ln543_204" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5148 'mul' 'tmp_1012' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5149 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln544_102 = trunc i64 %tmp_1012" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5149 'trunc' 'trunc_ln544_102' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_150)   --->   "%trunc_ln545_101 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1012, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5150 'partselect' 'trunc_ln545_101' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5151 [1/1] (0.00ns)   --->   "%sext_ln543_206 = sext i32 %tmp_984" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5151 'sext' 'sext_ln543_206' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5152 [1/1] (0.00ns)   --->   "%sext_ln543_207 = sext i32 %tmp_985" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5152 'sext' 'sext_ln543_207' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5153 [1/1] (3.90ns)   --->   "%tmp_1013 = mul i64 %sext_ln543_207, i64 %sext_ln543_206" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5153 'mul' 'tmp_1013' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5154 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln544_103 = trunc i64 %tmp_1013" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5154 'trunc' 'trunc_ln544_103' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5155 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_150)   --->   "%trunc_ln545_102 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1013, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5155 'partselect' 'trunc_ln545_102' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5156 [1/1] (0.00ns)   --->   "%sext_ln543_208 = sext i32 %tmp_986" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5156 'sext' 'sext_ln543_208' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5157 [1/1] (0.00ns)   --->   "%sext_ln543_209 = sext i32 %tmp_987" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5157 'sext' 'sext_ln543_209' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5158 [1/1] (3.90ns)   --->   "%tmp_1014 = mul i64 %sext_ln543_209, i64 %sext_ln543_208" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5158 'mul' 'tmp_1014' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5159 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln544_104 = trunc i64 %tmp_1014" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5159 'trunc' 'trunc_ln544_104' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5160 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_150)   --->   "%trunc_ln545_103 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1014, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5160 'partselect' 'trunc_ln545_103' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5161 [1/1] (0.00ns)   --->   "%sext_ln543_210 = sext i32 %tmp_988" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5161 'sext' 'sext_ln543_210' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5162 [1/1] (0.00ns)   --->   "%sext_ln543_211 = sext i32 %tmp_989" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5162 'sext' 'sext_ln543_211' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5163 [1/1] (3.90ns)   --->   "%tmp_1015 = mul i64 %sext_ln543_211, i64 %sext_ln543_210" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5163 'mul' 'tmp_1015' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5164 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln544_105 = trunc i64 %tmp_1015" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5164 'trunc' 'trunc_ln544_105' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5165 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_150)   --->   "%trunc_ln545_104 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1015, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5165 'partselect' 'trunc_ln545_104' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5166 [1/1] (0.00ns)   --->   "%sext_ln543_212 = sext i32 %tmp_990" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5166 'sext' 'sext_ln543_212' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5167 [1/1] (0.00ns)   --->   "%sext_ln543_213 = sext i32 %tmp_991" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5167 'sext' 'sext_ln543_213' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5168 [1/1] (3.90ns)   --->   "%tmp_1016 = mul i64 %sext_ln543_213, i64 %sext_ln543_212" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5168 'mul' 'tmp_1016' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5169 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln544_106 = trunc i64 %tmp_1016" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5169 'trunc' 'trunc_ln544_106' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5170 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_150)   --->   "%trunc_ln545_105 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1016, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5170 'partselect' 'trunc_ln545_105' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5171 [1/1] (0.00ns)   --->   "%sext_ln543_214 = sext i32 %tmp_992" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5171 'sext' 'sext_ln543_214' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5172 [1/1] (0.00ns)   --->   "%sext_ln543_215 = sext i32 %tmp_993" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5172 'sext' 'sext_ln543_215' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5173 [1/1] (3.90ns)   --->   "%tmp_1017 = mul i64 %sext_ln543_215, i64 %sext_ln543_214" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5173 'mul' 'tmp_1017' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5174 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln544_107 = trunc i64 %tmp_1017" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5174 'trunc' 'trunc_ln544_107' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5175 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_150)   --->   "%trunc_ln545_106 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1017, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5175 'partselect' 'trunc_ln545_106' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5176 [1/1] (0.00ns)   --->   "%sext_ln543_216 = sext i32 %tmp_1006" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5176 'sext' 'sext_ln543_216' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5177 [1/1] (0.00ns)   --->   "%sext_ln543_217 = sext i32 %tmp_1007" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5177 'sext' 'sext_ln543_217' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5178 [1/1] (3.90ns)   --->   "%tmp_1018 = mul i64 %sext_ln543_217, i64 %sext_ln543_216" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5178 'mul' 'tmp_1018' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5179 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln544_108 = trunc i64 %tmp_1018" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5179 'trunc' 'trunc_ln544_108' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5180 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_150)   --->   "%trunc_ln545_107 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1018, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5180 'partselect' 'trunc_ln545_107' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5181 [1/1] (0.00ns)   --->   "%sext_ln543_218 = sext i32 %tmp_1008" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5181 'sext' 'sext_ln543_218' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5182 [1/1] (0.00ns)   --->   "%sext_ln543_219 = sext i32 %tmp_1009" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5182 'sext' 'sext_ln543_219' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5183 [1/1] (3.90ns)   --->   "%tmp_1019 = mul i64 %sext_ln543_219, i64 %sext_ln543_218" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5183 'mul' 'tmp_1019' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5184 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln544_109 = trunc i64 %tmp_1019" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5184 'trunc' 'trunc_ln544_109' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5185 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%tmp_591 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_109, i32 %trunc_ln544_108, i32 %trunc_ln544_107, i32 %trunc_ln544_106, i32 %trunc_ln544_105, i32 %trunc_ln544_104, i32 %trunc_ln544_103, i32 %trunc_ln544_102, i32 %trunc_ln544_101, i32 %trunc_ln544_100" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5185 'bitconcatenate' 'tmp_591' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5186 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_150)   --->   "%trunc_ln545_108 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1019, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5186 'partselect' 'trunc_ln545_108' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5187 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_150)   --->   "%tmp_592 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_108, i32 %trunc_ln545_107, i32 %trunc_ln545_106, i32 %trunc_ln545_105, i32 %trunc_ln545_104, i32 %trunc_ln545_103, i32 %trunc_ln545_102, i32 %trunc_ln545_101, i32 %trunc_ln545_100, i32 %trunc_ln545_99" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5187 'bitconcatenate' 'tmp_592' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_150)   --->   "%tmp_593 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_141, i320 %tmp_592, i32 3200, i32 3519" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5188 'partset' 'tmp_593' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_12 : Operation 5189 [1/1] (1.14ns)   --->   "%add_ln548_100 = add i32 %tmp_978, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5189 'add' 'add_ln548_100' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5190 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln548_99 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_100, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5190 'partselect' 'trunc_ln548_99' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5191 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%sext_ln548_100 = sext i9 %trunc_ln548_99" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5191 'sext' 'sext_ln548_100' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5192 [1/1] (1.14ns)   --->   "%add_ln548_101 = add i32 %tmp_980, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5192 'add' 'add_ln548_101' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5193 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln548_100 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_101, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5193 'partselect' 'trunc_ln548_100' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5194 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%sext_ln548_101 = sext i9 %trunc_ln548_100" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5194 'sext' 'sext_ln548_101' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5195 [1/1] (1.14ns)   --->   "%add_ln548_102 = add i32 %tmp_982, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5195 'add' 'add_ln548_102' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5196 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln548_101 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_102, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5196 'partselect' 'trunc_ln548_101' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%sext_ln548_102 = sext i9 %trunc_ln548_101" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5197 'sext' 'sext_ln548_102' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5198 [1/1] (1.14ns)   --->   "%add_ln548_103 = add i32 %tmp_984, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5198 'add' 'add_ln548_103' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5199 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln548_102 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_103, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5199 'partselect' 'trunc_ln548_102' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%sext_ln548_103 = sext i9 %trunc_ln548_102" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5200 'sext' 'sext_ln548_103' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5201 [1/1] (1.14ns)   --->   "%add_ln548_104 = add i32 %tmp_986, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5201 'add' 'add_ln548_104' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln548_103 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_104, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5202 'partselect' 'trunc_ln548_103' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5203 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%sext_ln548_104 = sext i9 %trunc_ln548_103" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5203 'sext' 'sext_ln548_104' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5204 [1/1] (1.14ns)   --->   "%add_ln548_105 = add i32 %tmp_988, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5204 'add' 'add_ln548_105' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5205 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln548_104 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_105, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5205 'partselect' 'trunc_ln548_104' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5206 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%sext_ln548_105 = sext i9 %trunc_ln548_104" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5206 'sext' 'sext_ln548_105' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5207 [1/1] (1.14ns)   --->   "%add_ln548_106 = add i32 %tmp_990, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5207 'add' 'add_ln548_106' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5208 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln548_105 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_106, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5208 'partselect' 'trunc_ln548_105' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5209 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%sext_ln548_106 = sext i9 %trunc_ln548_105" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5209 'sext' 'sext_ln548_106' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5210 [1/1] (1.14ns)   --->   "%add_ln548_107 = add i32 %tmp_992, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5210 'add' 'add_ln548_107' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5211 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln548_106 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_107, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5211 'partselect' 'trunc_ln548_106' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5212 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%sext_ln548_107 = sext i9 %trunc_ln548_106" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5212 'sext' 'sext_ln548_107' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5213 [1/1] (1.14ns)   --->   "%add_ln548_108 = add i32 %tmp_1006, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5213 'add' 'add_ln548_108' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5214 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln548_107 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_108, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5214 'partselect' 'trunc_ln548_107' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5215 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%sext_ln548_108 = sext i9 %trunc_ln548_107" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5215 'sext' 'sext_ln548_108' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5216 [1/1] (1.14ns)   --->   "%add_ln548_109 = add i32 %tmp_1008, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5216 'add' 'add_ln548_109' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5217 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%trunc_ln548_108 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_109, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5217 'partselect' 'trunc_ln548_108' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5218 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%tmp_594 = bitconcatenate i297 @_ssdm_op_BitConcatenate.i297.i9.i32.i32.i32.i32.i32.i32.i32.i32.i32, i9 %trunc_ln548_108, i32 %sext_ln548_108, i32 %sext_ln548_107, i32 %sext_ln548_106, i32 %sext_ln548_105, i32 %sext_ln548_104, i32 %sext_ln548_103, i32 %sext_ln548_102, i32 %sext_ln548_101, i32 %sext_ln548_100" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5218 'bitconcatenate' 'tmp_594' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5219 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%sext_ln548_109 = sext i297 %tmp_594" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5219 'sext' 'sext_ln548_109' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_12 : Operation 5220 [1/1] (0.00ns)   --->   "%and_ln558_99 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_99, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5220 'bitconcatenate' 'and_ln558_99' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_12 : Operation 5221 [1/1] (1.14ns)   --->   "%sub_ln558_100 = sub i32 %tmp_978, i32 %and_ln558_99" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5221 'sub' 'sub_ln558_100' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5222 [1/1] (0.00ns)   --->   "%and_ln558_100 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_100, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5222 'bitconcatenate' 'and_ln558_100' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_12 : Operation 5223 [1/1] (1.14ns)   --->   "%sub_ln558_101 = sub i32 %tmp_980, i32 %and_ln558_100" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5223 'sub' 'sub_ln558_101' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5224 [1/1] (0.00ns)   --->   "%and_ln558_101 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_101, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5224 'bitconcatenate' 'and_ln558_101' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_12 : Operation 5225 [1/1] (1.14ns)   --->   "%sub_ln558_102 = sub i32 %tmp_982, i32 %and_ln558_101" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5225 'sub' 'sub_ln558_102' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5226 [1/1] (0.00ns)   --->   "%and_ln558_102 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_102, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5226 'bitconcatenate' 'and_ln558_102' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_12 : Operation 5227 [1/1] (1.14ns)   --->   "%sub_ln558_103 = sub i32 %tmp_984, i32 %and_ln558_102" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5227 'sub' 'sub_ln558_103' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5228 [1/1] (0.00ns)   --->   "%and_ln558_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_103, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5228 'bitconcatenate' 'and_ln558_103' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_12 : Operation 5229 [1/1] (1.14ns)   --->   "%sub_ln558_104 = sub i32 %tmp_986, i32 %and_ln558_103" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5229 'sub' 'sub_ln558_104' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5230 [1/1] (0.00ns)   --->   "%and_ln558_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_104, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5230 'bitconcatenate' 'and_ln558_104' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_12 : Operation 5231 [1/1] (1.14ns)   --->   "%sub_ln558_105 = sub i32 %tmp_988, i32 %and_ln558_104" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5231 'sub' 'sub_ln558_105' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5232 [1/1] (0.00ns)   --->   "%and_ln558_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_105, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5232 'bitconcatenate' 'and_ln558_105' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_12 : Operation 5233 [1/1] (1.14ns)   --->   "%sub_ln558_106 = sub i32 %tmp_990, i32 %and_ln558_105" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5233 'sub' 'sub_ln558_106' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5234 [1/1] (0.00ns)   --->   "%and_ln558_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_106, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5234 'bitconcatenate' 'and_ln558_106' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_12 : Operation 5235 [1/1] (1.14ns)   --->   "%sub_ln558_107 = sub i32 %tmp_992, i32 %and_ln558_106" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5235 'sub' 'sub_ln558_107' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5236 [1/1] (0.00ns)   --->   "%and_ln558_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_107, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5236 'bitconcatenate' 'and_ln558_107' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_12 : Operation 5237 [1/1] (1.14ns)   --->   "%sub_ln558_108 = sub i32 %tmp_1006, i32 %and_ln558_107" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5237 'sub' 'sub_ln558_108' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5238 [1/1] (0.00ns)   --->   "%and_ln558_108 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_108, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5238 'bitconcatenate' 'and_ln558_108' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_12 : Operation 5239 [1/1] (1.14ns)   --->   "%sub_ln558_109 = sub i32 %tmp_1008, i32 %and_ln558_108" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5239 'sub' 'sub_ln558_109' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5240 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_149)   --->   "%tmp_598 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_109, i32 %sub_ln558_108, i32 %sub_ln558_107, i32 %sub_ln558_106, i32 %sub_ln558_105, i32 %sub_ln558_104, i32 %sub_ln558_103, i32 %sub_ln558_102, i32 %sub_ln558_101, i32 %sub_ln558_100" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5240 'bitconcatenate' 'tmp_598' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_12 : Operation 5241 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_149)   --->   "%tmp_599 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_141, i320 %tmp_598, i32 3200, i32 3519" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5241 'partset' 'tmp_599' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_12 : Operation 5242 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_147)   --->   "%select_ln535_146 = select i1 %icmp_ln535_5, i320 %sext_ln548_109, i320 %select_ln535_145" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5242 'select' 'select_ln535_146' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5243 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_147 = select i1 %icmp_ln535_6, i320 %tmp_591, i320 %select_ln535_146" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5243 'select' 'select_ln535_147' <Predicate = (!icmp_ln535_7)> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5244 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_148 = select i1 %icmp_ln535_7, i320 %tmp_590, i320 %select_ln535_147" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5244 'select' 'select_ln535_148' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5245 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_149 = select i1 %icmp_ln535_2, i8192 %tmp_599, i8192 %select_ln535_141" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5245 'select' 'select_ln535_149' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5246 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_150 = select i1 %icmp_ln535_6, i8192 %tmp_593, i8192 %select_ln535_149" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5246 'select' 'select_ln535_150' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.77>
ST_13 : Operation 5247 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_159)   --->   "%trunc_ln545_109 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1062, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5247 'partselect' 'trunc_ln545_109' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_13 : Operation 5248 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_159)   --->   "%trunc_ln545_110 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1063, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5248 'partselect' 'trunc_ln545_110' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_13 : Operation 5249 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_159)   --->   "%trunc_ln545_111 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1064, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5249 'partselect' 'trunc_ln545_111' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_13 : Operation 5250 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_159)   --->   "%trunc_ln545_112 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1065, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5250 'partselect' 'trunc_ln545_112' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_13 : Operation 5251 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_159)   --->   "%tmp_612 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln545_112, i32 %trunc_ln545_111, i32 %trunc_ln545_110, i32 %trunc_ln545_109" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5251 'bitconcatenate' 'tmp_612' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_13 : Operation 5252 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_159)   --->   "%tmp_613 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_150, i128 %tmp_612, i32 3520, i32 3647" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5252 'partset' 'tmp_613' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_13 : Operation 5253 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_158)   --->   "%tmp_618 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln558_113, i32 %sub_ln558_112, i32 %sub_ln558_111, i32 %sub_ln558_110" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5253 'bitconcatenate' 'tmp_618' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_13 : Operation 5254 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_158)   --->   "%tmp_619 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_150, i128 %tmp_618, i32 3520, i32 3647" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5254 'partset' 'tmp_619' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_13 : Operation 5255 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_158 = select i1 %icmp_ln535_2, i8192 %tmp_619, i8192 %select_ln535_150" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5255 'select' 'select_ln535_158' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5256 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_159 = select i1 %icmp_ln535_6, i8192 %tmp_613, i8192 %select_ln535_158" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5256 'select' 'select_ln535_159' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5257 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_167)   --->   "%tmp_650 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_123, i32 %sub_ln558_122, i32 %sub_ln558_121, i32 %sub_ln558_120, i32 %sub_ln558_119, i32 %sub_ln558_118, i32 %sub_ln558_117, i32 %sub_ln558_116, i32 %sub_ln558_115, i32 %sub_ln558_114" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5257 'bitconcatenate' 'tmp_650' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_13 : Operation 5258 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_167)   --->   "%tmp_651 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_159, i320 %tmp_650, i32 3648, i32 3967" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5258 'partset' 'tmp_651' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_13 : Operation 5259 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_167 = select i1 %icmp_ln535_2, i8192 %tmp_651, i8192 %select_ln535_159" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5259 'select' 'select_ln535_167' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.13>
ST_14 : Operation 5260 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_168)   --->   "%trunc_ln545_113 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1102, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5260 'partselect' 'trunc_ln545_113' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5261 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_168)   --->   "%trunc_ln545_114 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1103, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5261 'partselect' 'trunc_ln545_114' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5262 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_168)   --->   "%trunc_ln545_115 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1104, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5262 'partselect' 'trunc_ln545_115' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5263 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_168)   --->   "%trunc_ln545_116 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1105, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5263 'partselect' 'trunc_ln545_116' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5264 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_168)   --->   "%trunc_ln545_117 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1106, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5264 'partselect' 'trunc_ln545_117' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5265 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_168)   --->   "%trunc_ln545_118 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1107, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5265 'partselect' 'trunc_ln545_118' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5266 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_168)   --->   "%trunc_ln545_119 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1108, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5266 'partselect' 'trunc_ln545_119' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5267 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_168)   --->   "%trunc_ln545_120 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1109, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5267 'partselect' 'trunc_ln545_120' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5268 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_168)   --->   "%trunc_ln545_121 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1122, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5268 'partselect' 'trunc_ln545_121' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5269 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_168)   --->   "%trunc_ln545_122 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1123, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5269 'partselect' 'trunc_ln545_122' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5270 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_168)   --->   "%tmp_644 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_122, i32 %trunc_ln545_121, i32 %trunc_ln545_120, i32 %trunc_ln545_119, i32 %trunc_ln545_118, i32 %trunc_ln545_117, i32 %trunc_ln545_116, i32 %trunc_ln545_115, i32 %trunc_ln545_114, i32 %trunc_ln545_113" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5270 'bitconcatenate' 'tmp_644' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5271 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_168)   --->   "%tmp_645 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_159, i320 %tmp_644, i32 3648, i32 3967" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5271 'partset' 'tmp_645' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5272 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_168 = select i1 %icmp_ln535_6, i8192 %tmp_645, i8192 %select_ln535_167" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5272 'select' 'select_ln535_168' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5273 [1/1] (1.14ns)   --->   "%add_ln537_124 = add i32 %tmp_1135, i32 %tmp_1134" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 5273 'add' 'add_ln537_124' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5274 [1/1] (1.14ns)   --->   "%sub_ln540_124 = sub i32 %tmp_1134, i32 %tmp_1135" [HLS_Final_vitis_src/dpu.cpp:540]   --->   Operation 5274 'sub' 'sub_ln540_124' <Predicate = (icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5275 [1/1] (0.00ns)   --->   "%sext_ln543_248 = sext i32 %tmp_1134" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5275 'sext' 'sext_ln543_248' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 5276 [1/1] (0.00ns)   --->   "%sext_ln543_249 = sext i32 %tmp_1135" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5276 'sext' 'sext_ln543_249' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 5277 [1/1] (3.90ns)   --->   "%tmp_1136 = mul i64 %sext_ln543_249, i64 %sext_ln543_248" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5277 'mul' 'tmp_1136' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5278 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_174)   --->   "%trunc_ln544_124 = trunc i64 %tmp_1136" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5278 'trunc' 'trunc_ln544_124' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_14 : Operation 5279 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_176)   --->   "%trunc_ln545_123 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1136, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5279 'partselect' 'trunc_ln545_123' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5280 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_176)   --->   "%tmp_1137 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_168, i32 %trunc_ln545_123, i32 3968, i32 3999" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5280 'partset' 'tmp_1137' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_14 : Operation 5281 [1/1] (1.14ns)   --->   "%add_ln548_124 = add i32 %tmp_1134, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5281 'add' 'add_ln548_124' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5282 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_172)   --->   "%trunc_ln548_123 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_124, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5282 'partselect' 'trunc_ln548_123' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_14 : Operation 5283 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_172)   --->   "%sext_ln548_124 = sext i9 %trunc_ln548_123" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5283 'sext' 'sext_ln548_124' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_14 : Operation 5284 [1/1] (1.14ns)   --->   "%add_ln557_124 = add i32 %tmp_1134, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5284 'add' 'add_ln557_124' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5285 [1/1] (0.00ns)   --->   "%trunc_ln557_123 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_124, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5285 'partselect' 'trunc_ln557_123' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 5286 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_170)   --->   "%sext_ln557_124 = sext i19 %trunc_ln557_123" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5286 'sext' 'sext_ln557_124' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00>
ST_14 : Operation 5287 [1/1] (0.00ns)   --->   "%and_ln558_123 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_123, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5287 'bitconcatenate' 'and_ln558_123' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_14 : Operation 5288 [1/1] (1.14ns)   --->   "%sub_ln558_124 = sub i32 %tmp_1134, i32 %and_ln558_123" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5288 'sub' 'sub_ln558_124' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5289 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_175)   --->   "%tmp_1139 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_168, i32 %sub_ln558_124, i32 3968, i32 3999" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5289 'partset' 'tmp_1139' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_14 : Operation 5290 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_170)   --->   "%select_ln535_169 = select i1 %icmp_ln535_2, i32 %sext_ln557_124, i32 %add_ln537_124" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5290 'select' 'select_ln535_169' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5291 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_170 = select i1 %icmp_ln535_3, i32 %tmp_1134, i32 %select_ln535_169" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5291 'select' 'select_ln535_170' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_172)   --->   "%select_ln535_171 = select i1 %icmp_ln535_4, i32 %add_ln551_124, i32 %select_ln535_170" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5292 'select' 'select_ln535_171' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5293 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_172 = select i1 %icmp_ln535_5, i32 %sext_ln548_124, i32 %select_ln535_171" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5293 'select' 'select_ln535_172' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5294 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_174)   --->   "%select_ln535_173 = select i1 %icmp_ln535_6, i32 %trunc_ln544_124, i32 %select_ln535_172" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5294 'select' 'select_ln535_173' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5295 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_174 = select i1 %icmp_ln535_7, i32 %sub_ln540_124, i32 %select_ln535_173" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5295 'select' 'select_ln535_174' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5296 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_175 = select i1 %icmp_ln535_2, i8192 %tmp_1139, i8192 %select_ln535_168" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5296 'select' 'select_ln535_175' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5297 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_176 = select i1 %icmp_ln535_6, i8192 %tmp_1137, i8192 %select_ln535_175" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5297 'select' 'select_ln535_176' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.77>
ST_15 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_186)   --->   "%trunc_ln545_124 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1160, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5298 'partselect' 'trunc_ln545_124' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_15 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_186)   --->   "%trunc_ln545_125 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1161, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5299 'partselect' 'trunc_ln545_125' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_15 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_186)   --->   "%trunc_ln545_126 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1162, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5300 'partselect' 'trunc_ln545_126' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_15 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_186)   --->   "%trunc_ln545_127 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1163, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5301 'partselect' 'trunc_ln545_127' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_15 : Operation 5302 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_186)   --->   "%trunc_ln545_128 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1164, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5302 'partselect' 'trunc_ln545_128' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_15 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_186)   --->   "%trunc_ln545_129 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1165, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5303 'partselect' 'trunc_ln545_129' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_15 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_186)   --->   "%trunc_ln545_130 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1166, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5304 'partselect' 'trunc_ln545_130' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_15 : Operation 5305 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_186)   --->   "%trunc_ln545_131 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1167, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5305 'partselect' 'trunc_ln545_131' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_15 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_186)   --->   "%trunc_ln545_132 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1168, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5306 'partselect' 'trunc_ln545_132' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_15 : Operation 5307 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_186)   --->   "%trunc_ln545_133 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1169, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5307 'partselect' 'trunc_ln545_133' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_15 : Operation 5308 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_186)   --->   "%tmp_681 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_133, i32 %trunc_ln545_132, i32 %trunc_ln545_131, i32 %trunc_ln545_130, i32 %trunc_ln545_129, i32 %trunc_ln545_128, i32 %trunc_ln545_127, i32 %trunc_ln545_126, i32 %trunc_ln545_125, i32 %trunc_ln545_124" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5308 'bitconcatenate' 'tmp_681' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_15 : Operation 5309 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_186)   --->   "%tmp_682 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_176, i320 %tmp_681, i32 4000, i32 4319" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5309 'partset' 'tmp_682' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_15 : Operation 5310 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_185)   --->   "%tmp_687 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_134, i32 %sub_ln558_133, i32 %sub_ln558_132, i32 %sub_ln558_131, i32 %sub_ln558_130, i32 %sub_ln558_129, i32 %sub_ln558_128, i32 %sub_ln558_127, i32 %sub_ln558_126, i32 %sub_ln558_125" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5310 'bitconcatenate' 'tmp_687' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_15 : Operation 5311 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_185)   --->   "%tmp_688 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_176, i320 %tmp_687, i32 4000, i32 4319" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5311 'partset' 'tmp_688' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_15 : Operation 5312 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_185 = select i1 %icmp_ln535_2, i8192 %tmp_688, i8192 %select_ln535_176" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5312 'select' 'select_ln535_185' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 5313 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_186 = select i1 %icmp_ln535_6, i8192 %tmp_682, i8192 %select_ln535_185" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5313 'select' 'select_ln535_186' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_195)   --->   "%tmp_707 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln558_138, i32 %sub_ln558_137, i32 %sub_ln558_136, i32 %sub_ln558_135" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5314 'bitconcatenate' 'tmp_707' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_15 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_195)   --->   "%tmp_708 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_186, i128 %tmp_707, i32 4320, i32 4447" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5315 'partset' 'tmp_708' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_15 : Operation 5316 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_195 = select i1 %icmp_ln535_2, i8192 %tmp_708, i8192 %select_ln535_186" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5316 'select' 'select_ln535_195' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.82>
ST_16 : Operation 5317 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_196)   --->   "%trunc_ln545_134 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1188, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5317 'partselect' 'trunc_ln545_134' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5318 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_196)   --->   "%trunc_ln545_135 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1189, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5318 'partselect' 'trunc_ln545_135' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_196)   --->   "%trunc_ln545_136 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1190, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5319 'partselect' 'trunc_ln545_136' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_196)   --->   "%trunc_ln545_137 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1191, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5320 'partselect' 'trunc_ln545_137' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5321 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_196)   --->   "%tmp_701 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln545_137, i32 %trunc_ln545_136, i32 %trunc_ln545_135, i32 %trunc_ln545_134" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5321 'bitconcatenate' 'tmp_701' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5322 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_196)   --->   "%tmp_702 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_186, i128 %tmp_701, i32 4320, i32 4447" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5322 'partset' 'tmp_702' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5323 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_196 = select i1 %icmp_ln535_6, i8192 %tmp_702, i8192 %select_ln535_195" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5323 'select' 'select_ln535_196' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 5324 [1/1] (0.00ns)   --->   "%sext_ln543_278 = sext i32 %tmp_1196" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5324 'sext' 'sext_ln543_278' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5325 [1/1] (0.00ns)   --->   "%sext_ln543_279 = sext i32 %tmp_1197" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5325 'sext' 'sext_ln543_279' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5326 [1/1] (3.90ns)   --->   "%tmp_1216 = mul i64 %sext_ln543_279, i64 %sext_ln543_278" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5326 'mul' 'tmp_1216' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5327 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_204)   --->   "%trunc_ln544_139 = trunc i64 %tmp_1216" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5327 'trunc' 'trunc_ln544_139' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5328 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_206)   --->   "%trunc_ln545_138 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1216, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5328 'partselect' 'trunc_ln545_138' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5329 [1/1] (0.00ns)   --->   "%sext_ln543_280 = sext i32 %tmp_1198" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5329 'sext' 'sext_ln543_280' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5330 [1/1] (0.00ns)   --->   "%sext_ln543_281 = sext i32 %tmp_1199" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5330 'sext' 'sext_ln543_281' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5331 [1/1] (3.90ns)   --->   "%tmp_1217 = mul i64 %sext_ln543_281, i64 %sext_ln543_280" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5331 'mul' 'tmp_1217' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5332 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_204)   --->   "%trunc_ln544_140 = trunc i64 %tmp_1217" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5332 'trunc' 'trunc_ln544_140' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5333 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_206)   --->   "%trunc_ln545_139 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1217, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5333 'partselect' 'trunc_ln545_139' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5334 [1/1] (0.00ns)   --->   "%sext_ln543_282 = sext i32 %tmp_1200" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5334 'sext' 'sext_ln543_282' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5335 [1/1] (0.00ns)   --->   "%sext_ln543_283 = sext i32 %tmp_1201" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5335 'sext' 'sext_ln543_283' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5336 [1/1] (3.90ns)   --->   "%tmp_1218 = mul i64 %sext_ln543_283, i64 %sext_ln543_282" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5336 'mul' 'tmp_1218' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5337 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_204)   --->   "%trunc_ln544_141 = trunc i64 %tmp_1218" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5337 'trunc' 'trunc_ln544_141' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5338 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_206)   --->   "%trunc_ln545_140 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1218, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5338 'partselect' 'trunc_ln545_140' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5339 [1/1] (0.00ns)   --->   "%sext_ln543_284 = sext i32 %tmp_1202" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5339 'sext' 'sext_ln543_284' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5340 [1/1] (0.00ns)   --->   "%sext_ln543_285 = sext i32 %tmp_1203" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5340 'sext' 'sext_ln543_285' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5341 [1/1] (3.90ns)   --->   "%tmp_1219 = mul i64 %sext_ln543_285, i64 %sext_ln543_284" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5341 'mul' 'tmp_1219' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_204)   --->   "%trunc_ln544_142 = trunc i64 %tmp_1219" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5342 'trunc' 'trunc_ln544_142' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5343 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_206)   --->   "%trunc_ln545_141 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1219, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5343 'partselect' 'trunc_ln545_141' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5344 [1/1] (0.00ns)   --->   "%sext_ln543_286 = sext i32 %tmp_1204" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5344 'sext' 'sext_ln543_286' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5345 [1/1] (0.00ns)   --->   "%sext_ln543_287 = sext i32 %tmp_1205" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5345 'sext' 'sext_ln543_287' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5346 [1/1] (3.90ns)   --->   "%tmp_1220 = mul i64 %sext_ln543_287, i64 %sext_ln543_286" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5346 'mul' 'tmp_1220' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5347 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_204)   --->   "%trunc_ln544_143 = trunc i64 %tmp_1220" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5347 'trunc' 'trunc_ln544_143' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5348 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_206)   --->   "%trunc_ln545_142 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1220, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5348 'partselect' 'trunc_ln545_142' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5349 [1/1] (0.00ns)   --->   "%sext_ln543_288 = sext i32 %tmp_1206" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5349 'sext' 'sext_ln543_288' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5350 [1/1] (0.00ns)   --->   "%sext_ln543_289 = sext i32 %tmp_1207" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5350 'sext' 'sext_ln543_289' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5351 [1/1] (3.90ns)   --->   "%tmp_1221 = mul i64 %sext_ln543_289, i64 %sext_ln543_288" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5351 'mul' 'tmp_1221' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5352 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_204)   --->   "%trunc_ln544_144 = trunc i64 %tmp_1221" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5352 'trunc' 'trunc_ln544_144' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5353 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_206)   --->   "%trunc_ln545_143 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1221, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5353 'partselect' 'trunc_ln545_143' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5354 [1/1] (0.00ns)   --->   "%sext_ln543_290 = sext i32 %tmp_1208" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5354 'sext' 'sext_ln543_290' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5355 [1/1] (0.00ns)   --->   "%sext_ln543_291 = sext i32 %tmp_1209" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5355 'sext' 'sext_ln543_291' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5356 [1/1] (3.90ns)   --->   "%tmp_1222 = mul i64 %sext_ln543_291, i64 %sext_ln543_290" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5356 'mul' 'tmp_1222' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5357 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_204)   --->   "%trunc_ln544_145 = trunc i64 %tmp_1222" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5357 'trunc' 'trunc_ln544_145' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5358 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_206)   --->   "%trunc_ln545_144 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1222, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5358 'partselect' 'trunc_ln545_144' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5359 [1/1] (0.00ns)   --->   "%sext_ln543_292 = sext i32 %tmp_1210" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5359 'sext' 'sext_ln543_292' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5360 [1/1] (0.00ns)   --->   "%sext_ln543_293 = sext i32 %tmp_1211" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5360 'sext' 'sext_ln543_293' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5361 [1/1] (3.90ns)   --->   "%tmp_1223 = mul i64 %sext_ln543_293, i64 %sext_ln543_292" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5361 'mul' 'tmp_1223' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5362 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_204)   --->   "%trunc_ln544_146 = trunc i64 %tmp_1223" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5362 'trunc' 'trunc_ln544_146' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5363 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_206)   --->   "%trunc_ln545_145 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1223, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5363 'partselect' 'trunc_ln545_145' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5364 [1/1] (0.00ns)   --->   "%sext_ln543_294 = sext i32 %tmp_1212" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5364 'sext' 'sext_ln543_294' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5365 [1/1] (0.00ns)   --->   "%sext_ln543_295 = sext i32 %tmp_1213" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5365 'sext' 'sext_ln543_295' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5366 [1/1] (3.90ns)   --->   "%tmp_1224 = mul i64 %sext_ln543_295, i64 %sext_ln543_294" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5366 'mul' 'tmp_1224' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5367 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_204)   --->   "%trunc_ln544_147 = trunc i64 %tmp_1224" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5367 'trunc' 'trunc_ln544_147' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5368 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_206)   --->   "%trunc_ln545_146 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1224, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5368 'partselect' 'trunc_ln545_146' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5369 [1/1] (0.00ns)   --->   "%sext_ln543_296 = sext i32 %tmp_1214" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5369 'sext' 'sext_ln543_296' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5370 [1/1] (0.00ns)   --->   "%sext_ln543_297 = sext i32 %tmp_1215" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5370 'sext' 'sext_ln543_297' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5371 [1/1] (3.90ns)   --->   "%tmp_1225 = mul i64 %sext_ln543_297, i64 %sext_ln543_296" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5371 'mul' 'tmp_1225' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5372 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_204)   --->   "%trunc_ln544_148 = trunc i64 %tmp_1225" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5372 'trunc' 'trunc_ln544_148' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5373 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_204)   --->   "%tmp_732 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_148, i32 %trunc_ln544_147, i32 %trunc_ln544_146, i32 %trunc_ln544_145, i32 %trunc_ln544_144, i32 %trunc_ln544_143, i32 %trunc_ln544_142, i32 %trunc_ln544_141, i32 %trunc_ln544_140, i32 %trunc_ln544_139" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5373 'bitconcatenate' 'tmp_732' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5374 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_206)   --->   "%trunc_ln545_147 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1225, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5374 'partselect' 'trunc_ln545_147' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5375 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_206)   --->   "%tmp_733 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_147, i32 %trunc_ln545_146, i32 %trunc_ln545_145, i32 %trunc_ln545_144, i32 %trunc_ln545_143, i32 %trunc_ln545_142, i32 %trunc_ln545_141, i32 %trunc_ln545_140, i32 %trunc_ln545_139, i32 %trunc_ln545_138" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5375 'bitconcatenate' 'tmp_733' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5376 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_206)   --->   "%tmp_734 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_196, i320 %tmp_733, i32 4448, i32 4767" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5376 'partset' 'tmp_734' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_16 : Operation 5377 [1/1] (0.00ns)   --->   "%and_ln558_138 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_138, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5377 'bitconcatenate' 'and_ln558_138' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5378 [1/1] (1.14ns)   --->   "%sub_ln558_139 = sub i32 %tmp_1196, i32 %and_ln558_138" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5378 'sub' 'sub_ln558_139' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5379 [1/1] (0.00ns)   --->   "%and_ln558_139 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_139, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5379 'bitconcatenate' 'and_ln558_139' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5380 [1/1] (1.14ns)   --->   "%sub_ln558_140 = sub i32 %tmp_1198, i32 %and_ln558_139" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5380 'sub' 'sub_ln558_140' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5381 [1/1] (0.00ns)   --->   "%and_ln558_140 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_140, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5381 'bitconcatenate' 'and_ln558_140' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5382 [1/1] (1.14ns)   --->   "%sub_ln558_141 = sub i32 %tmp_1200, i32 %and_ln558_140" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5382 'sub' 'sub_ln558_141' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5383 [1/1] (0.00ns)   --->   "%and_ln558_141 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_141, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5383 'bitconcatenate' 'and_ln558_141' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5384 [1/1] (1.14ns)   --->   "%sub_ln558_142 = sub i32 %tmp_1202, i32 %and_ln558_141" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5384 'sub' 'sub_ln558_142' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5385 [1/1] (0.00ns)   --->   "%and_ln558_142 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_142, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5385 'bitconcatenate' 'and_ln558_142' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5386 [1/1] (1.14ns)   --->   "%sub_ln558_143 = sub i32 %tmp_1204, i32 %and_ln558_142" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5386 'sub' 'sub_ln558_143' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5387 [1/1] (0.00ns)   --->   "%and_ln558_143 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_143, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5387 'bitconcatenate' 'and_ln558_143' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5388 [1/1] (1.14ns)   --->   "%sub_ln558_144 = sub i32 %tmp_1206, i32 %and_ln558_143" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5388 'sub' 'sub_ln558_144' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5389 [1/1] (0.00ns)   --->   "%and_ln558_144 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_144, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5389 'bitconcatenate' 'and_ln558_144' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5390 [1/1] (1.14ns)   --->   "%sub_ln558_145 = sub i32 %tmp_1208, i32 %and_ln558_144" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5390 'sub' 'sub_ln558_145' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5391 [1/1] (0.00ns)   --->   "%and_ln558_145 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_145, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5391 'bitconcatenate' 'and_ln558_145' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5392 [1/1] (1.14ns)   --->   "%sub_ln558_146 = sub i32 %tmp_1210, i32 %and_ln558_145" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5392 'sub' 'sub_ln558_146' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5393 [1/1] (0.00ns)   --->   "%and_ln558_146 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_146, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5393 'bitconcatenate' 'and_ln558_146' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5394 [1/1] (1.14ns)   --->   "%sub_ln558_147 = sub i32 %tmp_1212, i32 %and_ln558_146" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5394 'sub' 'sub_ln558_147' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5395 [1/1] (0.00ns)   --->   "%and_ln558_147 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_147, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5395 'bitconcatenate' 'and_ln558_147' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5396 [1/1] (1.14ns)   --->   "%sub_ln558_148 = sub i32 %tmp_1214, i32 %and_ln558_147" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5396 'sub' 'sub_ln558_148' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5397 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_205)   --->   "%tmp_739 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_148, i32 %sub_ln558_147, i32 %sub_ln558_146, i32 %sub_ln558_145, i32 %sub_ln558_144, i32 %sub_ln558_143, i32 %sub_ln558_142, i32 %sub_ln558_141, i32 %sub_ln558_140, i32 %sub_ln558_139" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5397 'bitconcatenate' 'tmp_739' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5398 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_205)   --->   "%tmp_740 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_196, i320 %tmp_739, i32 4448, i32 4767" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5398 'partset' 'tmp_740' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5399 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_204)   --->   "%select_ln535_203 = select i1 %icmp_ln535_6, i320 %tmp_732, i320 %select_ln535_202" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5399 'select' 'select_ln535_203' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 5400 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_204 = select i1 %icmp_ln535_7, i320 %tmp_731, i320 %select_ln535_203" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5400 'select' 'select_ln535_204' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 5401 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_205 = select i1 %icmp_ln535_2, i8192 %tmp_740, i8192 %select_ln535_196" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5401 'select' 'select_ln535_205' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 5402 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_206 = select i1 %icmp_ln535_6, i8192 %tmp_734, i8192 %select_ln535_205" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5402 'select' 'select_ln535_206' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 5403 [1/1] (1.14ns)   --->   "%add_ln537_149 = add i32 %tmp_1237, i32 %tmp_1236" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 5403 'add' 'add_ln537_149' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4 & !icmp_ln535_1 & !icmp_ln535)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5404 [1/1] (1.14ns)   --->   "%sub_ln566_21 = sub i32 %tmp_1236, i32 %tmp_1237" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 5404 'sub' 'sub_ln566_21' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5405 [1/1] (0.00ns)   --->   "%sext_ln543_298 = sext i32 %tmp_1236" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5405 'sext' 'sext_ln543_298' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5406 [1/1] (0.00ns)   --->   "%sext_ln543_299 = sext i32 %tmp_1237" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5406 'sext' 'sext_ln543_299' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5407 [1/1] (3.90ns)   --->   "%tmp_1238 = mul i64 %sext_ln543_299, i64 %sext_ln543_298" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5407 'mul' 'tmp_1238' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5408 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_214)   --->   "%trunc_ln544_149 = trunc i64 %tmp_1238" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5408 'trunc' 'trunc_ln544_149' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5409 [1/1] (1.14ns)   --->   "%add_ln548_149 = add i32 %tmp_1236, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5409 'add' 'add_ln548_149' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5410 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_212)   --->   "%trunc_ln548_148 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_149, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5410 'partselect' 'trunc_ln548_148' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5411 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_212)   --->   "%sext_ln548_149 = sext i9 %trunc_ln548_148" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5411 'sext' 'sext_ln548_149' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_16 : Operation 5412 [1/1] (1.14ns)   --->   "%add_ln557_149 = add i32 %tmp_1236, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5412 'add' 'add_ln557_149' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5413 [1/1] (0.00ns)   --->   "%trunc_ln557_148 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_149, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5413 'partselect' 'trunc_ln557_148' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 5414 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_210)   --->   "%sext_ln557_149 = sext i19 %trunc_ln557_148" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5414 'sext' 'sext_ln557_149' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00>
ST_16 : Operation 5415 [1/1] (0.00ns)   --->   "%and_ln558_148 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_148, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5415 'bitconcatenate' 'and_ln558_148' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_16 : Operation 5416 [1/1] (1.14ns)   --->   "%sub_ln558_149 = sub i32 %tmp_1236, i32 %and_ln558_148" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5416 'sub' 'sub_ln558_149' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 5417 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_208)   --->   "%select_ln535_207 = select i1 %icmp_ln535, i32 %sub_ln566_21, i32 %add_ln537_149" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5417 'select' 'select_ln535_207' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4 & !icmp_ln535_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 5418 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_208 = select i1 %icmp_ln535_1, i32 %sub_ln566_21, i32 %select_ln535_207" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5418 'select' 'select_ln535_208' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_210)   --->   "%select_ln535_209 = select i1 %icmp_ln535_2, i32 %sext_ln557_149, i32 %select_ln535_208" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5419 'select' 'select_ln535_209' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 5420 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_210 = select i1 %icmp_ln535_3, i32 %tmp_1236, i32 %select_ln535_209" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5420 'select' 'select_ln535_210' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 5421 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_212)   --->   "%select_ln535_211 = select i1 %icmp_ln535_4, i32 %add_ln551_149, i32 %select_ln535_210" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5421 'select' 'select_ln535_211' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 5422 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_212 = select i1 %icmp_ln535_5, i32 %sext_ln548_149, i32 %select_ln535_211" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5422 'select' 'select_ln535_212' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 5423 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_214)   --->   "%select_ln535_213 = select i1 %icmp_ln535_6, i32 %trunc_ln544_149, i32 %select_ln535_212" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5423 'select' 'select_ln535_213' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 5424 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_214 = select i1 %icmp_ln535_7, i32 %sub_ln566_21, i32 %select_ln535_213" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5424 'select' 'select_ln535_214' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.77>
ST_17 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_216)   --->   "%trunc_ln545_148 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1238, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5425 'partselect' 'trunc_ln545_148' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_17 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_216)   --->   "%tmp_1239 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_206, i32 %trunc_ln545_148, i32 4768, i32 4799" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5426 'partset' 'tmp_1239' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_17 : Operation 5427 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_215)   --->   "%tmp_1241 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_206, i32 %sub_ln558_149, i32 4768, i32 4799" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5427 'partset' 'tmp_1241' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_17 : Operation 5428 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_215 = select i1 %icmp_ln535_2, i8192 %tmp_1241, i8192 %select_ln535_206" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5428 'select' 'select_ln535_215' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 5429 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_216 = select i1 %icmp_ln535_6, i8192 %tmp_1239, i8192 %select_ln535_215" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5429 'select' 'select_ln535_216' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 5430 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_225)   --->   "%tmp_775 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_159, i32 %sub_ln558_158, i32 %sub_ln558_157, i32 %sub_ln558_156, i32 %sub_ln558_155, i32 %sub_ln558_154, i32 %sub_ln558_153, i32 %sub_ln558_152, i32 %sub_ln558_151, i32 %sub_ln558_150" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5430 'bitconcatenate' 'tmp_775' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_17 : Operation 5431 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_225)   --->   "%tmp_776 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_216, i320 %tmp_775, i32 4800, i32 5119" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5431 'partset' 'tmp_776' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_17 : Operation 5432 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_225 = select i1 %icmp_ln535_2, i8192 %tmp_776, i8192 %select_ln535_216" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5432 'select' 'select_ln535_225' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.82>
ST_18 : Operation 5433 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_226)   --->   "%trunc_ln545_149 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1262, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5433 'partselect' 'trunc_ln545_149' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5434 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_226)   --->   "%trunc_ln545_150 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1263, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5434 'partselect' 'trunc_ln545_150' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5435 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_226)   --->   "%trunc_ln545_151 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1264, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5435 'partselect' 'trunc_ln545_151' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5436 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_226)   --->   "%trunc_ln545_152 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1265, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5436 'partselect' 'trunc_ln545_152' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5437 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_226)   --->   "%trunc_ln545_153 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1266, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5437 'partselect' 'trunc_ln545_153' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5438 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_226)   --->   "%trunc_ln545_154 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1267, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5438 'partselect' 'trunc_ln545_154' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5439 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_226)   --->   "%trunc_ln545_155 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1268, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5439 'partselect' 'trunc_ln545_155' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5440 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_226)   --->   "%trunc_ln545_156 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1269, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5440 'partselect' 'trunc_ln545_156' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5441 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_226)   --->   "%trunc_ln545_157 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1270, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5441 'partselect' 'trunc_ln545_157' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5442 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_226)   --->   "%trunc_ln545_158 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1271, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5442 'partselect' 'trunc_ln545_158' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5443 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_226)   --->   "%tmp_769 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_158, i32 %trunc_ln545_157, i32 %trunc_ln545_156, i32 %trunc_ln545_155, i32 %trunc_ln545_154, i32 %trunc_ln545_153, i32 %trunc_ln545_152, i32 %trunc_ln545_151, i32 %trunc_ln545_150, i32 %trunc_ln545_149" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5443 'bitconcatenate' 'tmp_769' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5444 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_226)   --->   "%tmp_770 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_216, i320 %tmp_769, i32 4800, i32 5119" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5444 'partset' 'tmp_770' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5445 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_226 = select i1 %icmp_ln535_6, i8192 %tmp_770, i8192 %select_ln535_225" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5445 'select' 'select_ln535_226' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 5446 [1/1] (0.00ns)   --->   "%sext_ln543_320 = sext i32 %tmp_1282" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5446 'sext' 'sext_ln543_320' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 5447 [1/1] (0.00ns)   --->   "%sext_ln543_321 = sext i32 %tmp_1283" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5447 'sext' 'sext_ln543_321' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 5448 [1/1] (3.90ns)   --->   "%tmp_1290 = mul i64 %sext_ln543_321, i64 %sext_ln543_320" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5448 'mul' 'tmp_1290' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5449 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_234)   --->   "%trunc_ln544_160 = trunc i64 %tmp_1290" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5449 'trunc' 'trunc_ln544_160' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_18 : Operation 5450 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_236)   --->   "%trunc_ln545_159 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1290, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5450 'partselect' 'trunc_ln545_159' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5451 [1/1] (0.00ns)   --->   "%sext_ln543_322 = sext i32 %tmp_1284" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5451 'sext' 'sext_ln543_322' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 5452 [1/1] (0.00ns)   --->   "%sext_ln543_323 = sext i32 %tmp_1285" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5452 'sext' 'sext_ln543_323' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 5453 [1/1] (3.90ns)   --->   "%tmp_1291 = mul i64 %sext_ln543_323, i64 %sext_ln543_322" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5453 'mul' 'tmp_1291' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5454 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_234)   --->   "%trunc_ln544_161 = trunc i64 %tmp_1291" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5454 'trunc' 'trunc_ln544_161' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_18 : Operation 5455 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_236)   --->   "%trunc_ln545_160 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1291, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5455 'partselect' 'trunc_ln545_160' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5456 [1/1] (0.00ns)   --->   "%sext_ln543_324 = sext i32 %tmp_1286" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5456 'sext' 'sext_ln543_324' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 5457 [1/1] (0.00ns)   --->   "%sext_ln543_325 = sext i32 %tmp_1287" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5457 'sext' 'sext_ln543_325' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 5458 [1/1] (3.90ns)   --->   "%tmp_1292 = mul i64 %sext_ln543_325, i64 %sext_ln543_324" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5458 'mul' 'tmp_1292' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5459 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_234)   --->   "%trunc_ln544_162 = trunc i64 %tmp_1292" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5459 'trunc' 'trunc_ln544_162' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_18 : Operation 5460 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_236)   --->   "%trunc_ln545_161 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1292, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5460 'partselect' 'trunc_ln545_161' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5461 [1/1] (0.00ns)   --->   "%sext_ln543_326 = sext i32 %tmp_1288" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5461 'sext' 'sext_ln543_326' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 5462 [1/1] (0.00ns)   --->   "%sext_ln543_327 = sext i32 %tmp_1289" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5462 'sext' 'sext_ln543_327' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 5463 [1/1] (3.90ns)   --->   "%tmp_1293 = mul i64 %sext_ln543_327, i64 %sext_ln543_326" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5463 'mul' 'tmp_1293' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5464 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_234)   --->   "%trunc_ln544_163 = trunc i64 %tmp_1293" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5464 'trunc' 'trunc_ln544_163' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_18 : Operation 5465 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_234)   --->   "%tmp_788 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln544_163, i32 %trunc_ln544_162, i32 %trunc_ln544_161, i32 %trunc_ln544_160" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5465 'bitconcatenate' 'tmp_788' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_18 : Operation 5466 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_236)   --->   "%trunc_ln545_162 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1293, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5466 'partselect' 'trunc_ln545_162' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5467 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_236)   --->   "%tmp_789 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln545_162, i32 %trunc_ln545_161, i32 %trunc_ln545_160, i32 %trunc_ln545_159" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5467 'bitconcatenate' 'tmp_789' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5468 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_236)   --->   "%tmp_790 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_226, i128 %tmp_789, i32 5120, i32 5247" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5468 'partset' 'tmp_790' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_18 : Operation 5469 [1/1] (0.00ns)   --->   "%and_ln558_159 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_159, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5469 'bitconcatenate' 'and_ln558_159' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_18 : Operation 5470 [1/1] (1.14ns)   --->   "%sub_ln558_160 = sub i32 %tmp_1282, i32 %and_ln558_159" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5470 'sub' 'sub_ln558_160' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5471 [1/1] (0.00ns)   --->   "%and_ln558_160 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_160, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5471 'bitconcatenate' 'and_ln558_160' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_18 : Operation 5472 [1/1] (1.14ns)   --->   "%sub_ln558_161 = sub i32 %tmp_1284, i32 %and_ln558_160" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5472 'sub' 'sub_ln558_161' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5473 [1/1] (0.00ns)   --->   "%and_ln558_161 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_161, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5473 'bitconcatenate' 'and_ln558_161' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_18 : Operation 5474 [1/1] (1.14ns)   --->   "%sub_ln558_162 = sub i32 %tmp_1286, i32 %and_ln558_161" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5474 'sub' 'sub_ln558_162' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5475 [1/1] (0.00ns)   --->   "%and_ln558_162 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_162, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5475 'bitconcatenate' 'and_ln558_162' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_18 : Operation 5476 [1/1] (1.14ns)   --->   "%sub_ln558_163 = sub i32 %tmp_1288, i32 %and_ln558_162" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5476 'sub' 'sub_ln558_163' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 5477 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_235)   --->   "%tmp_795 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln558_163, i32 %sub_ln558_162, i32 %sub_ln558_161, i32 %sub_ln558_160" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5477 'bitconcatenate' 'tmp_795' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_18 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_235)   --->   "%tmp_796 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_226, i128 %tmp_795, i32 5120, i32 5247" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5478 'partset' 'tmp_796' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_18 : Operation 5479 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_234)   --->   "%select_ln535_233 = select i1 %icmp_ln535_6, i128 %tmp_788, i128 %select_ln535_232" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5479 'select' 'select_ln535_233' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 5480 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_234 = select i1 %icmp_ln535_7, i128 %tmp_787, i128 %select_ln535_233" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5480 'select' 'select_ln535_234' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 5481 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_235 = select i1 %icmp_ln535_2, i8192 %tmp_796, i8192 %select_ln535_226" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5481 'select' 'select_ln535_235' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 5482 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_236 = select i1 %icmp_ln535_6, i8192 %tmp_790, i8192 %select_ln535_235" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5482 'select' 'select_ln535_236' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.77>
ST_19 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_246)   --->   "%trunc_ln545_163 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1318, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5483 'partselect' 'trunc_ln545_163' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_19 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_246)   --->   "%trunc_ln545_164 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1319, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5484 'partselect' 'trunc_ln545_164' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_19 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_246)   --->   "%trunc_ln545_165 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1320, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5485 'partselect' 'trunc_ln545_165' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_19 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_246)   --->   "%trunc_ln545_166 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1321, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5486 'partselect' 'trunc_ln545_166' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_19 : Operation 5487 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_246)   --->   "%trunc_ln545_167 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1322, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5487 'partselect' 'trunc_ln545_167' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_19 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_246)   --->   "%trunc_ln545_168 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1323, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5488 'partselect' 'trunc_ln545_168' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_19 : Operation 5489 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_246)   --->   "%trunc_ln545_169 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1324, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5489 'partselect' 'trunc_ln545_169' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_19 : Operation 5490 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_246)   --->   "%trunc_ln545_170 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1325, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5490 'partselect' 'trunc_ln545_170' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_19 : Operation 5491 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_246)   --->   "%trunc_ln545_171 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1326, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5491 'partselect' 'trunc_ln545_171' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_19 : Operation 5492 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_246)   --->   "%trunc_ln545_172 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1327, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5492 'partselect' 'trunc_ln545_172' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_19 : Operation 5493 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_246)   --->   "%tmp_821 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_172, i32 %trunc_ln545_171, i32 %trunc_ln545_170, i32 %trunc_ln545_169, i32 %trunc_ln545_168, i32 %trunc_ln545_167, i32 %trunc_ln545_166, i32 %trunc_ln545_165, i32 %trunc_ln545_164, i32 %trunc_ln545_163" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5493 'bitconcatenate' 'tmp_821' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_19 : Operation 5494 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_246)   --->   "%tmp_822 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_236, i320 %tmp_821, i32 5248, i32 5567" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5494 'partset' 'tmp_822' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_19 : Operation 5495 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_245)   --->   "%tmp_827 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_173, i32 %sub_ln558_172, i32 %sub_ln558_171, i32 %sub_ln558_170, i32 %sub_ln558_169, i32 %sub_ln558_168, i32 %sub_ln558_167, i32 %sub_ln558_166, i32 %sub_ln558_165, i32 %sub_ln558_164" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5495 'bitconcatenate' 'tmp_827' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_19 : Operation 5496 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_245)   --->   "%tmp_828 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_236, i320 %tmp_827, i32 5248, i32 5567" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5496 'partset' 'tmp_828' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_19 : Operation 5497 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_245 = select i1 %icmp_ln535_2, i8192 %tmp_828, i8192 %select_ln535_236" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5497 'select' 'select_ln535_245' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 5498 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_246 = select i1 %icmp_ln535_6, i8192 %tmp_822, i8192 %select_ln535_245" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5498 'select' 'select_ln535_246' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 5499 [1/1] (1.14ns)   --->   "%add_ln537_174 = add i32 %tmp_1339, i32 %tmp_1338" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 5499 'add' 'add_ln537_174' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5500 [1/1] (1.14ns)   --->   "%sub_ln566_46 = sub i32 %tmp_1338, i32 %tmp_1339" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 5500 'sub' 'sub_ln566_46' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5501 [1/1] (0.00ns)   --->   "%sext_ln543_348 = sext i32 %tmp_1338" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5501 'sext' 'sext_ln543_348' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5502 [1/1] (0.00ns)   --->   "%sext_ln543_349 = sext i32 %tmp_1339" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5502 'sext' 'sext_ln543_349' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5503 [1/1] (3.90ns)   --->   "%tmp_1340 = mul i64 %sext_ln543_349, i64 %sext_ln543_348" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5503 'mul' 'tmp_1340' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_254)   --->   "%trunc_ln544_174 = trunc i64 %tmp_1340" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5504 'trunc' 'trunc_ln544_174' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_19 : Operation 5505 [1/1] (1.14ns)   --->   "%add_ln548_174 = add i32 %tmp_1338, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5505 'add' 'add_ln548_174' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5506 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_252)   --->   "%trunc_ln548_173 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_174, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5506 'partselect' 'trunc_ln548_173' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_19 : Operation 5507 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_252)   --->   "%sext_ln548_174 = sext i9 %trunc_ln548_173" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5507 'sext' 'sext_ln548_174' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_19 : Operation 5508 [1/1] (1.14ns)   --->   "%add_ln557_174 = add i32 %tmp_1338, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5508 'add' 'add_ln557_174' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5509 [1/1] (0.00ns)   --->   "%trunc_ln557_173 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_174, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5509 'partselect' 'trunc_ln557_173' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 5510 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_250)   --->   "%sext_ln557_174 = sext i19 %trunc_ln557_173" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5510 'sext' 'sext_ln557_174' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00>
ST_19 : Operation 5511 [1/1] (0.00ns)   --->   "%and_ln558_173 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_173, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5511 'bitconcatenate' 'and_ln558_173' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_19 : Operation 5512 [1/1] (1.14ns)   --->   "%sub_ln558_174 = sub i32 %tmp_1338, i32 %and_ln558_173" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5512 'sub' 'sub_ln558_174' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 5513 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_255)   --->   "%tmp_1343 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_246, i32 %sub_ln558_174, i32 5568, i32 5599" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5513 'partset' 'tmp_1343' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_19 : Operation 5514 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_248)   --->   "%select_ln535_247 = select i1 %icmp_ln535, i32 %sub_ln566_46, i32 %add_ln537_174" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5514 'select' 'select_ln535_247' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4 & !icmp_ln535_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 5515 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_248 = select i1 %icmp_ln535_1, i32 %add_ln537_174, i32 %select_ln535_247" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5515 'select' 'select_ln535_248' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 5516 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_250)   --->   "%select_ln535_249 = select i1 %icmp_ln535_2, i32 %sext_ln557_174, i32 %select_ln535_248" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5516 'select' 'select_ln535_249' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 5517 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_250 = select i1 %icmp_ln535_3, i32 %tmp_1338, i32 %select_ln535_249" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5517 'select' 'select_ln535_250' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 5518 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_252)   --->   "%select_ln535_251 = select i1 %icmp_ln535_4, i32 %add_ln551_174, i32 %select_ln535_250" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5518 'select' 'select_ln535_251' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 5519 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_252 = select i1 %icmp_ln535_5, i32 %sext_ln548_174, i32 %select_ln535_251" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5519 'select' 'select_ln535_252' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 5520 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_254)   --->   "%select_ln535_253 = select i1 %icmp_ln535_6, i32 %trunc_ln544_174, i32 %select_ln535_252" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5520 'select' 'select_ln535_253' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 5521 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_254 = select i1 %icmp_ln535_7, i32 %sub_ln566_46, i32 %select_ln535_253" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5521 'select' 'select_ln535_254' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 5522 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_255 = select i1 %icmp_ln535_2, i8192 %tmp_1343, i8192 %select_ln535_246" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5522 'select' 'select_ln535_255' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.82>
ST_20 : Operation 5523 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_256)   --->   "%trunc_ln545_173 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1340, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5523 'partselect' 'trunc_ln545_173' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5524 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_256)   --->   "%tmp_1341 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_246, i32 %trunc_ln545_173, i32 5568, i32 5599" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5524 'partset' 'tmp_1341' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5525 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_256 = select i1 %icmp_ln535_6, i8192 %tmp_1341, i8192 %select_ln535_255" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5525 'select' 'select_ln535_256' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 5526 [1/1] (0.00ns)   --->   "%sext_ln543_350 = sext i32 %tmp_1344" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5526 'sext' 'sext_ln543_350' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5527 [1/1] (0.00ns)   --->   "%sext_ln543_351 = sext i32 %tmp_1345" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5527 'sext' 'sext_ln543_351' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5528 [1/1] (3.90ns)   --->   "%tmp_1364 = mul i64 %sext_ln543_351, i64 %sext_ln543_350" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5528 'mul' 'tmp_1364' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5529 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_264)   --->   "%trunc_ln544_175 = trunc i64 %tmp_1364" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5529 'trunc' 'trunc_ln544_175' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_20 : Operation 5530 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_266)   --->   "%trunc_ln545_174 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1364, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5530 'partselect' 'trunc_ln545_174' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5531 [1/1] (0.00ns)   --->   "%sext_ln543_352 = sext i32 %tmp_1346" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5531 'sext' 'sext_ln543_352' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5532 [1/1] (0.00ns)   --->   "%sext_ln543_353 = sext i32 %tmp_1347" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5532 'sext' 'sext_ln543_353' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5533 [1/1] (3.90ns)   --->   "%tmp_1365 = mul i64 %sext_ln543_353, i64 %sext_ln543_352" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5533 'mul' 'tmp_1365' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5534 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_264)   --->   "%trunc_ln544_176 = trunc i64 %tmp_1365" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5534 'trunc' 'trunc_ln544_176' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_20 : Operation 5535 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_266)   --->   "%trunc_ln545_175 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1365, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5535 'partselect' 'trunc_ln545_175' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5536 [1/1] (0.00ns)   --->   "%sext_ln543_354 = sext i32 %tmp_1348" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5536 'sext' 'sext_ln543_354' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5537 [1/1] (0.00ns)   --->   "%sext_ln543_355 = sext i32 %tmp_1349" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5537 'sext' 'sext_ln543_355' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5538 [1/1] (3.90ns)   --->   "%tmp_1366 = mul i64 %sext_ln543_355, i64 %sext_ln543_354" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5538 'mul' 'tmp_1366' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5539 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_264)   --->   "%trunc_ln544_177 = trunc i64 %tmp_1366" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5539 'trunc' 'trunc_ln544_177' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_20 : Operation 5540 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_266)   --->   "%trunc_ln545_176 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1366, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5540 'partselect' 'trunc_ln545_176' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5541 [1/1] (0.00ns)   --->   "%sext_ln543_356 = sext i32 %tmp_1350" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5541 'sext' 'sext_ln543_356' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5542 [1/1] (0.00ns)   --->   "%sext_ln543_357 = sext i32 %tmp_1351" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5542 'sext' 'sext_ln543_357' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5543 [1/1] (3.90ns)   --->   "%tmp_1367 = mul i64 %sext_ln543_357, i64 %sext_ln543_356" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5543 'mul' 'tmp_1367' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5544 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_264)   --->   "%trunc_ln544_178 = trunc i64 %tmp_1367" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5544 'trunc' 'trunc_ln544_178' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_20 : Operation 5545 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_266)   --->   "%trunc_ln545_177 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1367, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5545 'partselect' 'trunc_ln545_177' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5546 [1/1] (0.00ns)   --->   "%sext_ln543_358 = sext i32 %tmp_1352" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5546 'sext' 'sext_ln543_358' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5547 [1/1] (0.00ns)   --->   "%sext_ln543_359 = sext i32 %tmp_1353" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5547 'sext' 'sext_ln543_359' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5548 [1/1] (3.90ns)   --->   "%tmp_1368 = mul i64 %sext_ln543_359, i64 %sext_ln543_358" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5548 'mul' 'tmp_1368' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5549 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_264)   --->   "%trunc_ln544_179 = trunc i64 %tmp_1368" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5549 'trunc' 'trunc_ln544_179' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_20 : Operation 5550 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_266)   --->   "%trunc_ln545_178 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1368, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5550 'partselect' 'trunc_ln545_178' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5551 [1/1] (0.00ns)   --->   "%sext_ln543_360 = sext i32 %tmp_1354" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5551 'sext' 'sext_ln543_360' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5552 [1/1] (0.00ns)   --->   "%sext_ln543_361 = sext i32 %tmp_1355" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5552 'sext' 'sext_ln543_361' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5553 [1/1] (3.90ns)   --->   "%tmp_1369 = mul i64 %sext_ln543_361, i64 %sext_ln543_360" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5553 'mul' 'tmp_1369' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5554 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_264)   --->   "%trunc_ln544_180 = trunc i64 %tmp_1369" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5554 'trunc' 'trunc_ln544_180' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_20 : Operation 5555 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_266)   --->   "%trunc_ln545_179 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1369, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5555 'partselect' 'trunc_ln545_179' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5556 [1/1] (0.00ns)   --->   "%sext_ln543_362 = sext i32 %tmp_1356" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5556 'sext' 'sext_ln543_362' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5557 [1/1] (0.00ns)   --->   "%sext_ln543_363 = sext i32 %tmp_1357" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5557 'sext' 'sext_ln543_363' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5558 [1/1] (3.90ns)   --->   "%tmp_1370 = mul i64 %sext_ln543_363, i64 %sext_ln543_362" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5558 'mul' 'tmp_1370' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5559 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_264)   --->   "%trunc_ln544_181 = trunc i64 %tmp_1370" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5559 'trunc' 'trunc_ln544_181' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_20 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_266)   --->   "%trunc_ln545_180 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1370, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5560 'partselect' 'trunc_ln545_180' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5561 [1/1] (0.00ns)   --->   "%sext_ln543_364 = sext i32 %tmp_1358" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5561 'sext' 'sext_ln543_364' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5562 [1/1] (0.00ns)   --->   "%sext_ln543_365 = sext i32 %tmp_1359" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5562 'sext' 'sext_ln543_365' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5563 [1/1] (3.90ns)   --->   "%tmp_1371 = mul i64 %sext_ln543_365, i64 %sext_ln543_364" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5563 'mul' 'tmp_1371' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5564 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_264)   --->   "%trunc_ln544_182 = trunc i64 %tmp_1371" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5564 'trunc' 'trunc_ln544_182' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_20 : Operation 5565 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_266)   --->   "%trunc_ln545_181 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1371, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5565 'partselect' 'trunc_ln545_181' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5566 [1/1] (0.00ns)   --->   "%sext_ln543_366 = sext i32 %tmp_1360" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5566 'sext' 'sext_ln543_366' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5567 [1/1] (0.00ns)   --->   "%sext_ln543_367 = sext i32 %tmp_1361" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5567 'sext' 'sext_ln543_367' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5568 [1/1] (3.90ns)   --->   "%tmp_1372 = mul i64 %sext_ln543_367, i64 %sext_ln543_366" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5568 'mul' 'tmp_1372' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5569 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_264)   --->   "%trunc_ln544_183 = trunc i64 %tmp_1372" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5569 'trunc' 'trunc_ln544_183' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_20 : Operation 5570 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_266)   --->   "%trunc_ln545_182 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1372, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5570 'partselect' 'trunc_ln545_182' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5571 [1/1] (0.00ns)   --->   "%sext_ln543_368 = sext i32 %tmp_1362" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5571 'sext' 'sext_ln543_368' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5572 [1/1] (0.00ns)   --->   "%sext_ln543_369 = sext i32 %tmp_1363" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5572 'sext' 'sext_ln543_369' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 5573 [1/1] (3.90ns)   --->   "%tmp_1373 = mul i64 %sext_ln543_369, i64 %sext_ln543_368" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5573 'mul' 'tmp_1373' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5574 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_264)   --->   "%trunc_ln544_184 = trunc i64 %tmp_1373" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5574 'trunc' 'trunc_ln544_184' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_20 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_264)   --->   "%tmp_856 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_184, i32 %trunc_ln544_183, i32 %trunc_ln544_182, i32 %trunc_ln544_181, i32 %trunc_ln544_180, i32 %trunc_ln544_179, i32 %trunc_ln544_178, i32 %trunc_ln544_177, i32 %trunc_ln544_176, i32 %trunc_ln544_175" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5575 'bitconcatenate' 'tmp_856' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_20 : Operation 5576 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_266)   --->   "%trunc_ln545_183 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1373, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5576 'partselect' 'trunc_ln545_183' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5577 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_266)   --->   "%tmp_857 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_183, i32 %trunc_ln545_182, i32 %trunc_ln545_181, i32 %trunc_ln545_180, i32 %trunc_ln545_179, i32 %trunc_ln545_178, i32 %trunc_ln545_177, i32 %trunc_ln545_176, i32 %trunc_ln545_175, i32 %trunc_ln545_174" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5577 'bitconcatenate' 'tmp_857' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5578 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_266)   --->   "%tmp_858 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_256, i320 %tmp_857, i32 5600, i32 5919" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5578 'partset' 'tmp_858' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_20 : Operation 5579 [1/1] (0.00ns)   --->   "%and_ln558_174 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_174, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5579 'bitconcatenate' 'and_ln558_174' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_20 : Operation 5580 [1/1] (1.14ns)   --->   "%sub_ln558_175 = sub i32 %tmp_1344, i32 %and_ln558_174" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5580 'sub' 'sub_ln558_175' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5581 [1/1] (0.00ns)   --->   "%and_ln558_175 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_175, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5581 'bitconcatenate' 'and_ln558_175' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_20 : Operation 5582 [1/1] (1.14ns)   --->   "%sub_ln558_176 = sub i32 %tmp_1346, i32 %and_ln558_175" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5582 'sub' 'sub_ln558_176' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5583 [1/1] (0.00ns)   --->   "%and_ln558_176 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_176, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5583 'bitconcatenate' 'and_ln558_176' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_20 : Operation 5584 [1/1] (1.14ns)   --->   "%sub_ln558_177 = sub i32 %tmp_1348, i32 %and_ln558_176" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5584 'sub' 'sub_ln558_177' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5585 [1/1] (0.00ns)   --->   "%and_ln558_177 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_177, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5585 'bitconcatenate' 'and_ln558_177' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_20 : Operation 5586 [1/1] (1.14ns)   --->   "%sub_ln558_178 = sub i32 %tmp_1350, i32 %and_ln558_177" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5586 'sub' 'sub_ln558_178' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5587 [1/1] (0.00ns)   --->   "%and_ln558_178 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_178, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5587 'bitconcatenate' 'and_ln558_178' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_20 : Operation 5588 [1/1] (1.14ns)   --->   "%sub_ln558_179 = sub i32 %tmp_1352, i32 %and_ln558_178" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5588 'sub' 'sub_ln558_179' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5589 [1/1] (0.00ns)   --->   "%and_ln558_179 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_179, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5589 'bitconcatenate' 'and_ln558_179' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_20 : Operation 5590 [1/1] (1.14ns)   --->   "%sub_ln558_180 = sub i32 %tmp_1354, i32 %and_ln558_179" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5590 'sub' 'sub_ln558_180' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5591 [1/1] (0.00ns)   --->   "%and_ln558_180 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_180, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5591 'bitconcatenate' 'and_ln558_180' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_20 : Operation 5592 [1/1] (1.14ns)   --->   "%sub_ln558_181 = sub i32 %tmp_1356, i32 %and_ln558_180" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5592 'sub' 'sub_ln558_181' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5593 [1/1] (0.00ns)   --->   "%and_ln558_181 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_181, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5593 'bitconcatenate' 'and_ln558_181' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_20 : Operation 5594 [1/1] (1.14ns)   --->   "%sub_ln558_182 = sub i32 %tmp_1358, i32 %and_ln558_181" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5594 'sub' 'sub_ln558_182' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5595 [1/1] (0.00ns)   --->   "%and_ln558_182 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_182, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5595 'bitconcatenate' 'and_ln558_182' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_20 : Operation 5596 [1/1] (1.14ns)   --->   "%sub_ln558_183 = sub i32 %tmp_1360, i32 %and_ln558_182" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5596 'sub' 'sub_ln558_183' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5597 [1/1] (0.00ns)   --->   "%and_ln558_183 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_183, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5597 'bitconcatenate' 'and_ln558_183' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_20 : Operation 5598 [1/1] (1.14ns)   --->   "%sub_ln558_184 = sub i32 %tmp_1362, i32 %and_ln558_183" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5598 'sub' 'sub_ln558_184' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 5599 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_265)   --->   "%tmp_863 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_184, i32 %sub_ln558_183, i32 %sub_ln558_182, i32 %sub_ln558_181, i32 %sub_ln558_180, i32 %sub_ln558_179, i32 %sub_ln558_178, i32 %sub_ln558_177, i32 %sub_ln558_176, i32 %sub_ln558_175" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5599 'bitconcatenate' 'tmp_863' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_20 : Operation 5600 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_265)   --->   "%tmp_864 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_256, i320 %tmp_863, i32 5600, i32 5919" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5600 'partset' 'tmp_864' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_20 : Operation 5601 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_264)   --->   "%select_ln535_263 = select i1 %icmp_ln535_6, i320 %tmp_856, i320 %select_ln535_262" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5601 'select' 'select_ln535_263' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 5602 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_264 = select i1 %icmp_ln535_7, i320 %tmp_855, i320 %select_ln535_263" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5602 'select' 'select_ln535_264' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 5603 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_265 = select i1 %icmp_ln535_2, i8192 %tmp_864, i8192 %select_ln535_256" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5603 'select' 'select_ln535_265' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 5604 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_266 = select i1 %icmp_ln535_6, i8192 %tmp_858, i8192 %select_ln535_265" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5604 'select' 'select_ln535_266' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.77>
ST_21 : Operation 5605 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_276)   --->   "%trunc_ln545_184 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1392, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5605 'partselect' 'trunc_ln545_184' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_21 : Operation 5606 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_276)   --->   "%trunc_ln545_185 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1393, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5606 'partselect' 'trunc_ln545_185' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_21 : Operation 5607 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_276)   --->   "%trunc_ln545_186 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1394, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5607 'partselect' 'trunc_ln545_186' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_21 : Operation 5608 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_276)   --->   "%trunc_ln545_187 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1395, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5608 'partselect' 'trunc_ln545_187' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_21 : Operation 5609 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_276)   --->   "%tmp_877 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln545_187, i32 %trunc_ln545_186, i32 %trunc_ln545_185, i32 %trunc_ln545_184" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5609 'bitconcatenate' 'tmp_877' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_21 : Operation 5610 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_276)   --->   "%tmp_878 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_266, i128 %tmp_877, i32 5920, i32 6047" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5610 'partset' 'tmp_878' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_21 : Operation 5611 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_275)   --->   "%tmp_883 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln558_188, i32 %sub_ln558_187, i32 %sub_ln558_186, i32 %sub_ln558_185" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5611 'bitconcatenate' 'tmp_883' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_21 : Operation 5612 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_275)   --->   "%tmp_884 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_266, i128 %tmp_883, i32 5920, i32 6047" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5612 'partset' 'tmp_884' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_21 : Operation 5613 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_275 = select i1 %icmp_ln535_2, i8192 %tmp_884, i8192 %select_ln535_266" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5613 'select' 'select_ln535_275' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 5614 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_276 = select i1 %icmp_ln535_6, i8192 %tmp_878, i8192 %select_ln535_275" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5614 'select' 'select_ln535_276' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 5615 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_285)   --->   "%tmp_915 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_198, i32 %sub_ln558_197, i32 %sub_ln558_196, i32 %sub_ln558_195, i32 %sub_ln558_194, i32 %sub_ln558_193, i32 %sub_ln558_192, i32 %sub_ln558_191, i32 %sub_ln558_190, i32 %sub_ln558_189" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5615 'bitconcatenate' 'tmp_915' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_21 : Operation 5616 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_285)   --->   "%tmp_916 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_276, i320 %tmp_915, i32 6048, i32 6367" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5616 'partset' 'tmp_916' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_21 : Operation 5617 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_285 = select i1 %icmp_ln535_2, i8192 %tmp_916, i8192 %select_ln535_276" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5617 'select' 'select_ln535_285' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.13>
ST_22 : Operation 5618 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_286)   --->   "%trunc_ln545_188 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1420, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5618 'partselect' 'trunc_ln545_188' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5619 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_286)   --->   "%trunc_ln545_189 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1421, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5619 'partselect' 'trunc_ln545_189' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5620 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_286)   --->   "%trunc_ln545_190 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1422, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5620 'partselect' 'trunc_ln545_190' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5621 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_286)   --->   "%trunc_ln545_191 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1423, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5621 'partselect' 'trunc_ln545_191' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5622 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_286)   --->   "%trunc_ln545_192 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1424, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5622 'partselect' 'trunc_ln545_192' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5623 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_286)   --->   "%trunc_ln545_193 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1425, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5623 'partselect' 'trunc_ln545_193' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5624 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_286)   --->   "%trunc_ln545_194 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1426, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5624 'partselect' 'trunc_ln545_194' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_286)   --->   "%trunc_ln545_195 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1427, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5625 'partselect' 'trunc_ln545_195' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5626 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_286)   --->   "%trunc_ln545_196 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1428, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5626 'partselect' 'trunc_ln545_196' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5627 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_286)   --->   "%trunc_ln545_197 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1429, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5627 'partselect' 'trunc_ln545_197' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5628 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_286)   --->   "%tmp_909 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_197, i32 %trunc_ln545_196, i32 %trunc_ln545_195, i32 %trunc_ln545_194, i32 %trunc_ln545_193, i32 %trunc_ln545_192, i32 %trunc_ln545_191, i32 %trunc_ln545_190, i32 %trunc_ln545_189, i32 %trunc_ln545_188" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5628 'bitconcatenate' 'tmp_909' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5629 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_286)   --->   "%tmp_910 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_276, i320 %tmp_909, i32 6048, i32 6367" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5629 'partset' 'tmp_910' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5630 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_286 = select i1 %icmp_ln535_6, i8192 %tmp_910, i8192 %select_ln535_285" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5630 'select' 'select_ln535_286' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 5631 [1/1] (1.14ns)   --->   "%add_ln537_199 = add i32 %tmp_1441, i32 %tmp_1440" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 5631 'add' 'add_ln537_199' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4 & !icmp_ln535_1 & !icmp_ln535)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5632 [1/1] (1.14ns)   --->   "%sub_ln566_71 = sub i32 %tmp_1440, i32 %tmp_1441" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 5632 'sub' 'sub_ln566_71' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5633 [1/1] (0.00ns)   --->   "%sext_ln543_398 = sext i32 %tmp_1440" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5633 'sext' 'sext_ln543_398' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5634 [1/1] (0.00ns)   --->   "%sext_ln543_399 = sext i32 %tmp_1441" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5634 'sext' 'sext_ln543_399' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5635 [1/1] (3.90ns)   --->   "%tmp_1442 = mul i64 %sext_ln543_399, i64 %sext_ln543_398" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5635 'mul' 'tmp_1442' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5636 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_294)   --->   "%trunc_ln544_199 = trunc i64 %tmp_1442" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5636 'trunc' 'trunc_ln544_199' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_22 : Operation 5637 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_296)   --->   "%trunc_ln545_198 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1442, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5637 'partselect' 'trunc_ln545_198' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5638 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_296)   --->   "%tmp_1443 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_286, i32 %trunc_ln545_198, i32 6368, i32 6399" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5638 'partset' 'tmp_1443' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_22 : Operation 5639 [1/1] (1.14ns)   --->   "%add_ln548_199 = add i32 %tmp_1440, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5639 'add' 'add_ln548_199' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5640 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_292)   --->   "%trunc_ln548_198 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_199, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5640 'partselect' 'trunc_ln548_198' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_22 : Operation 5641 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_292)   --->   "%sext_ln548_199 = sext i9 %trunc_ln548_198" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5641 'sext' 'sext_ln548_199' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_22 : Operation 5642 [1/1] (1.14ns)   --->   "%add_ln557_199 = add i32 %tmp_1440, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5642 'add' 'add_ln557_199' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5643 [1/1] (0.00ns)   --->   "%trunc_ln557_198 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_199, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5643 'partselect' 'trunc_ln557_198' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 5644 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_290)   --->   "%sext_ln557_199 = sext i19 %trunc_ln557_198" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5644 'sext' 'sext_ln557_199' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00>
ST_22 : Operation 5645 [1/1] (0.00ns)   --->   "%and_ln558_198 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_198, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5645 'bitconcatenate' 'and_ln558_198' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_22 : Operation 5646 [1/1] (1.14ns)   --->   "%sub_ln558_199 = sub i32 %tmp_1440, i32 %and_ln558_198" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5646 'sub' 'sub_ln558_199' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 5647 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_295)   --->   "%tmp_1445 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_286, i32 %sub_ln558_199, i32 6368, i32 6399" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5647 'partset' 'tmp_1445' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_22 : Operation 5648 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_288)   --->   "%select_ln535_287 = select i1 %icmp_ln535, i32 %sub_ln566_71, i32 %add_ln537_199" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5648 'select' 'select_ln535_287' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4 & !icmp_ln535_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 5649 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_288 = select i1 %icmp_ln535_1, i32 %sub_ln566_71, i32 %select_ln535_287" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5649 'select' 'select_ln535_288' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 5650 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_290)   --->   "%select_ln535_289 = select i1 %icmp_ln535_2, i32 %sext_ln557_199, i32 %select_ln535_288" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5650 'select' 'select_ln535_289' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 5651 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_290 = select i1 %icmp_ln535_3, i32 %tmp_1440, i32 %select_ln535_289" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5651 'select' 'select_ln535_290' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 5652 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_292)   --->   "%select_ln535_291 = select i1 %icmp_ln535_4, i32 %add_ln551_199, i32 %select_ln535_290" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5652 'select' 'select_ln535_291' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 5653 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_292 = select i1 %icmp_ln535_5, i32 %sext_ln548_199, i32 %select_ln535_291" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5653 'select' 'select_ln535_292' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 5654 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_294)   --->   "%select_ln535_293 = select i1 %icmp_ln535_6, i32 %trunc_ln544_199, i32 %select_ln535_292" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5654 'select' 'select_ln535_293' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 5655 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_294 = select i1 %icmp_ln535_7, i32 %sub_ln566_71, i32 %select_ln535_293" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5655 'select' 'select_ln535_294' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 5656 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_295 = select i1 %icmp_ln535_2, i8192 %tmp_1445, i8192 %select_ln535_286" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5656 'select' 'select_ln535_295' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 5657 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_296 = select i1 %icmp_ln535_6, i8192 %tmp_1443, i8192 %select_ln535_295" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5657 'select' 'select_ln535_296' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.77>
ST_23 : Operation 5658 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_306)   --->   "%trunc_ln545_199 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1466, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5658 'partselect' 'trunc_ln545_199' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_23 : Operation 5659 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_306)   --->   "%trunc_ln545_200 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1467, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5659 'partselect' 'trunc_ln545_200' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_23 : Operation 5660 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_306)   --->   "%trunc_ln545_201 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1468, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5660 'partselect' 'trunc_ln545_201' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_23 : Operation 5661 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_306)   --->   "%trunc_ln545_202 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1469, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5661 'partselect' 'trunc_ln545_202' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_23 : Operation 5662 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_306)   --->   "%trunc_ln545_203 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1470, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5662 'partselect' 'trunc_ln545_203' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_23 : Operation 5663 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_306)   --->   "%trunc_ln545_204 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1471, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5663 'partselect' 'trunc_ln545_204' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_23 : Operation 5664 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_306)   --->   "%trunc_ln545_205 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1472, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5664 'partselect' 'trunc_ln545_205' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_23 : Operation 5665 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_306)   --->   "%trunc_ln545_206 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1473, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5665 'partselect' 'trunc_ln545_206' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_23 : Operation 5666 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_306)   --->   "%trunc_ln545_207 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1474, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5666 'partselect' 'trunc_ln545_207' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_23 : Operation 5667 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_306)   --->   "%trunc_ln545_208 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1475, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5667 'partselect' 'trunc_ln545_208' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_23 : Operation 5668 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_306)   --->   "%tmp_945 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_208, i32 %trunc_ln545_207, i32 %trunc_ln545_206, i32 %trunc_ln545_205, i32 %trunc_ln545_204, i32 %trunc_ln545_203, i32 %trunc_ln545_202, i32 %trunc_ln545_201, i32 %trunc_ln545_200, i32 %trunc_ln545_199" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5668 'bitconcatenate' 'tmp_945' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_23 : Operation 5669 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_306)   --->   "%tmp_946 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_296, i320 %tmp_945, i32 6400, i32 6719" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5669 'partset' 'tmp_946' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_23 : Operation 5670 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_305)   --->   "%tmp_951 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_209, i32 %sub_ln558_208, i32 %sub_ln558_207, i32 %sub_ln558_206, i32 %sub_ln558_205, i32 %sub_ln558_204, i32 %sub_ln558_203, i32 %sub_ln558_202, i32 %sub_ln558_201, i32 %sub_ln558_200" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5670 'bitconcatenate' 'tmp_951' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_23 : Operation 5671 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_305)   --->   "%tmp_952 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_296, i320 %tmp_951, i32 6400, i32 6719" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5671 'partset' 'tmp_952' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_23 : Operation 5672 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_305 = select i1 %icmp_ln535_2, i8192 %tmp_952, i8192 %select_ln535_296" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5672 'select' 'select_ln535_305' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 5673 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_306 = select i1 %icmp_ln535_6, i8192 %tmp_946, i8192 %select_ln535_305" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5673 'select' 'select_ln535_306' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 5674 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_315)   --->   "%tmp_971 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln558_213, i32 %sub_ln558_212, i32 %sub_ln558_211, i32 %sub_ln558_210" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5674 'bitconcatenate' 'tmp_971' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_23 : Operation 5675 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_315)   --->   "%tmp_972 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_306, i128 %tmp_971, i32 6720, i32 6847" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5675 'partset' 'tmp_972' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_23 : Operation 5676 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_315 = select i1 %icmp_ln535_2, i8192 %tmp_972, i8192 %select_ln535_306" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5676 'select' 'select_ln535_315' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.82>
ST_24 : Operation 5677 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_316)   --->   "%trunc_ln545_209 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1494, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5677 'partselect' 'trunc_ln545_209' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5678 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_316)   --->   "%trunc_ln545_210 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1495, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5678 'partselect' 'trunc_ln545_210' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5679 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_316)   --->   "%trunc_ln545_211 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1496, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5679 'partselect' 'trunc_ln545_211' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5680 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_316)   --->   "%trunc_ln545_212 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1497, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5680 'partselect' 'trunc_ln545_212' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5681 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_316)   --->   "%tmp_965 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln545_212, i32 %trunc_ln545_211, i32 %trunc_ln545_210, i32 %trunc_ln545_209" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5681 'bitconcatenate' 'tmp_965' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5682 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_316)   --->   "%tmp_966 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_306, i128 %tmp_965, i32 6720, i32 6847" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5682 'partset' 'tmp_966' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5683 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_316 = select i1 %icmp_ln535_6, i8192 %tmp_966, i8192 %select_ln535_315" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5683 'select' 'select_ln535_316' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 5684 [1/1] (0.00ns)   --->   "%sext_ln543_428 = sext i32 %tmp_1502" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5684 'sext' 'sext_ln543_428' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5685 [1/1] (0.00ns)   --->   "%sext_ln543_429 = sext i32 %tmp_1503" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5685 'sext' 'sext_ln543_429' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5686 [1/1] (3.90ns)   --->   "%tmp_1522 = mul i64 %sext_ln543_429, i64 %sext_ln543_428" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5686 'mul' 'tmp_1522' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5687 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_324)   --->   "%trunc_ln544_214 = trunc i64 %tmp_1522" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5687 'trunc' 'trunc_ln544_214' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5688 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_326)   --->   "%trunc_ln545_213 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1522, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5688 'partselect' 'trunc_ln545_213' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5689 [1/1] (0.00ns)   --->   "%sext_ln543_430 = sext i32 %tmp_1504" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5689 'sext' 'sext_ln543_430' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5690 [1/1] (0.00ns)   --->   "%sext_ln543_431 = sext i32 %tmp_1505" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5690 'sext' 'sext_ln543_431' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5691 [1/1] (3.90ns)   --->   "%tmp_1523 = mul i64 %sext_ln543_431, i64 %sext_ln543_430" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5691 'mul' 'tmp_1523' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5692 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_324)   --->   "%trunc_ln544_215 = trunc i64 %tmp_1523" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5692 'trunc' 'trunc_ln544_215' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5693 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_326)   --->   "%trunc_ln545_214 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1523, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5693 'partselect' 'trunc_ln545_214' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5694 [1/1] (0.00ns)   --->   "%sext_ln543_432 = sext i32 %tmp_1506" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5694 'sext' 'sext_ln543_432' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5695 [1/1] (0.00ns)   --->   "%sext_ln543_433 = sext i32 %tmp_1507" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5695 'sext' 'sext_ln543_433' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5696 [1/1] (3.90ns)   --->   "%tmp_1524 = mul i64 %sext_ln543_433, i64 %sext_ln543_432" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5696 'mul' 'tmp_1524' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5697 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_324)   --->   "%trunc_ln544_216 = trunc i64 %tmp_1524" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5697 'trunc' 'trunc_ln544_216' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5698 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_326)   --->   "%trunc_ln545_215 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1524, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5698 'partselect' 'trunc_ln545_215' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5699 [1/1] (0.00ns)   --->   "%sext_ln543_434 = sext i32 %tmp_1508" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5699 'sext' 'sext_ln543_434' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5700 [1/1] (0.00ns)   --->   "%sext_ln543_435 = sext i32 %tmp_1509" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5700 'sext' 'sext_ln543_435' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5701 [1/1] (3.90ns)   --->   "%tmp_1525 = mul i64 %sext_ln543_435, i64 %sext_ln543_434" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5701 'mul' 'tmp_1525' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5702 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_324)   --->   "%trunc_ln544_217 = trunc i64 %tmp_1525" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5702 'trunc' 'trunc_ln544_217' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5703 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_326)   --->   "%trunc_ln545_216 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1525, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5703 'partselect' 'trunc_ln545_216' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5704 [1/1] (0.00ns)   --->   "%sext_ln543_436 = sext i32 %tmp_1510" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5704 'sext' 'sext_ln543_436' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5705 [1/1] (0.00ns)   --->   "%sext_ln543_437 = sext i32 %tmp_1511" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5705 'sext' 'sext_ln543_437' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5706 [1/1] (3.90ns)   --->   "%tmp_1526 = mul i64 %sext_ln543_437, i64 %sext_ln543_436" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5706 'mul' 'tmp_1526' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5707 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_324)   --->   "%trunc_ln544_218 = trunc i64 %tmp_1526" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5707 'trunc' 'trunc_ln544_218' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5708 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_326)   --->   "%trunc_ln545_217 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1526, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5708 'partselect' 'trunc_ln545_217' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5709 [1/1] (0.00ns)   --->   "%sext_ln543_438 = sext i32 %tmp_1512" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5709 'sext' 'sext_ln543_438' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5710 [1/1] (0.00ns)   --->   "%sext_ln543_439 = sext i32 %tmp_1513" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5710 'sext' 'sext_ln543_439' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5711 [1/1] (3.90ns)   --->   "%tmp_1527 = mul i64 %sext_ln543_439, i64 %sext_ln543_438" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5711 'mul' 'tmp_1527' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5712 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_324)   --->   "%trunc_ln544_219 = trunc i64 %tmp_1527" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5712 'trunc' 'trunc_ln544_219' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_326)   --->   "%trunc_ln545_218 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1527, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5713 'partselect' 'trunc_ln545_218' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5714 [1/1] (0.00ns)   --->   "%sext_ln543_440 = sext i32 %tmp_1514" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5714 'sext' 'sext_ln543_440' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5715 [1/1] (0.00ns)   --->   "%sext_ln543_441 = sext i32 %tmp_1515" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5715 'sext' 'sext_ln543_441' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5716 [1/1] (3.90ns)   --->   "%tmp_1528 = mul i64 %sext_ln543_441, i64 %sext_ln543_440" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5716 'mul' 'tmp_1528' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5717 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_324)   --->   "%trunc_ln544_220 = trunc i64 %tmp_1528" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5717 'trunc' 'trunc_ln544_220' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5718 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_326)   --->   "%trunc_ln545_219 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1528, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5718 'partselect' 'trunc_ln545_219' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5719 [1/1] (0.00ns)   --->   "%sext_ln543_442 = sext i32 %tmp_1516" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5719 'sext' 'sext_ln543_442' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5720 [1/1] (0.00ns)   --->   "%sext_ln543_443 = sext i32 %tmp_1517" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5720 'sext' 'sext_ln543_443' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5721 [1/1] (3.90ns)   --->   "%tmp_1529 = mul i64 %sext_ln543_443, i64 %sext_ln543_442" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5721 'mul' 'tmp_1529' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5722 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_324)   --->   "%trunc_ln544_221 = trunc i64 %tmp_1529" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5722 'trunc' 'trunc_ln544_221' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5723 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_326)   --->   "%trunc_ln545_220 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1529, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5723 'partselect' 'trunc_ln545_220' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5724 [1/1] (0.00ns)   --->   "%sext_ln543_444 = sext i32 %tmp_1518" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5724 'sext' 'sext_ln543_444' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5725 [1/1] (0.00ns)   --->   "%sext_ln543_445 = sext i32 %tmp_1519" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5725 'sext' 'sext_ln543_445' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5726 [1/1] (3.90ns)   --->   "%tmp_1530 = mul i64 %sext_ln543_445, i64 %sext_ln543_444" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5726 'mul' 'tmp_1530' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5727 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_324)   --->   "%trunc_ln544_222 = trunc i64 %tmp_1530" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5727 'trunc' 'trunc_ln544_222' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5728 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_326)   --->   "%trunc_ln545_221 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1530, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5728 'partselect' 'trunc_ln545_221' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5729 [1/1] (0.00ns)   --->   "%sext_ln543_446 = sext i32 %tmp_1520" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5729 'sext' 'sext_ln543_446' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5730 [1/1] (0.00ns)   --->   "%sext_ln543_447 = sext i32 %tmp_1521" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5730 'sext' 'sext_ln543_447' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5731 [1/1] (3.90ns)   --->   "%tmp_1531 = mul i64 %sext_ln543_447, i64 %sext_ln543_446" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5731 'mul' 'tmp_1531' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5732 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_324)   --->   "%trunc_ln544_223 = trunc i64 %tmp_1531" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5732 'trunc' 'trunc_ln544_223' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5733 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_324)   --->   "%tmp_996 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_223, i32 %trunc_ln544_222, i32 %trunc_ln544_221, i32 %trunc_ln544_220, i32 %trunc_ln544_219, i32 %trunc_ln544_218, i32 %trunc_ln544_217, i32 %trunc_ln544_216, i32 %trunc_ln544_215, i32 %trunc_ln544_214" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5733 'bitconcatenate' 'tmp_996' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5734 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_326)   --->   "%trunc_ln545_222 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1531, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5734 'partselect' 'trunc_ln545_222' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5735 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_326)   --->   "%tmp_997 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_222, i32 %trunc_ln545_221, i32 %trunc_ln545_220, i32 %trunc_ln545_219, i32 %trunc_ln545_218, i32 %trunc_ln545_217, i32 %trunc_ln545_216, i32 %trunc_ln545_215, i32 %trunc_ln545_214, i32 %trunc_ln545_213" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5735 'bitconcatenate' 'tmp_997' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5736 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_326)   --->   "%tmp_998 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_316, i320 %tmp_997, i32 6848, i32 7167" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5736 'partset' 'tmp_998' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_24 : Operation 5737 [1/1] (0.00ns)   --->   "%and_ln558_213 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_213, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5737 'bitconcatenate' 'and_ln558_213' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5738 [1/1] (1.14ns)   --->   "%sub_ln558_214 = sub i32 %tmp_1502, i32 %and_ln558_213" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5738 'sub' 'sub_ln558_214' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5739 [1/1] (0.00ns)   --->   "%and_ln558_214 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_214, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5739 'bitconcatenate' 'and_ln558_214' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5740 [1/1] (1.14ns)   --->   "%sub_ln558_215 = sub i32 %tmp_1504, i32 %and_ln558_214" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5740 'sub' 'sub_ln558_215' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5741 [1/1] (0.00ns)   --->   "%and_ln558_215 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_215, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5741 'bitconcatenate' 'and_ln558_215' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5742 [1/1] (1.14ns)   --->   "%sub_ln558_216 = sub i32 %tmp_1506, i32 %and_ln558_215" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5742 'sub' 'sub_ln558_216' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5743 [1/1] (0.00ns)   --->   "%and_ln558_216 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_216, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5743 'bitconcatenate' 'and_ln558_216' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5744 [1/1] (1.14ns)   --->   "%sub_ln558_217 = sub i32 %tmp_1508, i32 %and_ln558_216" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5744 'sub' 'sub_ln558_217' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5745 [1/1] (0.00ns)   --->   "%and_ln558_217 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_217, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5745 'bitconcatenate' 'and_ln558_217' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5746 [1/1] (1.14ns)   --->   "%sub_ln558_218 = sub i32 %tmp_1510, i32 %and_ln558_217" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5746 'sub' 'sub_ln558_218' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5747 [1/1] (0.00ns)   --->   "%and_ln558_218 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_218, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5747 'bitconcatenate' 'and_ln558_218' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5748 [1/1] (1.14ns)   --->   "%sub_ln558_219 = sub i32 %tmp_1512, i32 %and_ln558_218" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5748 'sub' 'sub_ln558_219' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5749 [1/1] (0.00ns)   --->   "%and_ln558_219 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_219, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5749 'bitconcatenate' 'and_ln558_219' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5750 [1/1] (1.14ns)   --->   "%sub_ln558_220 = sub i32 %tmp_1514, i32 %and_ln558_219" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5750 'sub' 'sub_ln558_220' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5751 [1/1] (0.00ns)   --->   "%and_ln558_220 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_220, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5751 'bitconcatenate' 'and_ln558_220' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5752 [1/1] (1.14ns)   --->   "%sub_ln558_221 = sub i32 %tmp_1516, i32 %and_ln558_220" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5752 'sub' 'sub_ln558_221' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5753 [1/1] (0.00ns)   --->   "%and_ln558_221 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_221, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5753 'bitconcatenate' 'and_ln558_221' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5754 [1/1] (1.14ns)   --->   "%sub_ln558_222 = sub i32 %tmp_1518, i32 %and_ln558_221" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5754 'sub' 'sub_ln558_222' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5755 [1/1] (0.00ns)   --->   "%and_ln558_222 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_222, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5755 'bitconcatenate' 'and_ln558_222' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5756 [1/1] (1.14ns)   --->   "%sub_ln558_223 = sub i32 %tmp_1520, i32 %and_ln558_222" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5756 'sub' 'sub_ln558_223' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5757 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_325)   --->   "%tmp_1003 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_223, i32 %sub_ln558_222, i32 %sub_ln558_221, i32 %sub_ln558_220, i32 %sub_ln558_219, i32 %sub_ln558_218, i32 %sub_ln558_217, i32 %sub_ln558_216, i32 %sub_ln558_215, i32 %sub_ln558_214" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5757 'bitconcatenate' 'tmp_1003' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5758 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_325)   --->   "%tmp_1004 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_316, i320 %tmp_1003, i32 6848, i32 7167" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5758 'partset' 'tmp_1004' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5759 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_324)   --->   "%select_ln535_323 = select i1 %icmp_ln535_6, i320 %tmp_996, i320 %select_ln535_322" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5759 'select' 'select_ln535_323' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 5760 [1/1] (0.53ns) (out node of the LUT)   --->   "%select_ln535_324 = select i1 %icmp_ln535_7, i320 %tmp_995, i320 %select_ln535_323" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5760 'select' 'select_ln535_324' <Predicate = true> <Delay = 0.53> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 5761 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_325 = select i1 %icmp_ln535_2, i8192 %tmp_1004, i8192 %select_ln535_316" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5761 'select' 'select_ln535_325' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 5762 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_326 = select i1 %icmp_ln535_6, i8192 %tmp_998, i8192 %select_ln535_325" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5762 'select' 'select_ln535_326' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 5763 [1/1] (1.14ns)   --->   "%add_ln537_224 = add i32 %tmp_1543, i32 %tmp_1542" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 5763 'add' 'add_ln537_224' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5764 [1/1] (1.14ns)   --->   "%sub_ln566_96 = sub i32 %tmp_1542, i32 %tmp_1543" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 5764 'sub' 'sub_ln566_96' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5765 [1/1] (0.00ns)   --->   "%sext_ln543_448 = sext i32 %tmp_1542" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5765 'sext' 'sext_ln543_448' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5766 [1/1] (0.00ns)   --->   "%sext_ln543_449 = sext i32 %tmp_1543" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5766 'sext' 'sext_ln543_449' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5767 [1/1] (3.90ns)   --->   "%tmp_1544 = mul i64 %sext_ln543_449, i64 %sext_ln543_448" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5767 'mul' 'tmp_1544' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5768 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_334)   --->   "%trunc_ln544_224 = trunc i64 %tmp_1544" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5768 'trunc' 'trunc_ln544_224' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5769 [1/1] (1.14ns)   --->   "%add_ln548_224 = add i32 %tmp_1542, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5769 'add' 'add_ln548_224' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5770 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_332)   --->   "%trunc_ln548_223 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_224, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5770 'partselect' 'trunc_ln548_223' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5771 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_332)   --->   "%sext_ln548_224 = sext i9 %trunc_ln548_223" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5771 'sext' 'sext_ln548_224' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_24 : Operation 5772 [1/1] (1.14ns)   --->   "%add_ln557_224 = add i32 %tmp_1542, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5772 'add' 'add_ln557_224' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5773 [1/1] (0.00ns)   --->   "%trunc_ln557_223 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_224, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5773 'partselect' 'trunc_ln557_223' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 5774 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_330)   --->   "%sext_ln557_224 = sext i19 %trunc_ln557_223" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5774 'sext' 'sext_ln557_224' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00>
ST_24 : Operation 5775 [1/1] (0.00ns)   --->   "%and_ln558_223 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_223, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5775 'bitconcatenate' 'and_ln558_223' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_24 : Operation 5776 [1/1] (1.14ns)   --->   "%sub_ln558_224 = sub i32 %tmp_1542, i32 %and_ln558_223" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5776 'sub' 'sub_ln558_224' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 5777 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_328)   --->   "%select_ln535_327 = select i1 %icmp_ln535, i32 %sub_ln566_96, i32 %add_ln537_224" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5777 'select' 'select_ln535_327' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4 & !icmp_ln535_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 5778 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_328 = select i1 %icmp_ln535_1, i32 %add_ln537_224, i32 %select_ln535_327" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5778 'select' 'select_ln535_328' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 5779 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_330)   --->   "%select_ln535_329 = select i1 %icmp_ln535_2, i32 %sext_ln557_224, i32 %select_ln535_328" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5779 'select' 'select_ln535_329' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 5780 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_330 = select i1 %icmp_ln535_3, i32 %tmp_1542, i32 %select_ln535_329" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5780 'select' 'select_ln535_330' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 5781 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_332)   --->   "%select_ln535_331 = select i1 %icmp_ln535_4, i32 %add_ln551_224, i32 %select_ln535_330" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5781 'select' 'select_ln535_331' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 5782 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_332 = select i1 %icmp_ln535_5, i32 %sext_ln548_224, i32 %select_ln535_331" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5782 'select' 'select_ln535_332' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 5783 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_334)   --->   "%select_ln535_333 = select i1 %icmp_ln535_6, i32 %trunc_ln544_224, i32 %select_ln535_332" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5783 'select' 'select_ln535_333' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 5784 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_334 = select i1 %icmp_ln535_7, i32 %sub_ln566_96, i32 %select_ln535_333" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5784 'select' 'select_ln535_334' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.77>
ST_25 : Operation 5785 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_336)   --->   "%trunc_ln545_223 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1544, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5785 'partselect' 'trunc_ln545_223' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_25 : Operation 5786 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_336)   --->   "%tmp_1545 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_326, i32 %trunc_ln545_223, i32 7168, i32 7199" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5786 'partset' 'tmp_1545' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_25 : Operation 5787 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_335)   --->   "%tmp_1547 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_326, i32 %sub_ln558_224, i32 7168, i32 7199" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5787 'partset' 'tmp_1547' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_25 : Operation 5788 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_335 = select i1 %icmp_ln535_2, i8192 %tmp_1547, i8192 %select_ln535_326" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5788 'select' 'select_ln535_335' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 5789 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_336 = select i1 %icmp_ln535_6, i8192 %tmp_1545, i8192 %select_ln535_335" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5789 'select' 'select_ln535_336' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 5790 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_345)   --->   "%tmp_1039 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_234, i32 %sub_ln558_233, i32 %sub_ln558_232, i32 %sub_ln558_231, i32 %sub_ln558_230, i32 %sub_ln558_229, i32 %sub_ln558_228, i32 %sub_ln558_227, i32 %sub_ln558_226, i32 %sub_ln558_225" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5790 'bitconcatenate' 'tmp_1039' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_25 : Operation 5791 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_345)   --->   "%tmp_1040 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_336, i320 %tmp_1039, i32 7200, i32 7519" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5791 'partset' 'tmp_1040' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_25 : Operation 5792 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_345 = select i1 %icmp_ln535_2, i8192 %tmp_1040, i8192 %select_ln535_336" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5792 'select' 'select_ln535_345' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.82>
ST_26 : Operation 5793 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_346)   --->   "%trunc_ln545_224 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1568, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5793 'partselect' 'trunc_ln545_224' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5794 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_346)   --->   "%trunc_ln545_225 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1569, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5794 'partselect' 'trunc_ln545_225' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5795 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_346)   --->   "%trunc_ln545_226 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1570, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5795 'partselect' 'trunc_ln545_226' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5796 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_346)   --->   "%trunc_ln545_227 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1571, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5796 'partselect' 'trunc_ln545_227' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5797 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_346)   --->   "%trunc_ln545_228 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1572, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5797 'partselect' 'trunc_ln545_228' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5798 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_346)   --->   "%trunc_ln545_229 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1573, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5798 'partselect' 'trunc_ln545_229' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5799 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_346)   --->   "%trunc_ln545_230 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1574, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5799 'partselect' 'trunc_ln545_230' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5800 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_346)   --->   "%trunc_ln545_231 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1575, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5800 'partselect' 'trunc_ln545_231' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5801 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_346)   --->   "%trunc_ln545_232 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1576, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5801 'partselect' 'trunc_ln545_232' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5802 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_346)   --->   "%trunc_ln545_233 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1577, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5802 'partselect' 'trunc_ln545_233' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5803 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_346)   --->   "%tmp_1033 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_233, i32 %trunc_ln545_232, i32 %trunc_ln545_231, i32 %trunc_ln545_230, i32 %trunc_ln545_229, i32 %trunc_ln545_228, i32 %trunc_ln545_227, i32 %trunc_ln545_226, i32 %trunc_ln545_225, i32 %trunc_ln545_224" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5803 'bitconcatenate' 'tmp_1033' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5804 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_346)   --->   "%tmp_1034 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_336, i320 %tmp_1033, i32 7200, i32 7519" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5804 'partset' 'tmp_1034' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5805 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_346 = select i1 %icmp_ln535_6, i8192 %tmp_1034, i8192 %select_ln535_345" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5805 'select' 'select_ln535_346' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 5806 [1/1] (0.00ns)   --->   "%sext_ln543_470 = sext i32 %tmp_1588" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5806 'sext' 'sext_ln543_470' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5807 [1/1] (0.00ns)   --->   "%sext_ln543_471 = sext i32 %tmp_1589" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5807 'sext' 'sext_ln543_471' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5808 [1/1] (3.90ns)   --->   "%tmp_1596 = mul i64 %sext_ln543_471, i64 %sext_ln543_470" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5808 'mul' 'tmp_1596' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5809 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_354)   --->   "%trunc_ln544_235 = trunc i64 %tmp_1596" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5809 'trunc' 'trunc_ln544_235' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_26 : Operation 5810 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_356)   --->   "%trunc_ln545_234 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1596, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5810 'partselect' 'trunc_ln545_234' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5811 [1/1] (0.00ns)   --->   "%sext_ln543_472 = sext i32 %tmp_1590" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5811 'sext' 'sext_ln543_472' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5812 [1/1] (0.00ns)   --->   "%sext_ln543_473 = sext i32 %tmp_1591" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5812 'sext' 'sext_ln543_473' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5813 [1/1] (3.90ns)   --->   "%tmp_1597 = mul i64 %sext_ln543_473, i64 %sext_ln543_472" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5813 'mul' 'tmp_1597' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5814 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_354)   --->   "%trunc_ln544_236 = trunc i64 %tmp_1597" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5814 'trunc' 'trunc_ln544_236' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_26 : Operation 5815 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_356)   --->   "%trunc_ln545_235 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1597, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5815 'partselect' 'trunc_ln545_235' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5816 [1/1] (0.00ns)   --->   "%sext_ln543_474 = sext i32 %tmp_1592" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5816 'sext' 'sext_ln543_474' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5817 [1/1] (0.00ns)   --->   "%sext_ln543_475 = sext i32 %tmp_1593" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5817 'sext' 'sext_ln543_475' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5818 [1/1] (3.90ns)   --->   "%tmp_1598 = mul i64 %sext_ln543_475, i64 %sext_ln543_474" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5818 'mul' 'tmp_1598' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5819 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_354)   --->   "%trunc_ln544_237 = trunc i64 %tmp_1598" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5819 'trunc' 'trunc_ln544_237' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_26 : Operation 5820 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_356)   --->   "%trunc_ln545_236 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1598, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5820 'partselect' 'trunc_ln545_236' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5821 [1/1] (0.00ns)   --->   "%sext_ln543_476 = sext i32 %tmp_1594" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5821 'sext' 'sext_ln543_476' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5822 [1/1] (0.00ns)   --->   "%sext_ln543_477 = sext i32 %tmp_1595" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5822 'sext' 'sext_ln543_477' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 5823 [1/1] (3.90ns)   --->   "%tmp_1599 = mul i64 %sext_ln543_477, i64 %sext_ln543_476" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5823 'mul' 'tmp_1599' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5824 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_354)   --->   "%trunc_ln544_238 = trunc i64 %tmp_1599" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5824 'trunc' 'trunc_ln544_238' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_26 : Operation 5825 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_354)   --->   "%tmp_1052 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln544_238, i32 %trunc_ln544_237, i32 %trunc_ln544_236, i32 %trunc_ln544_235" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5825 'bitconcatenate' 'tmp_1052' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_26 : Operation 5826 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_356)   --->   "%trunc_ln545_237 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1599, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5826 'partselect' 'trunc_ln545_237' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5827 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_356)   --->   "%tmp_1053 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %trunc_ln545_237, i32 %trunc_ln545_236, i32 %trunc_ln545_235, i32 %trunc_ln545_234" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5827 'bitconcatenate' 'tmp_1053' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5828 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_356)   --->   "%tmp_1054 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_346, i128 %tmp_1053, i32 7520, i32 7647" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5828 'partset' 'tmp_1054' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_26 : Operation 5829 [1/1] (0.00ns)   --->   "%and_ln558_234 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_234, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5829 'bitconcatenate' 'and_ln558_234' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_26 : Operation 5830 [1/1] (1.14ns)   --->   "%sub_ln558_235 = sub i32 %tmp_1588, i32 %and_ln558_234" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5830 'sub' 'sub_ln558_235' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5831 [1/1] (0.00ns)   --->   "%and_ln558_235 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_235, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5831 'bitconcatenate' 'and_ln558_235' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_26 : Operation 5832 [1/1] (1.14ns)   --->   "%sub_ln558_236 = sub i32 %tmp_1590, i32 %and_ln558_235" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5832 'sub' 'sub_ln558_236' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5833 [1/1] (0.00ns)   --->   "%and_ln558_236 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_236, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5833 'bitconcatenate' 'and_ln558_236' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_26 : Operation 5834 [1/1] (1.14ns)   --->   "%sub_ln558_237 = sub i32 %tmp_1592, i32 %and_ln558_236" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5834 'sub' 'sub_ln558_237' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5835 [1/1] (0.00ns)   --->   "%and_ln558_237 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_237, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5835 'bitconcatenate' 'and_ln558_237' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_26 : Operation 5836 [1/1] (1.14ns)   --->   "%sub_ln558_238 = sub i32 %tmp_1594, i32 %and_ln558_237" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5836 'sub' 'sub_ln558_238' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 5837 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_355)   --->   "%tmp_1059 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %sub_ln558_238, i32 %sub_ln558_237, i32 %sub_ln558_236, i32 %sub_ln558_235" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5837 'bitconcatenate' 'tmp_1059' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_26 : Operation 5838 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_355)   --->   "%tmp_1060 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i128.i32.i32, i8192 %select_ln535_346, i128 %tmp_1059, i32 7520, i32 7647" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5838 'partset' 'tmp_1060' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_26 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_354)   --->   "%select_ln535_353 = select i1 %icmp_ln535_6, i128 %tmp_1052, i128 %select_ln535_352" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5839 'select' 'select_ln535_353' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 5840 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_354 = select i1 %icmp_ln535_7, i128 %tmp_1051, i128 %select_ln535_353" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5840 'select' 'select_ln535_354' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 5841 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_355 = select i1 %icmp_ln535_2, i8192 %tmp_1060, i8192 %select_ln535_346" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5841 'select' 'select_ln535_355' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 5842 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_356 = select i1 %icmp_ln535_6, i8192 %tmp_1054, i8192 %select_ln535_355" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5842 'select' 'select_ln535_356' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.77>
ST_27 : Operation 5843 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_366)   --->   "%trunc_ln545_238 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1624, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5843 'partselect' 'trunc_ln545_238' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_27 : Operation 5844 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_366)   --->   "%trunc_ln545_239 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1625, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5844 'partselect' 'trunc_ln545_239' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_27 : Operation 5845 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_366)   --->   "%trunc_ln545_240 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1626, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5845 'partselect' 'trunc_ln545_240' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_27 : Operation 5846 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_366)   --->   "%trunc_ln545_241 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1627, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5846 'partselect' 'trunc_ln545_241' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_27 : Operation 5847 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_366)   --->   "%trunc_ln545_242 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1628, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5847 'partselect' 'trunc_ln545_242' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_27 : Operation 5848 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_366)   --->   "%trunc_ln545_243 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1629, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5848 'partselect' 'trunc_ln545_243' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_27 : Operation 5849 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_366)   --->   "%trunc_ln545_244 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1630, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5849 'partselect' 'trunc_ln545_244' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_27 : Operation 5850 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_366)   --->   "%trunc_ln545_245 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1631, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5850 'partselect' 'trunc_ln545_245' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_27 : Operation 5851 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_366)   --->   "%trunc_ln545_246 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1632, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5851 'partselect' 'trunc_ln545_246' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_27 : Operation 5852 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_366)   --->   "%trunc_ln545_247 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1633, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5852 'partselect' 'trunc_ln545_247' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_27 : Operation 5853 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_366)   --->   "%tmp_1085 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_247, i32 %trunc_ln545_246, i32 %trunc_ln545_245, i32 %trunc_ln545_244, i32 %trunc_ln545_243, i32 %trunc_ln545_242, i32 %trunc_ln545_241, i32 %trunc_ln545_240, i32 %trunc_ln545_239, i32 %trunc_ln545_238" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5853 'bitconcatenate' 'tmp_1085' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_27 : Operation 5854 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_366)   --->   "%tmp_1086 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_356, i320 %tmp_1085, i32 7648, i32 7967" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5854 'partset' 'tmp_1086' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_27 : Operation 5855 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_365)   --->   "%tmp_1091 = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_248, i32 %sub_ln558_247, i32 %sub_ln558_246, i32 %sub_ln558_245, i32 %sub_ln558_244, i32 %sub_ln558_243, i32 %sub_ln558_242, i32 %sub_ln558_241, i32 %sub_ln558_240, i32 %sub_ln558_239" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5855 'bitconcatenate' 'tmp_1091' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_27 : Operation 5856 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_365)   --->   "%tmp_1092 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i320.i32.i32, i8192 %select_ln535_356, i320 %tmp_1091, i32 7648, i32 7967" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5856 'partset' 'tmp_1092' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_27 : Operation 5857 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_365 = select i1 %icmp_ln535_2, i8192 %tmp_1092, i8192 %select_ln535_356" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5857 'select' 'select_ln535_365' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 5858 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_366 = select i1 %icmp_ln535_6, i8192 %tmp_1086, i8192 %select_ln535_365" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5858 'select' 'select_ln535_366' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 5859 [1/1] (1.14ns)   --->   "%add_ln537_249 = add i32 %tmp_1645, i32 %tmp_1644" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 5859 'add' 'add_ln537_249' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4 & !icmp_ln535_1 & !icmp_ln535)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5860 [1/1] (1.14ns)   --->   "%sub_ln566_121 = sub i32 %tmp_1644, i32 %tmp_1645" [HLS_Final_vitis_src/dpu.cpp:566]   --->   Operation 5860 'sub' 'sub_ln566_121' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5861 [1/1] (0.00ns)   --->   "%sext_ln543_498 = sext i32 %tmp_1644" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5861 'sext' 'sext_ln543_498' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5862 [1/1] (0.00ns)   --->   "%sext_ln543_499 = sext i32 %tmp_1645" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5862 'sext' 'sext_ln543_499' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5863 [1/1] (3.90ns)   --->   "%tmp_1646 = mul i64 %sext_ln543_499, i64 %sext_ln543_498" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5863 'mul' 'tmp_1646' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5864 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_374)   --->   "%trunc_ln544_249 = trunc i64 %tmp_1646" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5864 'trunc' 'trunc_ln544_249' <Predicate = (icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_27 : Operation 5865 [1/1] (1.14ns)   --->   "%add_ln548_249 = add i32 %tmp_1644, i32 4194304" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5865 'add' 'add_ln548_249' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5866 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_372)   --->   "%trunc_ln548_248 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %add_ln548_249, i32 23, i32 31" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5866 'partselect' 'trunc_ln548_248' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_27 : Operation 5867 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_372)   --->   "%sext_ln548_249 = sext i9 %trunc_ln548_248" [HLS_Final_vitis_src/dpu.cpp:548]   --->   Operation 5867 'sext' 'sext_ln548_249' <Predicate = (icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00>
ST_27 : Operation 5868 [1/1] (1.14ns)   --->   "%add_ln557_249 = add i32 %tmp_1644, i32 4095" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5868 'add' 'add_ln557_249' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5869 [1/1] (0.00ns)   --->   "%trunc_ln557_248 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %add_ln557_249, i32 13, i32 31" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5869 'partselect' 'trunc_ln557_248' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 5870 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_370)   --->   "%sext_ln557_249 = sext i19 %trunc_ln557_248" [HLS_Final_vitis_src/dpu.cpp:557]   --->   Operation 5870 'sext' 'sext_ln557_249' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00>
ST_27 : Operation 5871 [1/1] (0.00ns)   --->   "%and_ln558_248 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_248, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5871 'bitconcatenate' 'and_ln558_248' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_27 : Operation 5872 [1/1] (1.14ns)   --->   "%sub_ln558_249 = sub i32 %tmp_1644, i32 %and_ln558_248" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5872 'sub' 'sub_ln558_249' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 5873 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_375)   --->   "%tmp_1649 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_366, i32 %sub_ln558_249, i32 7968, i32 7999" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5873 'partset' 'tmp_1649' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_27 : Operation 5874 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_368)   --->   "%select_ln535_367 = select i1 %icmp_ln535, i32 %sub_ln566_121, i32 %add_ln537_249" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5874 'select' 'select_ln535_367' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4 & !icmp_ln535_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 5875 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_368 = select i1 %icmp_ln535_1, i32 %sub_ln566_121, i32 %select_ln535_367" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5875 'select' 'select_ln535_368' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_2 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 5876 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_370)   --->   "%select_ln535_369 = select i1 %icmp_ln535_2, i32 %sext_ln557_249, i32 %select_ln535_368" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5876 'select' 'select_ln535_369' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_3 & !icmp_ln535_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 5877 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_370 = select i1 %icmp_ln535_3, i32 %tmp_1644, i32 %select_ln535_369" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5877 'select' 'select_ln535_370' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7 & !icmp_ln535_4)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 5878 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_372)   --->   "%select_ln535_371 = select i1 %icmp_ln535_4, i32 %add_ln551_249, i32 %select_ln535_370" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5878 'select' 'select_ln535_371' <Predicate = (!icmp_ln535_5 & !icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 5879 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_372 = select i1 %icmp_ln535_5, i32 %sext_ln548_249, i32 %select_ln535_371" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5879 'select' 'select_ln535_372' <Predicate = (!icmp_ln535_6 & !icmp_ln535_7)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 5880 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_374)   --->   "%select_ln535_373 = select i1 %icmp_ln535_6, i32 %trunc_ln544_249, i32 %select_ln535_372" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5880 'select' 'select_ln535_373' <Predicate = (!icmp_ln535_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 5881 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln535_374 = select i1 %icmp_ln535_7, i32 %sub_ln566_121, i32 %select_ln535_373" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5881 'select' 'select_ln535_374' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 5882 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_375 = select i1 %icmp_ln535_2, i8192 %tmp_1649, i8192 %select_ln535_366" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5882 'select' 'select_ln535_375' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.82>
ST_28 : Operation 5883 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_376)   --->   "%trunc_ln545_248 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1646, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5883 'partselect' 'trunc_ln545_248' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_28 : Operation 5884 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_376)   --->   "%tmp_1647 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i32.i32.i32, i8192 %select_ln535_366, i32 %trunc_ln545_248, i32 7968, i32 7999" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5884 'partset' 'tmp_1647' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_28 : Operation 5885 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_376 = select i1 %icmp_ln535_6, i8192 %tmp_1647, i8192 %select_ln535_375" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5885 'select' 'select_ln535_376' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 5886 [1/1] (1.14ns)   --->   "%add_ln537_251 = add i32 %tmp_1653, i32 %tmp_1652" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 5886 'add' 'add_ln537_251' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5887 [1/1] (1.14ns)   --->   "%add_ln537_253 = add i32 %tmp_1657, i32 %tmp_1656" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 5887 'add' 'add_ln537_253' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5888 [1/1] (1.14ns)   --->   "%add_ln537_255 = add i32 %tmp_1661, i32 %tmp_1660" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 5888 'add' 'add_ln537_255' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5889 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_384)   --->   "%tmp_1110 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32, i32 %add_ln537_255, i32 %add_ln537_254, i32 %add_ln537_253, i32 %add_ln537_252, i32 %add_ln537_251, i32 %add_ln537_250" [HLS_Final_vitis_src/dpu.cpp:537]   --->   Operation 5889 'bitconcatenate' 'tmp_1110' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5890 [1/1] (0.00ns)   --->   "%sext_ln543_500 = sext i32 %tmp_1650" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5890 'sext' 'sext_ln543_500' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5891 [1/1] (0.00ns)   --->   "%sext_ln543_501 = sext i32 %tmp_1651" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5891 'sext' 'sext_ln543_501' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5892 [1/1] (3.90ns)   --->   "%tmp_1662 = mul i64 %sext_ln543_501, i64 %sext_ln543_500" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5892 'mul' 'tmp_1662' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_381)   --->   "%trunc_ln544_250 = trunc i64 %tmp_1662" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5893 'trunc' 'trunc_ln544_250' <Predicate = (!icmp_ln535_7)> <Delay = 0.00>
ST_28 : Operation 5894 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_386)   --->   "%trunc_ln545_249 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1662, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5894 'partselect' 'trunc_ln545_249' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_28 : Operation 5895 [1/1] (0.00ns)   --->   "%sext_ln543_502 = sext i32 %tmp_1652" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5895 'sext' 'sext_ln543_502' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5896 [1/1] (0.00ns)   --->   "%sext_ln543_503 = sext i32 %tmp_1653" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5896 'sext' 'sext_ln543_503' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5897 [1/1] (3.90ns)   --->   "%tmp_1663 = mul i64 %sext_ln543_503, i64 %sext_ln543_502" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5897 'mul' 'tmp_1663' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5898 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_381)   --->   "%trunc_ln544_251 = trunc i64 %tmp_1663" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5898 'trunc' 'trunc_ln544_251' <Predicate = (!icmp_ln535_7)> <Delay = 0.00>
ST_28 : Operation 5899 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_386)   --->   "%trunc_ln545_250 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1663, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5899 'partselect' 'trunc_ln545_250' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_28 : Operation 5900 [1/1] (0.00ns)   --->   "%sext_ln543_504 = sext i32 %tmp_1654" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5900 'sext' 'sext_ln543_504' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5901 [1/1] (0.00ns)   --->   "%sext_ln543_505 = sext i32 %tmp_1655" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5901 'sext' 'sext_ln543_505' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5902 [1/1] (3.90ns)   --->   "%tmp_1664 = mul i64 %sext_ln543_505, i64 %sext_ln543_504" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5902 'mul' 'tmp_1664' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5903 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_381)   --->   "%trunc_ln544_252 = trunc i64 %tmp_1664" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5903 'trunc' 'trunc_ln544_252' <Predicate = (!icmp_ln535_7)> <Delay = 0.00>
ST_28 : Operation 5904 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_386)   --->   "%trunc_ln545_251 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1664, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5904 'partselect' 'trunc_ln545_251' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_28 : Operation 5905 [1/1] (0.00ns)   --->   "%sext_ln543_506 = sext i32 %tmp_1656" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5905 'sext' 'sext_ln543_506' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5906 [1/1] (0.00ns)   --->   "%sext_ln543_507 = sext i32 %tmp_1657" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5906 'sext' 'sext_ln543_507' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5907 [1/1] (3.90ns)   --->   "%tmp_1665 = mul i64 %sext_ln543_507, i64 %sext_ln543_506" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5907 'mul' 'tmp_1665' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5908 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_381)   --->   "%trunc_ln544_253 = trunc i64 %tmp_1665" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5908 'trunc' 'trunc_ln544_253' <Predicate = (!icmp_ln535_7)> <Delay = 0.00>
ST_28 : Operation 5909 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_386)   --->   "%trunc_ln545_252 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1665, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5909 'partselect' 'trunc_ln545_252' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_28 : Operation 5910 [1/1] (0.00ns)   --->   "%sext_ln543_508 = sext i32 %tmp_1658" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5910 'sext' 'sext_ln543_508' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5911 [1/1] (0.00ns)   --->   "%sext_ln543_509 = sext i32 %tmp_1659" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5911 'sext' 'sext_ln543_509' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5912 [1/1] (3.90ns)   --->   "%tmp_1666 = mul i64 %sext_ln543_509, i64 %sext_ln543_508" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5912 'mul' 'tmp_1666' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5913 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_381)   --->   "%trunc_ln544_254 = trunc i64 %tmp_1666" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5913 'trunc' 'trunc_ln544_254' <Predicate = (!icmp_ln535_7)> <Delay = 0.00>
ST_28 : Operation 5914 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_386)   --->   "%trunc_ln545_253 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1666, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5914 'partselect' 'trunc_ln545_253' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_28 : Operation 5915 [1/1] (0.00ns)   --->   "%sext_ln543_510 = sext i32 %tmp_1660" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5915 'sext' 'sext_ln543_510' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5916 [1/1] (0.00ns)   --->   "%sext_ln543_511 = sext i32 %tmp_1661" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5916 'sext' 'sext_ln543_511' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5917 [1/1] (3.90ns)   --->   "%tmp_1667 = mul i64 %sext_ln543_511, i64 %sext_ln543_510" [HLS_Final_vitis_src/dpu.cpp:543]   --->   Operation 5917 'mul' 'tmp_1667' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5918 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_381)   --->   "%trunc_ln544_255 = trunc i64 %tmp_1667" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5918 'trunc' 'trunc_ln544_255' <Predicate = (!icmp_ln535_7)> <Delay = 0.00>
ST_28 : Operation 5919 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_381)   --->   "%tmp_1112 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32, i32 %trunc_ln544_255, i32 %trunc_ln544_254, i32 %trunc_ln544_253, i32 %trunc_ln544_252, i32 %trunc_ln544_251, i32 %trunc_ln544_250" [HLS_Final_vitis_src/dpu.cpp:544]   --->   Operation 5919 'bitconcatenate' 'tmp_1112' <Predicate = (!icmp_ln535_7)> <Delay = 0.00>
ST_28 : Operation 5920 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_386)   --->   "%trunc_ln545_254 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_1667, i32 32, i32 63" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5920 'partselect' 'trunc_ln545_254' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_28 : Operation 5921 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_386)   --->   "%tmp_1113 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32, i32 %trunc_ln545_254, i32 %trunc_ln545_253, i32 %trunc_ln545_252, i32 %trunc_ln545_251, i32 %trunc_ln545_250, i32 %trunc_ln545_249" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5921 'bitconcatenate' 'tmp_1113' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_28 : Operation 5922 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_386)   --->   "%tmp_1114 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i192.i32.i32, i8192 %select_ln535_376, i192 %tmp_1113, i32 8000, i32 8191" [HLS_Final_vitis_src/dpu.cpp:545]   --->   Operation 5922 'partset' 'tmp_1114' <Predicate = (icmp_ln535_6)> <Delay = 0.00>
ST_28 : Operation 5923 [1/1] (0.00ns)   --->   "%and_ln558_249 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_249, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5923 'bitconcatenate' 'and_ln558_249' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_28 : Operation 5924 [1/1] (1.14ns)   --->   "%sub_ln558_250 = sub i32 %tmp_1650, i32 %and_ln558_249" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5924 'sub' 'sub_ln558_250' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5925 [1/1] (0.00ns)   --->   "%and_ln558_250 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_250, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5925 'bitconcatenate' 'and_ln558_250' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_28 : Operation 5926 [1/1] (1.14ns)   --->   "%sub_ln558_251 = sub i32 %tmp_1652, i32 %and_ln558_250" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5926 'sub' 'sub_ln558_251' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5927 [1/1] (0.00ns)   --->   "%and_ln558_251 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_251, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5927 'bitconcatenate' 'and_ln558_251' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_28 : Operation 5928 [1/1] (1.14ns)   --->   "%sub_ln558_252 = sub i32 %tmp_1654, i32 %and_ln558_251" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5928 'sub' 'sub_ln558_252' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5929 [1/1] (0.00ns)   --->   "%and_ln558_252 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_252, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5929 'bitconcatenate' 'and_ln558_252' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_28 : Operation 5930 [1/1] (1.14ns)   --->   "%sub_ln558_253 = sub i32 %tmp_1656, i32 %and_ln558_252" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5930 'sub' 'sub_ln558_253' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5931 [1/1] (0.00ns)   --->   "%and_ln558_253 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_253, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5931 'bitconcatenate' 'and_ln558_253' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_28 : Operation 5932 [1/1] (1.14ns)   --->   "%sub_ln558_254 = sub i32 %tmp_1658, i32 %and_ln558_253" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5932 'sub' 'sub_ln558_254' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5933 [1/1] (0.00ns)   --->   "%and_ln558_254 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln557_254, i13 0" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5933 'bitconcatenate' 'and_ln558_254' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_28 : Operation 5934 [1/1] (1.14ns)   --->   "%sub_ln558_255 = sub i32 %tmp_1660, i32 %and_ln558_254" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5934 'sub' 'sub_ln558_255' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5935 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_385)   --->   "%tmp_1119 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32, i32 %sub_ln558_255, i32 %sub_ln558_254, i32 %sub_ln558_253, i32 %sub_ln558_252, i32 %sub_ln558_251, i32 %sub_ln558_250" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5935 'bitconcatenate' 'tmp_1119' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_28 : Operation 5936 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_385)   --->   "%tmp_1120 = partset i8192 @_ssdm_op_PartSet.i8192.i8192.i192.i32.i32, i8192 %select_ln535_376, i192 %tmp_1119, i32 8000, i32 8191" [HLS_Final_vitis_src/dpu.cpp:558]   --->   Operation 5936 'partset' 'tmp_1120' <Predicate = (!icmp_ln535_6 & icmp_ln535_2)> <Delay = 0.00>
ST_28 : Operation 5937 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_381)   --->   "%select_ln535_377 = select i1 %icmp_ln535_7, i192 %tmp_1111, i192 %tmp_1112" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5937 'select' 'select_ln535_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 5938 [1/1] (0.14ns)   --->   "%or_ln535 = or i1 %icmp_ln535_7, i1 %icmp_ln535_6" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5938 'or' 'or_ln535' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5939 [1/1] (0.00ns) (grouped into LUT with out node or_ln535_4)   --->   "%or_ln535_1 = or i1 %icmp_ln535_5, i1 %icmp_ln535_4" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5939 'or' 'or_ln535_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5940 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_384)   --->   "%or_ln535_3 = or i1 %icmp_ln535_1, i1 %icmp_ln535" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5940 'or' 'or_ln535_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5941 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_381 = select i1 %or_ln535, i192 %select_ln535_377, i192 %select_ln535_378" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5941 'select' 'select_ln535_381' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 5942 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln535_4 = or i1 %or_ln535, i1 %or_ln535_1" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5942 'or' 'or_ln535_4' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5943 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_384)   --->   "%or_ln535_5 = or i1 %or_ln535_2, i1 %or_ln535_3" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5943 'or' 'or_ln535_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5944 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_383 = select i1 %or_ln535_4, i192 %select_ln535_381, i192 %select_ln535_382" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5944 'select' 'select_ln535_383' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 5945 [1/1] (0.00ns) (grouped into LUT with out node select_ln535_384)   --->   "%or_ln535_6 = or i1 %or_ln535_4, i1 %or_ln535_5" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5945 'or' 'or_ln535_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 5946 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln535_384 = select i1 %or_ln535_6, i192 %select_ln535_383, i192 %tmp_1110" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5946 'select' 'select_ln535_384' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 5947 [1/1] (0.00ns)   --->   "%newSel = bitconcatenate i8192 @_ssdm_op_BitConcatenate.i8192.i192.i32.i320.i128.i320.i32.i320.i128.i320.i32.i320.i128.i320.i32.i320.i128.i320.i32.i320.i128.i320.i32.i320.i128.i320.i32.i320.i128.i320.i32.i320.i128.i320.i32.i320.i128.i320.i32.i320.i128.i320, i192 %select_ln535_384, i32 %select_ln535_374, i320 %select_ln535_364, i128 %select_ln535_354, i320 %select_ln535_344, i32 %select_ln535_334, i320 %select_ln535_324, i128 %select_ln535_314, i320 %select_ln535_304, i32 %select_ln535_294, i320 %select_ln535_284, i128 %select_ln535_274, i320 %select_ln535_264, i32 %select_ln535_254, i320 %select_ln535_244, i128 %select_ln535_234, i320 %select_ln535_224, i32 %select_ln535_214, i320 %select_ln535_204, i128 %select_ln535_194, i320 %select_ln535_184, i32 %select_ln535_174, i320 %select_ln535_166, i128 %select_ln535_157, i320 %select_ln535_148, i32 %select_ln535_139, i320 %select_ln535_130, i128 %select_ln535_121, i320 %select_ln535_112, i32 %select_ln535_103, i320 %select_ln535_95, i128 %select_ln535_86, i320 %select_ln535_77, i32 %select_ln535_68, i320 %select_ln535_59, i128 %select_ln535_50, i320 %select_ln535_41, i32 %select_ln535_32, i320 %select_ln535_24, i128 %select_ln535_15, i320 %select_ln535_6" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5947 'bitconcatenate' 'newSel' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5948 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_385 = select i1 %icmp_ln535_2, i8192 %tmp_1120, i8192 %select_ln535_376" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5948 'select' 'select_ln535_385' <Predicate = (!icmp_ln535_6)> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 5949 [1/1] (1.92ns) (out node of the LUT)   --->   "%select_ln535_386 = select i1 %icmp_ln535_6, i8192 %tmp_1114, i8192 %select_ln535_385" [HLS_Final_vitis_src/dpu.cpp:535]   --->   Operation 5949 'select' 'select_ln535_386' <Predicate = true> <Delay = 1.92> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 5950 [1/1] (0.00ns)   --->   "%mrv = insertvalue i16384 <undef>, i8192 %newSel" [HLS_Final_vitis_src/dpu.cpp:596]   --->   Operation 5950 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5951 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i16384 %mrv, i8192 %select_ln535_386" [HLS_Final_vitis_src/dpu.cpp:596]   --->   Operation 5951 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 5952 [1/1] (0.00ns)   --->   "%ret_ln596 = ret i16384 %mrv_1" [HLS_Final_vitis_src/dpu.cpp:596]   --->   Operation 5952 'ret' 'ret_ln596' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.13ns
The critical path consists of the following:
	wire read operation ('p_read_10') on port 'p_read' [8]  (0 ns)
	'add' operation ('add_ln557_1', HLS_Final_vitis_src/dpu.cpp:557) [173]  (1.14 ns)
	'sub' operation ('sub_ln558_1', HLS_Final_vitis_src/dpu.cpp:558) [177]  (1.14 ns)
	'select' operation ('select_ln535_7', HLS_Final_vitis_src/dpu.cpp:535) [237]  (1.92 ns)
	'select' operation ('select_ln535_8', HLS_Final_vitis_src/dpu.cpp:535) [238]  (1.92 ns)

 <State 2>: 5.82ns
The critical path consists of the following:
	'mul' operation ('tmp', HLS_Final_vitis_src/dpu.cpp:543) [259]  (3.9 ns)
	'select' operation ('select_ln535_17', HLS_Final_vitis_src/dpu.cpp:535) [339]  (1.92 ns)

 <State 3>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_25', HLS_Final_vitis_src/dpu.cpp:535) [559]  (1.92 ns)
	'select' operation ('select_ln535_26', HLS_Final_vitis_src/dpu.cpp:535) [560]  (1.92 ns)
	'select' operation ('select_ln535_33', HLS_Final_vitis_src/dpu.cpp:535) [589]  (1.92 ns)

 <State 4>: 5.82ns
The critical path consists of the following:
	'mul' operation ('tmp', HLS_Final_vitis_src/dpu.cpp:543) [635]  (3.9 ns)
	'select' operation ('select_ln535_43', HLS_Final_vitis_src/dpu.cpp:535) [811]  (1.92 ns)

 <State 5>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_51', HLS_Final_vitis_src/dpu.cpp:535) [911]  (1.92 ns)
	'select' operation ('select_ln535_52', HLS_Final_vitis_src/dpu.cpp:535) [912]  (1.92 ns)
	'select' operation ('select_ln535_60', HLS_Final_vitis_src/dpu.cpp:535) [1132]  (1.92 ns)

 <State 6>: 6.13ns
The critical path consists of the following:
	'add' operation ('add_ln557_49', HLS_Final_vitis_src/dpu.cpp:557) [1150]  (1.14 ns)
	'sub' operation ('sub_ln558_49', HLS_Final_vitis_src/dpu.cpp:558) [1154]  (1.14 ns)
	'select' operation ('select_ln535_69', HLS_Final_vitis_src/dpu.cpp:535) [1163]  (1.92 ns)
	'select' operation ('select_ln535_70', HLS_Final_vitis_src/dpu.cpp:535) [1164]  (1.92 ns)

 <State 7>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_78', HLS_Final_vitis_src/dpu.cpp:535) [1384]  (1.92 ns)
	'select' operation ('select_ln535_79', HLS_Final_vitis_src/dpu.cpp:535) [1385]  (1.92 ns)
	'select' operation ('select_ln535_87', HLS_Final_vitis_src/dpu.cpp:535) [1485]  (1.92 ns)

 <State 8>: 5.82ns
The critical path consists of the following:
	'mul' operation ('tmp', HLS_Final_vitis_src/dpu.cpp:543) [1531]  (3.9 ns)
	'select' operation ('select_ln535_97', HLS_Final_vitis_src/dpu.cpp:535) [1707]  (1.92 ns)

 <State 9>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_104', HLS_Final_vitis_src/dpu.cpp:535) [1736]  (1.92 ns)
	'select' operation ('select_ln535_105', HLS_Final_vitis_src/dpu.cpp:535) [1737]  (1.92 ns)
	'select' operation ('select_ln535_113', HLS_Final_vitis_src/dpu.cpp:535) [1957]  (1.92 ns)

 <State 10>: 5.82ns
The critical path consists of the following:
	'mul' operation ('tmp', HLS_Final_vitis_src/dpu.cpp:543) [1979]  (3.9 ns)
	'select' operation ('select_ln535_123', HLS_Final_vitis_src/dpu.cpp:535) [2059]  (1.92 ns)

 <State 11>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_131', HLS_Final_vitis_src/dpu.cpp:535) [2279]  (1.92 ns)
	'select' operation ('select_ln535_132', HLS_Final_vitis_src/dpu.cpp:535) [2280]  (1.92 ns)
	'select' operation ('select_ln535_140', HLS_Final_vitis_src/dpu.cpp:535) [2310]  (1.92 ns)

 <State 12>: 5.82ns
The critical path consists of the following:
	'mul' operation ('tmp', HLS_Final_vitis_src/dpu.cpp:543) [2356]  (3.9 ns)
	'select' operation ('select_ln535_150', HLS_Final_vitis_src/dpu.cpp:535) [2532]  (1.92 ns)

 <State 13>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_158', HLS_Final_vitis_src/dpu.cpp:535) [2632]  (1.92 ns)
	'select' operation ('select_ln535_159', HLS_Final_vitis_src/dpu.cpp:535) [2633]  (1.92 ns)
	'select' operation ('select_ln535_167', HLS_Final_vitis_src/dpu.cpp:535) [2853]  (1.92 ns)

 <State 14>: 6.13ns
The critical path consists of the following:
	'add' operation ('add_ln557_124', HLS_Final_vitis_src/dpu.cpp:557) [2871]  (1.14 ns)
	'sub' operation ('sub_ln558_124', HLS_Final_vitis_src/dpu.cpp:558) [2875]  (1.14 ns)
	'select' operation ('select_ln535_175', HLS_Final_vitis_src/dpu.cpp:535) [2883]  (1.92 ns)
	'select' operation ('select_ln535_176', HLS_Final_vitis_src/dpu.cpp:535) [2884]  (1.92 ns)

 <State 15>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_185', HLS_Final_vitis_src/dpu.cpp:535) [3106]  (1.92 ns)
	'select' operation ('select_ln535_186', HLS_Final_vitis_src/dpu.cpp:535) [3107]  (1.92 ns)
	'select' operation ('select_ln535_195', HLS_Final_vitis_src/dpu.cpp:535) [3208]  (1.92 ns)

 <State 16>: 5.82ns
The critical path consists of the following:
	'mul' operation ('tmp', HLS_Final_vitis_src/dpu.cpp:543) [3254]  (3.9 ns)
	'select' operation ('select_ln535_206', HLS_Final_vitis_src/dpu.cpp:535) [3431]  (1.92 ns)

 <State 17>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_215', HLS_Final_vitis_src/dpu.cpp:535) [3462]  (1.92 ns)
	'select' operation ('select_ln535_216', HLS_Final_vitis_src/dpu.cpp:535) [3463]  (1.92 ns)
	'select' operation ('select_ln535_225', HLS_Final_vitis_src/dpu.cpp:535) [3684]  (1.92 ns)

 <State 18>: 5.82ns
The critical path consists of the following:
	'mul' operation ('tmp', HLS_Final_vitis_src/dpu.cpp:543) [3706]  (3.9 ns)
	'select' operation ('select_ln535_236', HLS_Final_vitis_src/dpu.cpp:535) [3787]  (1.92 ns)

 <State 19>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_245', HLS_Final_vitis_src/dpu.cpp:535) [4008]  (1.92 ns)
	'select' operation ('select_ln535_246', HLS_Final_vitis_src/dpu.cpp:535) [4009]  (1.92 ns)
	'select' operation ('select_ln535_255', HLS_Final_vitis_src/dpu.cpp:535) [4040]  (1.92 ns)

 <State 20>: 5.82ns
The critical path consists of the following:
	'mul' operation ('tmp', HLS_Final_vitis_src/dpu.cpp:543) [4086]  (3.9 ns)
	'select' operation ('select_ln535_266', HLS_Final_vitis_src/dpu.cpp:535) [4263]  (1.92 ns)

 <State 21>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_275', HLS_Final_vitis_src/dpu.cpp:535) [4364]  (1.92 ns)
	'select' operation ('select_ln535_276', HLS_Final_vitis_src/dpu.cpp:535) [4365]  (1.92 ns)
	'select' operation ('select_ln535_285', HLS_Final_vitis_src/dpu.cpp:535) [4586]  (1.92 ns)

 <State 22>: 6.13ns
The critical path consists of the following:
	'add' operation ('add_ln557_199', HLS_Final_vitis_src/dpu.cpp:557) [4604]  (1.14 ns)
	'sub' operation ('sub_ln558_199', HLS_Final_vitis_src/dpu.cpp:558) [4608]  (1.14 ns)
	'select' operation ('select_ln535_295', HLS_Final_vitis_src/dpu.cpp:535) [4618]  (1.92 ns)
	'select' operation ('select_ln535_296', HLS_Final_vitis_src/dpu.cpp:535) [4619]  (1.92 ns)

 <State 23>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_305', HLS_Final_vitis_src/dpu.cpp:535) [4840]  (1.92 ns)
	'select' operation ('select_ln535_306', HLS_Final_vitis_src/dpu.cpp:535) [4841]  (1.92 ns)
	'select' operation ('select_ln535_315', HLS_Final_vitis_src/dpu.cpp:535) [4942]  (1.92 ns)

 <State 24>: 5.82ns
The critical path consists of the following:
	'mul' operation ('tmp', HLS_Final_vitis_src/dpu.cpp:543) [4988]  (3.9 ns)
	'select' operation ('select_ln535_326', HLS_Final_vitis_src/dpu.cpp:535) [5165]  (1.92 ns)

 <State 25>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_335', HLS_Final_vitis_src/dpu.cpp:535) [5196]  (1.92 ns)
	'select' operation ('select_ln535_336', HLS_Final_vitis_src/dpu.cpp:535) [5197]  (1.92 ns)
	'select' operation ('select_ln535_345', HLS_Final_vitis_src/dpu.cpp:535) [5418]  (1.92 ns)

 <State 26>: 5.82ns
The critical path consists of the following:
	'mul' operation ('tmp', HLS_Final_vitis_src/dpu.cpp:543) [5440]  (3.9 ns)
	'select' operation ('select_ln535_356', HLS_Final_vitis_src/dpu.cpp:535) [5521]  (1.92 ns)

 <State 27>: 5.77ns
The critical path consists of the following:
	'select' operation ('select_ln535_365', HLS_Final_vitis_src/dpu.cpp:535) [5742]  (1.92 ns)
	'select' operation ('select_ln535_366', HLS_Final_vitis_src/dpu.cpp:535) [5743]  (1.92 ns)
	'select' operation ('select_ln535_375', HLS_Final_vitis_src/dpu.cpp:535) [5774]  (1.92 ns)

 <State 28>: 5.82ns
The critical path consists of the following:
	'mul' operation ('tmp', HLS_Final_vitis_src/dpu.cpp:543) [5804]  (3.9 ns)
	'select' operation ('select_ln535_386', HLS_Final_vitis_src/dpu.cpp:535) [5925]  (1.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
