Analysis & Synthesis report for CAP
Sun Jul 12 16:24:32 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Source assignments for LPM_RAM_DP:inst2|altdpram:sram|altsyncram:ram_block|altsyncram_ta02:auto_generated
 11. Parameter Settings for User Entity Instance: LPM_RAM_DP:inst2
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jul 12 16:24:32 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; CAP                                             ;
; Top-level Entity Name           ; data_MEM                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 0                                               ;
; Total pins                      ; 69                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 256                                             ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; data_MEM           ; CAP                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; Off                ; Off                ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; data_MEM.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/data_MEM.bdf           ;         ;
; lpm_ram_dp.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf          ;         ;
; memmodes.inc                     ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/others/maxplus2/memmodes.inc        ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_hdffe.inc           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc   ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.inc        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; db/altsyncram_ta02.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/db/altsyncram_ta02.tdf ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 0          ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 0          ;
;     -- 7 input functions                    ; 0          ;
;     -- 6 input functions                    ; 0          ;
;     -- 5 input functions                    ; 0          ;
;     -- 4 input functions                    ; 0          ;
;     -- <=3 input functions                  ; 0          ;
;                                             ;            ;
; Dedicated logic registers                   ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 69         ;
; Total MLAB memory bits                      ; 0          ;
; Total block memory bits                     ; 256        ;
;                                             ;            ;
; Total DSP Blocks                            ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; R/WN~input ;
; Maximum fan-out                             ; 32         ;
; Total fan-out                               ; 293        ;
; Average fan-out                             ; 1.72       ;
+---------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------+-----------------+--------------+
; |data_MEM                                    ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 69   ; 0            ; |data_MEM                                                                                    ; data_MEM        ; work         ;
;    |lpm_ram_dp:inst2|                        ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |data_MEM|lpm_ram_dp:inst2                                                                   ; lpm_ram_dp      ; work         ;
;       |altdpram:sram|                        ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |data_MEM|lpm_ram_dp:inst2|altdpram:sram                                                     ; altdpram        ; work         ;
;          |altsyncram:ram_block|              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |data_MEM|lpm_ram_dp:inst2|altdpram:sram|altsyncram:ram_block                                ; altsyncram      ; work         ;
;             |altsyncram_ta02:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |data_MEM|lpm_ram_dp:inst2|altdpram:sram|altsyncram:ram_block|altsyncram_ta02:auto_generated ; altsyncram_ta02 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; lpm_ram_dp:inst2|altdpram:sram|altsyncram:ram_block|altsyncram_ta02:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256  ; None ;
+-----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for LPM_RAM_DP:inst2|altdpram:sram|altsyncram:ram_block|altsyncram_ta02:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_RAM_DP:inst2 ;
+------------------------+--------------+-----------------------+
; Parameter Name         ; Value        ; Type                  ;
+------------------------+--------------+-----------------------+
; WIDTH_BYTEENA          ; 1            ; Untyped               ;
; LPM_WIDTH              ; 32           ; Untyped               ;
; LPM_WIDTHAD            ; 3            ; Untyped               ;
; LPM_NUMWORDS           ; 8            ; Untyped               ;
; LPM_INDATA             ; REGISTERED   ; Untyped               ;
; LPM_RDADDRESS_CONTROL  ; REGISTERED   ; Untyped               ;
; LPM_WRADDRESS_CONTROL  ; REGISTERED   ; Untyped               ;
; LPM_OUTDATA            ; UNREGISTERED ; Untyped               ;
; LPM_FILE               ; UNUSED       ; Untyped               ;
; USE_EAB                ; ON           ; Untyped               ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped               ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE        ;
+------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+--------------------+--------------------------------+
; Type               ; Count                          ;
+--------------------+--------------------------------+
; boundary_port      ; 69                             ;
; stratixv_ram_block ; 32                             ;
;                    ;                                ;
; Max LUT depth      ; 0.00                           ;
; Average LUT depth  ; 0.00                           ;
+--------------------+--------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun Jul 12 16:24:10 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CAP -c CAP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file cap.bdf
    Info (12023): Found entity 1: CAP
Info (12021): Found 1 design units, including 1 entities, in source file fetch.bdf
    Info (12023): Found entity 1: fetch
Info (12021): Found 1 design units, including 1 entities, in source file block_name.bdf
    Info (12023): Found entity 1: block_name
Info (12021): Found 1 design units, including 1 entities, in source file alu.bdf
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.bdf
    Info (12023): Found entity 1: sign_extend
Info (12021): Found 1 design units, including 1 entities, in source file register_file.bdf
    Info (12023): Found entity 1: Register_File
Info (12021): Found 1 design units, including 1 entities, in source file ff.v
    Info (12023): Found entity 1: ff File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/ff.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/adder.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file shift2.bdf
    Info (12023): Found entity 1: shift2
Info (12021): Found 1 design units, including 1 entities, in source file ff5.v
    Info (12023): Found entity 1: ff5 File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/ff5.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file mux5x2x1.v
    Info (12023): Found entity 1: mux5x2x1 File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/mux5x2x1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rs_decode.bdf
    Info (12023): Found entity 1: RS_decode
Info (12021): Found 1 design units, including 1 entities, in source file pcadd.v
    Info (12023): Found entity 1: PCAdd File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/PCAdd.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file instruction_mem.bdf
    Info (12023): Found entity 1: Instruction_MEM
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.bdf
    Info (12023): Found entity 1: data_MEM
Info (12021): Found 1 design units, including 1 entities, in source file comparator32.v
    Info (12023): Found entity 1: comparator32 File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/comparator32.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file xor32.v
    Info (12023): Found entity 1: xor32 File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/xor32.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file not32.v
    Info (12023): Found entity 1: not32 File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/not32.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file and32.v
    Info (12023): Found entity 1: and32 File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/and32.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file shift32.v
    Info (12023): Found entity 1: shift32 File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/shift32.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rotate32.v
    Info (12023): Found entity 1: rotate32 File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/rotate32.v Line: 39
Info (12021): Found 2 design units, including 2 entities, in source file const32.v
    Info (12023): Found entity 1: const32_lpm_constant_s09 File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/const32.v Line: 46
    Info (12023): Found entity 2: const32 File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/const32.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file div32.v
    Info (12023): Found entity 1: div32 File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/div32.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/decoder.v Line: 39
Info (12127): Elaborating entity "data_MEM" for the top level hierarchy
Info (12128): Elaborating entity "LPM_RAM_DP" for hierarchy "LPM_RAM_DP:inst2"
Info (12130): Elaborated megafunction instantiation "LPM_RAM_DP:inst2"
Info (12133): Instantiated megafunction "LPM_RAM_DP:inst2" with the following parameter:
    Info (12134): Parameter "LPM_INDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_NUMWORDS" = "8"
    Info (12134): Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info (12134): Parameter "LPM_RDADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_WIDTHAD" = "3"
    Info (12134): Parameter "LPM_WRADDRESS_CONTROL" = "REGISTERED"
Warning (272007): ALTDPRAM doesn't support Cyclone V. Trying for best case memory conversions. The power up states will be different for stratix as well as read during write modes File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 71
Info (12128): Elaborating entity "altdpram" for hierarchy "LPM_RAM_DP:inst2|altdpram:sram" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 71
Info (12131): Elaborated megafunction instantiation "LPM_RAM_DP:inst2|altdpram:sram", which is child of megafunction instantiation "LPM_RAM_DP:inst2" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf Line: 71
Info (12128): Elaborating entity "altsyncram" for hierarchy "LPM_RAM_DP:inst2|altdpram:sram|altsyncram:ram_block" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf Line: 206
Info (12131): Elaborated megafunction instantiation "LPM_RAM_DP:inst2|altdpram:sram|altsyncram:ram_block", which is child of megafunction instantiation "LPM_RAM_DP:inst2" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.tdf Line: 206
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ta02.tdf
    Info (12023): Found entity 1: altsyncram_ta02 File: C:/Users/Mehrdad/Desktop/CAP/FF_E_Hajabdolla/CAP/db/altsyncram_ta02.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ta02" for hierarchy "LPM_RAM_DP:inst2|altdpram:sram|altsyncram:ram_block|altsyncram_ta02:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 101 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 32 output pins
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Sun Jul 12 16:24:32 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:43


