############## NET - IOSTANDARD #######################
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
#############SPI Configurate Setting###################
set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 50 [current_design]
#################resetsetting##########################
# set_property IOSTANDARD LVCMOS15 [get_ports rst_n]
# set_property PACKAGE_PIN AB2 [get_ports rst_n]
############## ethernet define#########################
set_property IOSTANDARD LVCMOS33 [get_ports {led[*]}]
set_property PACKAGE_PIN J15 [get_ports {led[0]}]
set_property PACKAGE_PIN K15 [get_ports {led[1]}]
set_property PACKAGE_PIN G16 [get_ports {led[2]}]
set_property PACKAGE_PIN H16 [get_ports {led[3]}]

set_property IOSTANDARD LVCMOS33 [get_ports {key[*]}]
set_property PACKAGE_PIN AA21 [get_ports {key[0]}]
set_property PACKAGE_PIN AB19 [get_ports {key[1]}]
set_property PACKAGE_PIN L15 [get_ports {key[2]}]
set_property PACKAGE_PIN M15 [get_ports {key[3]}]

create_clock -period 20 [get_ports sys_clk]
set_property IOSTANDARD LVCMOS33 [get_ports sys_clk]
set_property PACKAGE_PIN P15 [get_ports sys_clk]


