// Seed: 3970753584
module module_0 (
    output wand  id_0,
    input  uwire id_1
);
  initial assume (id_1);
  module_2 modCall_1 (
      id_1,
      id_1,
      id_0
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd6
) (
    input tri0 id_0,
    input tri _id_1,
    input supply0 id_2,
    output wire id_3,
    output supply0 id_4
);
  logic [7:0] id_6;
  assign id_6[id_1] = -1;
  assign id_4 = 1;
  assign id_3 = 1;
  localparam id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign id_4 = id_0;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    output tri id_2
);
  assign id_2 = !id_1;
  assign module_0.id_1 = 0;
endmodule
