{
  "design": {
    "design_info": {
      "boundary_crc": "0x7B62B6F30B8CB71D",
      "device": "xc7a35tfgg484-2",
      "gen_directory": "../../../../SIGNAL_DIVIDE_PHASE_ADJUSTMENT2_AX7035.gen/sources_1/bd/TOP",
      "name": "TOP",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "ADC_SAMP_0": "",
      "FFT_CTRL_0": "",
      "clk_wiz_0": "",
      "ADCLK_EN_GEN_0": "",
      "AD_DATA_TRANS_0": "",
      "JUDGE_GEN_0": "",
      "DAC_DATA_TRANS_0": "",
      "KEY_CTRL_0": "",
      "SMG_DISPLAY_0": "",
      "IFFT_CTRL_0": "",
      "IFFT_CTRL_1": "",
      "PHASE_ADJUSTMENT_0": ""
    },
    "ports": {
      "CLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "TOP_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ADDB": {
        "direction": "I",
        "left": "11",
        "right": "0"
      },
      "DADB_0": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "DADB_1": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "DACLK_0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "10240000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "DACLK_1": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "10240000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "AWRT": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "10240000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "BWRT": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "10240000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "ADCLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "10240000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "KEY0": {
        "direction": "I"
      },
      "KEY1": {
        "direction": "I"
      },
      "KEY2": {
        "direction": "I"
      },
      "KEY3": {
        "direction": "I"
      },
      "KEY4": {
        "direction": "I"
      },
      "SMG_WX": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "SMG_DX": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "ADC_SAMP_0": {
        "vlnv": "xilinx.com:module_ref:ADC_SAMP:1.0",
        "xci_name": "TOP_ADC_SAMP_0_0",
        "xci_path": "ip\\TOP_ADC_SAMP_0_0\\TOP_ADC_SAMP_0_0.xci",
        "inst_hier_path": "ADC_SAMP_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ADC_SAMP",
          "boundary_crc": "0x0"
        },
        "ports": {
          "AD_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "AD_RSTN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "10240000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "AD_CLK_EN": {
            "direction": "I"
          },
          "AD_RSTN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "AD_DATA": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "RAM_ADDR": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RAM_DATA": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "SAMP_FINISH": {
            "direction": "O"
          }
        }
      },
      "FFT_CTRL_0": {
        "vlnv": "xilinx.com:module_ref:FFT_CTRL:1.0",
        "xci_name": "TOP_FFT_CTRL_0_0",
        "xci_path": "ip\\TOP_FFT_CTRL_0_0\\TOP_FFT_CTRL_0_0.xci",
        "inst_hier_path": "FFT_CTRL_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FFT_CTRL",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "FFT_M_DATA": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "6",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "16",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "FFT_M_DATA_TDATA",
                "direction": "O",
                "left": "47",
                "right": "0"
              },
              "TUSER": {
                "physical_name": "FFT_M_DATA_TUSER",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "FFT_M_DATA_TVALID",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "FFT_M_DATA",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "READ_BEGIN": {
            "direction": "I"
          },
          "AD_RAM_ADDR": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "AD_RAM_DATA": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "FFT_FINISH_FLAG": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "TOP_clk_wiz_0_0",
        "xci_path": "ip\\TOP_clk_wiz_0_0\\TOP_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "308.325"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "144.334"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "10.24"
          },
          "CLKOUT2_JITTER": {
            "value": "186.330"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "144.334"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "AD_CLK"
          },
          "CLK_OUT2_PORT": {
            "value": "ACLK"
          },
          "ENABLE_CLOCK_MONITOR": {
            "value": "false"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "16.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "78.125"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "8"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "PRIM_IN_FREQ": {
            "value": "50"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ADCLK_EN_GEN_0": {
        "vlnv": "xilinx.com:module_ref:ADCLK_EN_GEN:1.0",
        "xci_name": "TOP_ADCLK_EN_GEN_0_0",
        "xci_path": "ip\\TOP_ADCLK_EN_GEN_0_0\\TOP_ADCLK_EN_GEN_0_0.xci",
        "inst_hier_path": "ADCLK_EN_GEN_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ADCLK_EN_GEN",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RSTN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "10240000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "RSTN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "CLK_EN": {
            "direction": "O"
          }
        }
      },
      "AD_DATA_TRANS_0": {
        "vlnv": "xilinx.com:module_ref:AD_DATA_TRANS:1.0",
        "xci_name": "TOP_AD_DATA_TRANS_0_0",
        "xci_path": "ip\\TOP_AD_DATA_TRANS_0_0\\TOP_AD_DATA_TRANS_0_0.xci",
        "inst_hier_path": "AD_DATA_TRANS_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AD_DATA_TRANS",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "10240000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "DIN": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "DOUT": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "JUDGE_GEN_0": {
        "vlnv": "xilinx.com:module_ref:JUDGE_GEN:1.0",
        "xci_name": "TOP_JUDGE_GEN_0_0",
        "xci_path": "ip\\TOP_JUDGE_GEN_0_0\\TOP_JUDGE_GEN_0_0.xci",
        "inst_hier_path": "JUDGE_GEN_0",
        "parameters": {
          "VALUE_LIMIT": {
            "value": "0"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "JUDGE_GEN",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "FFT_M_DATA": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "6",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "16",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "FFT_M_DATA_TDATA",
                "direction": "I",
                "left": "47",
                "right": "0"
              },
              "TUSER": {
                "physical_name": "FFT_M_DATA_TUSER",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "FFT_M_DATA_TVALID",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "FFT_M_DATA",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "RE_0": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "IM_0": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "RE_1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "IM_1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "AF_OUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "BF_OUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "JUDGE_FINISH": {
            "direction": "O"
          }
        }
      },
      "DAC_DATA_TRANS_0": {
        "vlnv": "xilinx.com:module_ref:DAC_DATA_TRANS:1.0",
        "xci_name": "TOP_DAC_DATA_TRANS_0_0",
        "xci_path": "ip\\TOP_DAC_DATA_TRANS_0_0\\TOP_DAC_DATA_TRANS_0_0.xci",
        "inst_hier_path": "DAC_DATA_TRANS_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DAC_DATA_TRANS",
          "boundary_crc": "0x0"
        },
        "ports": {
          "DIN_0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "DIN_1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "DADB_0": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "DADB_1": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "KEY_CTRL_0": {
        "vlnv": "xilinx.com:module_ref:KEY_CTRL:1.0",
        "xci_name": "TOP_KEY_CTRL_0_0",
        "xci_path": "ip\\TOP_KEY_CTRL_0_0\\TOP_KEY_CTRL_0_0.xci",
        "inst_hier_path": "KEY_CTRL_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "KEY_CTRL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "KEY0": {
            "direction": "I"
          },
          "KEY1": {
            "direction": "I"
          },
          "KEY2": {
            "direction": "I"
          },
          "KEY3": {
            "direction": "I"
          },
          "KEY4": {
            "direction": "I"
          },
          "PHASE": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "SMG_DISPLAY_0": {
        "vlnv": "xilinx.com:module_ref:SMG_DISPLAY:1.0",
        "xci_name": "TOP_SMG_DISPLAY_0_0",
        "xci_path": "ip\\TOP_SMG_DISPLAY_0_0\\TOP_SMG_DISPLAY_0_0.xci",
        "inst_hier_path": "SMG_DISPLAY_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SMG_DISPLAY",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "DIN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "SMG_WX": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "SMG_DX": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "IFFT_CTRL_0": {
        "vlnv": "xilinx.com:module_ref:IFFT_CTRL:1.0",
        "xci_name": "TOP_IFFT_CTRL_0_0",
        "xci_path": "ip\\TOP_IFFT_CTRL_0_0\\TOP_IFFT_CTRL_0_0.xci",
        "inst_hier_path": "IFFT_CTRL_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IFFT_CTRL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "READ_BEGIN": {
            "direction": "I"
          },
          "FFT_RAM_ADDR": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "FFT_RAM_DATA": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DA_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "10240000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "DA_CLK_EN": {
            "direction": "I"
          },
          "DADB": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "IFFT_CTRL_1": {
        "vlnv": "xilinx.com:module_ref:IFFT_CTRL:1.0",
        "xci_name": "TOP_IFFT_CTRL_1_0",
        "xci_path": "ip\\TOP_IFFT_CTRL_1_0\\TOP_IFFT_CTRL_1_0.xci",
        "inst_hier_path": "IFFT_CTRL_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IFFT_CTRL",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "READ_BEGIN": {
            "direction": "I"
          },
          "FFT_RAM_ADDR": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "FFT_RAM_DATA": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "DA_CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "10240000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "DA_CLK_EN": {
            "direction": "I"
          },
          "DADB": {
            "direction": "O",
            "left": "11",
            "right": "0"
          }
        }
      },
      "PHASE_ADJUSTMENT_0": {
        "vlnv": "xilinx.com:module_ref:PHASE_ADJUSTMENT:1.0",
        "xci_name": "TOP_PHASE_ADJUSTMENT_0_0",
        "xci_path": "ip\\TOP_PHASE_ADJUSTMENT_0_0\\TOP_PHASE_ADJUSTMENT_0_0.xci",
        "inst_hier_path": "PHASE_ADJUSTMENT_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PHASE_ADJUSTMENT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "VALID_IN": {
            "direction": "I"
          },
          "PHASE_IN": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RE_IN_0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "IM_IN_0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "RE_IN_1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "IM_IN_1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "VALID_OUT_0": {
            "direction": "O"
          },
          "VALID_OUT_1": {
            "direction": "O"
          },
          "AF_IN": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "BF_IN": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "FFT_RAM0_ADDR": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "FFT_RAM0_DATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FFT_RAM1_ADDR": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "FFT_RAM1_DATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "FFT_CTRL_0_FFT_M_DATA": {
        "interface_ports": [
          "FFT_CTRL_0/FFT_M_DATA",
          "JUDGE_GEN_0/FFT_M_DATA"
        ]
      }
    },
    "nets": {
      "ADCLK_EN_GEN_0_CLK_EN": {
        "ports": [
          "ADCLK_EN_GEN_0/CLK_EN",
          "ADC_SAMP_0/AD_CLK_EN",
          "IFFT_CTRL_0/DA_CLK_EN",
          "IFFT_CTRL_1/DA_CLK_EN"
        ]
      },
      "ADC_SAMP_0_RAM_DATA": {
        "ports": [
          "ADC_SAMP_0/RAM_DATA",
          "FFT_CTRL_0/AD_RAM_DATA"
        ]
      },
      "ADC_SAMP_0_SAMP_FINISH": {
        "ports": [
          "ADC_SAMP_0/SAMP_FINISH",
          "FFT_CTRL_0/READ_BEGIN"
        ]
      },
      "AD_DATA_TRANS_0_DOUT": {
        "ports": [
          "AD_DATA_TRANS_0/DOUT",
          "ADC_SAMP_0/AD_DATA"
        ]
      },
      "DAC_DATA_TRANS_0_DADB_0": {
        "ports": [
          "DAC_DATA_TRANS_0/DADB_0",
          "DADB_0"
        ]
      },
      "DAC_DATA_TRANS_0_DADB_1": {
        "ports": [
          "DAC_DATA_TRANS_0/DADB_1",
          "DADB_1"
        ]
      },
      "DIN_0_1": {
        "ports": [
          "ADDB",
          "AD_DATA_TRANS_0/DIN"
        ]
      },
      "FFT_CTRL_0_AD_RAM_ADDR": {
        "ports": [
          "FFT_CTRL_0/AD_RAM_ADDR",
          "ADC_SAMP_0/RAM_ADDR"
        ]
      },
      "IFFT_CTRL_0_DADB": {
        "ports": [
          "IFFT_CTRL_0/DADB",
          "DAC_DATA_TRANS_0/DIN_0"
        ]
      },
      "IFFT_CTRL_0_FFT_RAM_ADDR": {
        "ports": [
          "IFFT_CTRL_0/FFT_RAM_ADDR",
          "PHASE_ADJUSTMENT_0/FFT_RAM0_ADDR"
        ]
      },
      "IFFT_CTRL_1_DADB": {
        "ports": [
          "IFFT_CTRL_1/DADB",
          "DAC_DATA_TRANS_0/DIN_1"
        ]
      },
      "IFFT_CTRL_1_FFT_RAM_ADDR": {
        "ports": [
          "IFFT_CTRL_1/FFT_RAM_ADDR",
          "PHASE_ADJUSTMENT_0/FFT_RAM1_ADDR"
        ]
      },
      "JUDGE_GEN_0_AF_OUT": {
        "ports": [
          "JUDGE_GEN_0/AF_OUT",
          "PHASE_ADJUSTMENT_0/AF_IN"
        ]
      },
      "JUDGE_GEN_0_BF_OUT": {
        "ports": [
          "JUDGE_GEN_0/BF_OUT",
          "PHASE_ADJUSTMENT_0/BF_IN"
        ]
      },
      "JUDGE_GEN_0_IM_0": {
        "ports": [
          "JUDGE_GEN_0/IM_0",
          "PHASE_ADJUSTMENT_0/IM_IN_0"
        ]
      },
      "JUDGE_GEN_0_IM_1": {
        "ports": [
          "JUDGE_GEN_0/IM_1",
          "PHASE_ADJUSTMENT_0/IM_IN_1"
        ]
      },
      "JUDGE_GEN_0_JUDGE_FINISH": {
        "ports": [
          "JUDGE_GEN_0/JUDGE_FINISH",
          "PHASE_ADJUSTMENT_0/VALID_IN"
        ]
      },
      "JUDGE_GEN_0_RE_0": {
        "ports": [
          "JUDGE_GEN_0/RE_0",
          "PHASE_ADJUSTMENT_0/RE_IN_0"
        ]
      },
      "JUDGE_GEN_0_RE_1": {
        "ports": [
          "JUDGE_GEN_0/RE_1",
          "PHASE_ADJUSTMENT_0/RE_IN_1"
        ]
      },
      "KEY0_0_1": {
        "ports": [
          "KEY0",
          "KEY_CTRL_0/KEY0"
        ]
      },
      "KEY1_0_1": {
        "ports": [
          "KEY1",
          "KEY_CTRL_0/KEY1"
        ]
      },
      "KEY2_0_1": {
        "ports": [
          "KEY2",
          "KEY_CTRL_0/KEY2"
        ]
      },
      "KEY3_0_1": {
        "ports": [
          "KEY3",
          "KEY_CTRL_0/KEY3"
        ]
      },
      "KEY4_0_1": {
        "ports": [
          "KEY4",
          "KEY_CTRL_0/KEY4"
        ]
      },
      "KEY_CTRL_0_PHASE": {
        "ports": [
          "KEY_CTRL_0/PHASE",
          "SMG_DISPLAY_0/DIN",
          "PHASE_ADJUSTMENT_0/PHASE_IN"
        ]
      },
      "PHASE_ADJUSTMENT_0_FFT_RAM0_DATA": {
        "ports": [
          "PHASE_ADJUSTMENT_0/FFT_RAM0_DATA",
          "IFFT_CTRL_0/FFT_RAM_DATA"
        ]
      },
      "PHASE_ADJUSTMENT_0_FFT_RAM1_DATA": {
        "ports": [
          "PHASE_ADJUSTMENT_0/FFT_RAM1_DATA",
          "IFFT_CTRL_1/FFT_RAM_DATA"
        ]
      },
      "PHASE_ADJUSTMENT_0_VALID_OUT_0": {
        "ports": [
          "PHASE_ADJUSTMENT_0/VALID_OUT_0",
          "IFFT_CTRL_0/READ_BEGIN"
        ]
      },
      "PHASE_ADJUSTMENT_0_VALID_OUT_1": {
        "ports": [
          "PHASE_ADJUSTMENT_0/VALID_OUT_1",
          "IFFT_CTRL_1/READ_BEGIN"
        ]
      },
      "SMG_DISPLAY_0_SMG_DX": {
        "ports": [
          "SMG_DISPLAY_0/SMG_DX",
          "SMG_DX"
        ]
      },
      "SMG_DISPLAY_0_SMG_WX": {
        "ports": [
          "SMG_DISPLAY_0/SMG_WX",
          "SMG_WX"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "CLK",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_ACLK": {
        "ports": [
          "clk_wiz_0/ACLK",
          "ADC_SAMP_0/ACLK",
          "FFT_CTRL_0/ACLK",
          "JUDGE_GEN_0/ACLK",
          "KEY_CTRL_0/ACLK",
          "SMG_DISPLAY_0/ACLK",
          "IFFT_CTRL_0/ACLK",
          "IFFT_CTRL_1/ACLK",
          "PHASE_ADJUSTMENT_0/ACLK"
        ]
      },
      "clk_wiz_0_AD_CLK": {
        "ports": [
          "clk_wiz_0/AD_CLK",
          "ADC_SAMP_0/AD_CLK",
          "ADCLK_EN_GEN_0/CLK",
          "AD_DATA_TRANS_0/CLK",
          "ADCLK",
          "IFFT_CTRL_0/DA_CLK",
          "IFFT_CTRL_1/DA_CLK",
          "DACLK_1",
          "DACLK_0",
          "AWRT",
          "BWRT"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "ADC_SAMP_0/AD_RSTN",
          "ADC_SAMP_0/ARESETN",
          "FFT_CTRL_0/ARESETN",
          "ADCLK_EN_GEN_0/RSTN",
          "JUDGE_GEN_0/ARESETN",
          "KEY_CTRL_0/ARESETN",
          "SMG_DISPLAY_0/ARESETN",
          "IFFT_CTRL_0/ARESETN",
          "IFFT_CTRL_1/ARESETN",
          "PHASE_ADJUSTMENT_0/ARESETN"
        ]
      }
    }
  }
}