// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        magnitude_mat_data8_dout,
        magnitude_mat_data8_num_data_valid,
        magnitude_mat_data8_fifo_cap,
        magnitude_mat_data8_empty_n,
        magnitude_mat_data8_read,
        phase_mat_data9_dout,
        phase_mat_data9_num_data_valid,
        phase_mat_data9_fifo_cap,
        phase_mat_data9_empty_n,
        phase_mat_data9_read,
        nms_mat_data10_din,
        nms_mat_data10_num_data_valid,
        nms_mat_data10_fifo_cap,
        nms_mat_data10_full_n,
        nms_mat_data10_write,
        low_threshold_dout,
        low_threshold_num_data_valid,
        low_threshold_fifo_cap,
        low_threshold_empty_n,
        low_threshold_read,
        high_threshold_dout,
        high_threshold_num_data_valid,
        high_threshold_fifo_cap,
        high_threshold_empty_n,
        high_threshold_read,
        imgheight_dout,
        imgheight_num_data_valid,
        imgheight_fifo_cap,
        imgheight_empty_n,
        imgheight_read,
        imgwidth_dout,
        imgwidth_num_data_valid,
        imgwidth_fifo_cap,
        imgwidth_empty_n,
        imgwidth_read,
        img_height_c_din,
        img_height_c_num_data_valid,
        img_height_c_fifo_cap,
        img_height_c_full_n,
        img_height_c_write,
        img_width_c_din,
        img_width_c_num_data_valid,
        img_width_c_fifo_cap,
        img_width_c_full_n,
        img_width_c_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] magnitude_mat_data8_dout;
input  [1:0] magnitude_mat_data8_num_data_valid;
input  [1:0] magnitude_mat_data8_fifo_cap;
input   magnitude_mat_data8_empty_n;
output   magnitude_mat_data8_read;
input  [7:0] phase_mat_data9_dout;
input  [13:0] phase_mat_data9_num_data_valid;
input  [13:0] phase_mat_data9_fifo_cap;
input   phase_mat_data9_empty_n;
output   phase_mat_data9_read;
output  [1:0] nms_mat_data10_din;
input  [1:0] nms_mat_data10_num_data_valid;
input  [1:0] nms_mat_data10_fifo_cap;
input   nms_mat_data10_full_n;
output   nms_mat_data10_write;
input  [7:0] low_threshold_dout;
input  [3:0] low_threshold_num_data_valid;
input  [3:0] low_threshold_fifo_cap;
input   low_threshold_empty_n;
output   low_threshold_read;
input  [7:0] high_threshold_dout;
input  [3:0] high_threshold_num_data_valid;
input  [3:0] high_threshold_fifo_cap;
input   high_threshold_empty_n;
output   high_threshold_read;
input  [15:0] imgheight_dout;
input  [1:0] imgheight_num_data_valid;
input  [1:0] imgheight_fifo_cap;
input   imgheight_empty_n;
output   imgheight_read;
input  [15:0] imgwidth_dout;
input  [1:0] imgwidth_num_data_valid;
input  [1:0] imgwidth_fifo_cap;
input   imgwidth_empty_n;
output   imgwidth_read;
output  [15:0] img_height_c_din;
input  [1:0] img_height_c_num_data_valid;
input  [1:0] img_height_c_fifo_cap;
input   img_height_c_full_n;
output   img_height_c_write;
output  [15:0] img_width_c_din;
input  [1:0] img_width_c_num_data_valid;
input  [1:0] img_width_c_fifo_cap;
input   img_width_c_full_n;
output   img_width_c_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg magnitude_mat_data8_read;
reg phase_mat_data9_read;
reg[1:0] nms_mat_data10_din;
reg nms_mat_data10_write;
reg low_threshold_read;
reg high_threshold_read;
reg imgheight_read;
reg imgwidth_read;
reg img_height_c_write;
reg img_width_c_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    nms_mat_data10_blk_n;
wire    ap_CS_fsm_state7;
reg    low_threshold_blk_n;
reg    high_threshold_blk_n;
reg    imgheight_blk_n;
reg    imgwidth_blk_n;
reg    img_height_c_blk_n;
reg    img_width_c_blk_n;
reg   [15:0] imgwidth_read_reg_878;
reg   [15:0] imgheight_read_reg_884;
reg   [7:0] p_high_threshold_reg_890;
reg   [7:0] p_low_threshold_reg_896;
wire   [15:0] zext_ln1035_fu_283_p1;
reg   [15:0] zext_ln1035_reg_902;
wire    ap_CS_fsm_state4;
wire   [15:0] zext_ln1035_1_fu_286_p1;
reg   [15:0] zext_ln1035_1_reg_907;
wire   [1:0] bottom_V_fu_355_p3;
reg   [1:0] bottom_V_reg_915;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln1027_fu_296_p2;
wire   [1:0] mid_V_fu_386_p3;
reg   [1:0] mid_V_reg_920;
wire   [1:0] top_V_fu_417_p3;
reg   [1:0] top_V_reg_925;
wire   [0:0] cmp_i_i163_i_fu_426_p2;
reg   [0:0] cmp_i_i163_i_reg_930;
wire   [1:0] empty_73_fu_432_p1;
reg   [1:0] empty_73_reg_935;
wire   [0:0] empty_74_fu_437_p1;
reg   [0:0] empty_74_reg_940;
wire   [0:0] empty_75_fu_442_p1;
reg   [0:0] empty_75_reg_945;
reg   [10:0] angle_V_address0;
reg    angle_V_ce0;
reg    angle_V_we0;
reg   [7:0] angle_V_d0;
reg    angle_V_ce1;
wire   [7:0] angle_V_q1;
wire   [7:0] angle_V_1_q1;
reg   [10:0] buf_V_address0;
reg    buf_V_ce0;
reg    buf_V_we0;
reg   [15:0] buf_V_d0;
reg    buf_V_ce1;
wire   [15:0] buf_V_q1;
reg   [10:0] buf_V_1_address0;
reg    buf_V_1_ce0;
reg    buf_V_1_we0;
reg   [15:0] buf_V_1_d0;
reg    buf_V_1_ce1;
wire   [15:0] buf_V_1_q1;
wire   [15:0] buf_V_2_q1;
wire    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start;
wire    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_done;
wire    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_idle;
wire    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_ready;
wire    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_magnitude_mat_data8_read;
wire    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_phase_mat_data9_read;
wire   [10:0] grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_address0;
wire    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_ce0;
wire    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_we0;
wire   [7:0] grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_d0;
wire   [10:0] grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_address0;
wire    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_ce0;
wire    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_we0;
wire   [15:0] grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_d0;
wire   [10:0] grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_address0;
wire    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_ce0;
wire    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_we0;
wire   [15:0] grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_d0;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_done;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_idle;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_ready;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_magnitude_mat_data8_read;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_phase_mat_data9_read;
wire   [1:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_din;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_write;
wire   [10:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address0;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce0;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_we0;
wire   [15:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_d0;
wire   [10:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address1;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce1;
wire   [10:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address0;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce0;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_we0;
wire   [15:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_d0;
wire   [10:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address1;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce1;
wire   [10:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_address0;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_ce0;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_we0;
wire   [15:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_d0;
wire   [10:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_address1;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_ce1;
wire   [10:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address0;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce0;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_we0;
wire   [7:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_d0;
wire   [10:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address1;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce1;
wire   [10:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_address0;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_ce0;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_we0;
wire   [7:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_d0;
wire   [10:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_address1;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_ce1;
wire   [7:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out_ap_vld;
wire   [15:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp23_i_i_0_out;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp23_i_i_0_out_ap_vld;
wire   [15:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp20_i_i_0_out;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp20_i_i_0_out_ap_vld;
wire   [15:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out_ap_vld;
wire   [15:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp9_i_i_0_out;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp9_i_i_0_out_ap_vld;
wire   [15:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp2_i_i_0_out;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp2_i_i_0_out_ap_vld;
wire   [15:0] grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp131_0_out;
wire    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp131_0_out_ap_vld;
reg    grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start_reg;
wire    ap_CS_fsm_state6;
reg   [12:0] row_ind_V_fu_96;
wire   [12:0] row_ind_V_2_fu_471_p3;
reg    ap_block_state1;
reg   [12:0] read_ind_V_fu_100;
wire   [12:0] read_ind_V_2_fu_485_p3;
reg   [12:0] write_ind_V_fu_104;
wire   [12:0] write_ind_V_2_fu_499_p3;
reg   [12:0] row_V_fu_108;
wire   [12:0] row_V_3_fu_507_p2;
reg   [1:0] top_fu_112;
reg   [1:0] mid_fu_116;
reg   [1:0] bottom_fu_120;
wire   [1:0] P0_V_fu_781_p3;
wire   [15:0] zext_ln1027_fu_292_p1;
wire   [0:0] icmp_ln368_fu_319_p2;
wire   [0:0] icmp_ln368_2_fu_339_p2;
wire   [0:0] icmp_ln368_1_fu_333_p2;
wire   [0:0] empty_68_fu_349_p2;
wire   [1:0] empty_67_fu_345_p1;
wire   [1:0] select_ln368_fu_325_p3;
wire   [0:0] empty_70_fu_380_p2;
wire   [1:0] empty_69_fu_372_p3;
wire   [1:0] select_ln368_1_fu_364_p3;
wire   [0:0] empty_72_fu_411_p2;
wire   [1:0] empty_71_fu_403_p3;
wire   [1:0] select_ln368_2_fu_395_p3;
wire   [12:0] row_ind_V_1_fu_447_p2;
wire   [0:0] icmp_ln1019_fu_465_p2;
wire   [12:0] read_ind_V_1_fu_453_p2;
wire   [0:0] icmp_ln1019_1_fu_479_p2;
wire   [12:0] write_ind_V_1_fu_459_p2;
wire   [0:0] icmp_ln1019_2_fu_493_p2;
wire   [0:0] tmp_fu_586_p3;
wire   [0:0] icmp_ln1035_2_fu_600_p2;
wire   [0:0] icmp_ln1019_4_fu_574_p2;
wire   [0:0] xor_ln1031_fu_594_p2;
wire   [0:0] and_ln46_fu_613_p2;
wire   [0:0] icmp_ln1035_1_fu_580_p2;
wire   [0:0] and_ln46_1_fu_619_p2;
wire   [1:0] select_ln211_fu_605_p3;
wire   [0:0] icmp_ln1035_4_fu_645_p2;
wire   [0:0] icmp_ln1019_5_fu_633_p2;
wire   [0:0] and_ln65_fu_651_p2;
wire   [0:0] icmp_ln1035_3_fu_639_p2;
wire   [0:0] and_ln65_1_fu_657_p2;
wire   [1:0] select_ln65_fu_663_p3;
wire   [1:0] select_ln46_fu_625_p3;
wire   [0:0] icmp_ln1031_fu_691_p2;
wire   [0:0] xor_ln1031_2_fu_697_p2;
wire   [0:0] icmp_ln1019_6_fu_679_p2;
wire   [0:0] and_ln85_fu_703_p2;
wire   [0:0] icmp_ln1035_5_fu_685_p2;
wire   [0:0] and_ln85_1_fu_709_p2;
wire   [1:0] select_ln85_fu_715_p3;
wire   [1:0] select_ln1019_fu_671_p3;
wire   [0:0] icmp_ln1035_fu_569_p2;
wire   [0:0] icmp_ln1019_7_fu_731_p2;
wire   [0:0] icmp_ln1035_6_fu_737_p2;
wire   [0:0] and_ln105_1_fu_749_p2;
wire   [0:0] and_ln105_fu_743_p2;
wire   [0:0] and_ln105_2_fu_755_p2;
wire   [0:0] xor_ln1019_fu_769_p2;
wire   [0:0] and_ln1019_fu_775_p2;
wire   [1:0] select_ln1019_1_fu_723_p3;
wire   [1:0] select_ln105_fu_761_p3;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start_reg = 1'b0;
#0 grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start_reg = 1'b0;
end

canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s_angle_V_RAM_Ag8j #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
angle_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(angle_V_address0),
    .ce0(angle_V_ce0),
    .we0(angle_V_we0),
    .d0(angle_V_d0),
    .address1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address1),
    .ce1(angle_V_ce1),
    .q1(angle_V_q1)
);

canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s_angle_V_RAM_Ag8j #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
angle_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_address0),
    .ce0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_ce0),
    .we0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_we0),
    .d0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_d0),
    .address1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_address1),
    .ce1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_ce1),
    .q1(angle_V_1_q1)
);

canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s_buf_V_RAM_AUTibs #(
    .DataWidth( 16 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_address0),
    .ce0(buf_V_ce0),
    .we0(buf_V_we0),
    .d0(buf_V_d0),
    .address1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address1),
    .ce1(buf_V_ce1),
    .q1(buf_V_q1)
);

canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s_buf_V_RAM_AUTibs #(
    .DataWidth( 16 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_V_1_address0),
    .ce0(buf_V_1_ce0),
    .we0(buf_V_1_we0),
    .d0(buf_V_1_d0),
    .address1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address1),
    .ce1(buf_V_1_ce1),
    .q1(buf_V_1_q1)
);

canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s_buf_V_RAM_AUTibs #(
    .DataWidth( 16 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_address0),
    .ce0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_ce0),
    .we0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_we0),
    .d0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_d0),
    .address1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_address1),
    .ce1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_ce1),
    .q1(buf_V_2_q1)
);

canny_accel_xFSuppression3x3_Pipeline_bufColLoop grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start),
    .ap_done(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_done),
    .ap_idle(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_idle),
    .ap_ready(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_ready),
    .magnitude_mat_data8_dout(magnitude_mat_data8_dout),
    .magnitude_mat_data8_num_data_valid(2'd0),
    .magnitude_mat_data8_fifo_cap(2'd0),
    .magnitude_mat_data8_empty_n(magnitude_mat_data8_empty_n),
    .magnitude_mat_data8_read(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_magnitude_mat_data8_read),
    .phase_mat_data9_dout(phase_mat_data9_dout),
    .phase_mat_data9_num_data_valid(14'd0),
    .phase_mat_data9_fifo_cap(14'd0),
    .phase_mat_data9_empty_n(phase_mat_data9_empty_n),
    .phase_mat_data9_read(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_phase_mat_data9_read),
    .imgwidth_load(imgwidth_read_reg_878),
    .angle_V_address0(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_address0),
    .angle_V_ce0(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_ce0),
    .angle_V_we0(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_we0),
    .angle_V_d0(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_d0),
    .buf_V_1_address0(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_address0),
    .buf_V_1_ce0(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_ce0),
    .buf_V_1_we0(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_we0),
    .buf_V_1_d0(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_d0),
    .buf_V_address0(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_address0),
    .buf_V_ce0(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_ce0),
    .buf_V_we0(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_we0),
    .buf_V_d0(grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_d0)
);

canny_accel_xFSuppression3x3_Pipeline_colLoop1 grp_xFSuppression3x3_Pipeline_colLoop1_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start),
    .ap_done(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_done),
    .ap_idle(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_idle),
    .ap_ready(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_ready),
    .magnitude_mat_data8_dout(magnitude_mat_data8_dout),
    .magnitude_mat_data8_num_data_valid(2'd0),
    .magnitude_mat_data8_fifo_cap(2'd0),
    .magnitude_mat_data8_empty_n(magnitude_mat_data8_empty_n),
    .magnitude_mat_data8_read(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_magnitude_mat_data8_read),
    .phase_mat_data9_dout(phase_mat_data9_dout),
    .phase_mat_data9_num_data_valid(14'd0),
    .phase_mat_data9_fifo_cap(14'd0),
    .phase_mat_data9_empty_n(phase_mat_data9_empty_n),
    .phase_mat_data9_read(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_phase_mat_data9_read),
    .nms_mat_data10_din(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_din),
    .nms_mat_data10_num_data_valid(2'd0),
    .nms_mat_data10_fifo_cap(2'd0),
    .nms_mat_data10_full_n(nms_mat_data10_full_n),
    .nms_mat_data10_write(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_write),
    .imgwidth_load(imgwidth_read_reg_878),
    .zext_ln1035(p_low_threshold_reg_896),
    .zext_ln1035_1(p_high_threshold_reg_890),
    .buf_V_address0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address0),
    .buf_V_ce0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce0),
    .buf_V_we0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_we0),
    .buf_V_d0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_d0),
    .buf_V_address1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address1),
    .buf_V_ce1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce1),
    .buf_V_q1(buf_V_q1),
    .buf_V_1_address0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address0),
    .buf_V_1_ce0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce0),
    .buf_V_1_we0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_we0),
    .buf_V_1_d0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_d0),
    .buf_V_1_address1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address1),
    .buf_V_1_ce1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce1),
    .buf_V_1_q1(buf_V_1_q1),
    .buf_V_2_address0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_address0),
    .buf_V_2_ce0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_ce0),
    .buf_V_2_we0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_we0),
    .buf_V_2_d0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_d0),
    .buf_V_2_address1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_address1),
    .buf_V_2_ce1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_2_ce1),
    .buf_V_2_q1(buf_V_2_q1),
    .top_V(top_V_reg_925),
    .mid_V(mid_V_reg_920),
    .bottom_V(bottom_V_reg_915),
    .angle_V_address0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address0),
    .angle_V_ce0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce0),
    .angle_V_we0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_we0),
    .angle_V_d0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_d0),
    .angle_V_address1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address1),
    .angle_V_ce1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce1),
    .angle_V_q1(angle_V_q1),
    .angle_V_1_address0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_address0),
    .angle_V_1_ce0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_ce0),
    .angle_V_1_we0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_we0),
    .angle_V_1_d0(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_d0),
    .angle_V_1_address1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_address1),
    .angle_V_1_ce1(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_1_ce1),
    .angle_V_1_q1(angle_V_1_q1),
    .write_ind_V_cast(empty_74_reg_940),
    .read_ind_V_cast(empty_75_reg_945),
    .row_ind_V_cast(empty_73_reg_935),
    .cmp_i_i163_i(cmp_i_i163_i_reg_930),
    .agg_tmp31_i_i_0_out(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out),
    .agg_tmp31_i_i_0_out_ap_vld(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out_ap_vld),
    .agg_tmp23_i_i_0_out(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp23_i_i_0_out),
    .agg_tmp23_i_i_0_out_ap_vld(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp23_i_i_0_out_ap_vld),
    .agg_tmp20_i_i_0_out(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp20_i_i_0_out),
    .agg_tmp20_i_i_0_out_ap_vld(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp20_i_i_0_out_ap_vld),
    .agg_tmp12_i_i_0_out(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out),
    .agg_tmp12_i_i_0_out_ap_vld(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out_ap_vld),
    .agg_tmp9_i_i_0_out(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp9_i_i_0_out),
    .agg_tmp9_i_i_0_out_ap_vld(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp9_i_i_0_out_ap_vld),
    .agg_tmp2_i_i_0_out(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp2_i_i_0_out),
    .agg_tmp2_i_i_0_out_ap_vld(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp2_i_i_0_out_ap_vld),
    .agg_tmp131_0_out(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp131_0_out),
    .agg_tmp131_0_out_ap_vld(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp131_0_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1027_fu_296_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start_reg <= 1'b1;
        end else if ((grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_ready == 1'b1)) begin
            grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1027_fu_296_p2 == 1'd0))) begin
            grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start_reg <= 1'b1;
        end else if ((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_ready == 1'b1)) begin
            grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        read_ind_V_fu_100 <= 13'd1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1027_fu_296_p2 == 1'd0))) begin
        read_ind_V_fu_100 <= read_ind_V_2_fu_485_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_V_fu_108 <= 13'd1;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1027_fu_296_p2 == 1'd0))) begin
        row_V_fu_108 <= row_V_3_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        row_ind_V_fu_96 <= 13'd2;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1027_fu_296_p2 == 1'd0))) begin
        row_ind_V_fu_96 <= row_ind_V_2_fu_471_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        write_ind_V_fu_104 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1027_fu_296_p2 == 1'd0))) begin
        write_ind_V_fu_104 <= write_ind_V_2_fu_499_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1027_fu_296_p2 == 1'd0))) begin
        bottom_V_reg_915 <= bottom_V_fu_355_p3;
        bottom_fu_120 <= bottom_V_fu_355_p3;
        cmp_i_i163_i_reg_930 <= cmp_i_i163_i_fu_426_p2;
        empty_73_reg_935 <= empty_73_fu_432_p1;
        empty_74_reg_940 <= empty_74_fu_437_p1;
        empty_75_reg_945 <= empty_75_fu_442_p1;
        mid_V_reg_920 <= mid_V_fu_386_p3;
        mid_fu_116 <= mid_V_fu_386_p3;
        top_V_reg_925 <= top_V_fu_417_p3;
        top_fu_112 <= top_V_fu_417_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        imgheight_read_reg_884 <= imgheight_dout;
        imgwidth_read_reg_878 <= imgwidth_dout;
        p_high_threshold_reg_890 <= high_threshold_dout;
        p_low_threshold_reg_896 <= low_threshold_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        zext_ln1035_1_reg_907[7 : 0] <= zext_ln1035_1_fu_286_p1[7 : 0];
        zext_ln1035_reg_902[7 : 0] <= zext_ln1035_fu_283_p1[7 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        angle_V_address0 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        angle_V_address0 = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_address0;
    end else begin
        angle_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        angle_V_ce0 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        angle_V_ce0 = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_ce0;
    end else begin
        angle_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        angle_V_ce1 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_ce1;
    end else begin
        angle_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        angle_V_d0 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        angle_V_d0 = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_d0;
    end else begin
        angle_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        angle_V_we0 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_angle_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        angle_V_we0 = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_angle_V_we0;
    end else begin
        angle_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((nms_mat_data10_full_n == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1027_fu_296_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_address0 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_1_address0 = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_address0;
    end else begin
        buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_ce0 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_1_ce0 = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_ce0;
    end else begin
        buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_ce1 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_ce1;
    end else begin
        buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_d0 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_1_d0 = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_d0;
    end else begin
        buf_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_1_we0 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_1_we0 = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_1_we0;
    end else begin
        buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_address0 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_address0 = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_address0;
    end else begin
        buf_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_ce0 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_ce0 = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_ce0;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_ce1 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_ce1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_d0 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_d0 = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_d0;
    end else begin
        buf_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_we0 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_buf_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buf_V_we0 = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_buf_V_we0;
    end else begin
        buf_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        high_threshold_blk_n = high_threshold_empty_n;
    end else begin
        high_threshold_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        high_threshold_read = 1'b1;
    end else begin
        high_threshold_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        img_height_c_blk_n = img_height_c_full_n;
    end else begin
        img_height_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        img_height_c_write = 1'b1;
    end else begin
        img_height_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        img_width_c_blk_n = img_width_c_full_n;
    end else begin
        img_width_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        img_width_c_write = 1'b1;
    end else begin
        img_width_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        imgheight_blk_n = imgheight_empty_n;
    end else begin
        imgheight_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        imgheight_read = 1'b1;
    end else begin
        imgheight_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        imgwidth_blk_n = imgwidth_empty_n;
    end else begin
        imgwidth_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        imgwidth_read = 1'b1;
    end else begin
        imgwidth_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1027_fu_296_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        low_threshold_blk_n = low_threshold_empty_n;
    end else begin
        low_threshold_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        low_threshold_read = 1'b1;
    end else begin
        low_threshold_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        magnitude_mat_data8_read = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_magnitude_mat_data8_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        magnitude_mat_data8_read = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_magnitude_mat_data8_read;
    end else begin
        magnitude_mat_data8_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        nms_mat_data10_blk_n = nms_mat_data10_full_n;
    end else begin
        nms_mat_data10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((nms_mat_data10_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        nms_mat_data10_din = P0_V_fu_781_p3;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        nms_mat_data10_din = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_din;
    end else begin
        nms_mat_data10_din = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_din;
    end
end

always @ (*) begin
    if (((nms_mat_data10_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        nms_mat_data10_write = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        nms_mat_data10_write = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_nms_mat_data10_write;
    end else begin
        nms_mat_data10_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        phase_mat_data9_read = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_phase_mat_data9_read;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        phase_mat_data9_read = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_phase_mat_data9_read;
    end else begin
        phase_mat_data9_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln1027_fu_296_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((nms_mat_data10_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign P0_V_fu_781_p3 = ((and_ln1019_fu_775_p2[0:0] == 1'b1) ? select_ln1019_1_fu_723_p3 : select_ln105_fu_761_p3);

assign and_ln1019_fu_775_p2 = (xor_ln1019_fu_769_p2 & icmp_ln1035_fu_569_p2);

assign and_ln105_1_fu_749_p2 = (icmp_ln1035_6_fu_737_p2 & icmp_ln1035_3_fu_639_p2);

assign and_ln105_2_fu_755_p2 = (and_ln105_fu_743_p2 & and_ln105_1_fu_749_p2);

assign and_ln105_fu_743_p2 = (icmp_ln1035_fu_569_p2 & icmp_ln1019_7_fu_731_p2);

assign and_ln46_1_fu_619_p2 = (icmp_ln1035_1_fu_580_p2 & and_ln46_fu_613_p2);

assign and_ln46_fu_613_p2 = (xor_ln1031_fu_594_p2 & icmp_ln1019_4_fu_574_p2);

assign and_ln65_1_fu_657_p2 = (icmp_ln1035_3_fu_639_p2 & and_ln65_fu_651_p2);

assign and_ln65_fu_651_p2 = (icmp_ln1035_4_fu_645_p2 & icmp_ln1019_5_fu_633_p2);

assign and_ln85_1_fu_709_p2 = (icmp_ln1035_5_fu_685_p2 & and_ln85_fu_703_p2);

assign and_ln85_fu_703_p2 = (xor_ln1031_2_fu_697_p2 & icmp_ln1019_6_fu_679_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((img_width_c_full_n == 1'b0) | (img_height_c_full_n == 1'b0) | (imgwidth_empty_n == 1'b0) | (imgheight_empty_n == 1'b0) | (high_threshold_empty_n == 1'b0) | (low_threshold_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign bottom_V_fu_355_p3 = ((empty_68_fu_349_p2[0:0] == 1'b1) ? empty_67_fu_345_p1 : select_ln368_fu_325_p3);

assign cmp_i_i163_i_fu_426_p2 = ((zext_ln1027_fu_292_p1 < imgheight_read_reg_884) ? 1'b1 : 1'b0);

assign empty_67_fu_345_p1 = icmp_ln368_2_fu_339_p2;

assign empty_68_fu_349_p2 = (icmp_ln368_2_fu_339_p2 | icmp_ln368_1_fu_333_p2);

assign empty_69_fu_372_p3 = ((icmp_ln368_2_fu_339_p2[0:0] == 1'b1) ? 2'd0 : 2'd2);

assign empty_70_fu_380_p2 = (icmp_ln368_2_fu_339_p2 | icmp_ln368_1_fu_333_p2);

assign empty_71_fu_403_p3 = ((icmp_ln368_2_fu_339_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign empty_72_fu_411_p2 = (icmp_ln368_2_fu_339_p2 | icmp_ln368_1_fu_333_p2);

assign empty_73_fu_432_p1 = row_ind_V_fu_96[1:0];

assign empty_74_fu_437_p1 = write_ind_V_fu_104[0:0];

assign empty_75_fu_442_p1 = read_ind_V_fu_100[0:0];

assign grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start = grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219_ap_start_reg;

assign grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_ap_start_reg;

assign icmp_ln1019_1_fu_479_p2 = ((read_ind_V_1_fu_453_p2 == 13'd2) ? 1'b1 : 1'b0);

assign icmp_ln1019_2_fu_493_p2 = ((write_ind_V_1_fu_459_p2 == 13'd2) ? 1'b1 : 1'b0);

assign icmp_ln1019_4_fu_574_p2 = ((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_5_fu_633_p2 = ((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out == 8'd45) ? 1'b1 : 1'b0);

assign icmp_ln1019_6_fu_679_p2 = ((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out == 8'd90) ? 1'b1 : 1'b0);

assign icmp_ln1019_7_fu_731_p2 = ((grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp31_i_i_0_out == 8'd135) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_465_p2 = ((row_ind_V_1_fu_447_p2 == 13'd3) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_296_p2 = ((zext_ln1027_fu_292_p1 > imgheight_read_reg_884) ? 1'b1 : 1'b0);

assign icmp_ln1031_fu_691_p2 = (($signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out) < $signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp23_i_i_0_out)) ? 1'b1 : 1'b0);

assign icmp_ln1035_1_fu_580_p2 = (($signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp9_i_i_0_out) < $signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out)) ? 1'b1 : 1'b0);

assign icmp_ln1035_2_fu_600_p2 = (($signed(zext_ln1035_1_reg_907) < $signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out)) ? 1'b1 : 1'b0);

assign icmp_ln1035_3_fu_639_p2 = (($signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1035_4_fu_645_p2 = (($signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp20_i_i_0_out) < $signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out)) ? 1'b1 : 1'b0);

assign icmp_ln1035_5_fu_685_p2 = (($signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp2_i_i_0_out) < $signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out)) ? 1'b1 : 1'b0);

assign icmp_ln1035_6_fu_737_p2 = (($signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp131_0_out) < $signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out)) ? 1'b1 : 1'b0);

assign icmp_ln1035_fu_569_p2 = (($signed(zext_ln1035_reg_902) < $signed(grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out)) ? 1'b1 : 1'b0);

assign icmp_ln368_1_fu_333_p2 = ((row_ind_V_fu_96 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln368_2_fu_339_p2 = ((row_ind_V_fu_96 == 13'd1) ? 1'b1 : 1'b0);

assign icmp_ln368_fu_319_p2 = ((row_ind_V_fu_96 == 13'd2) ? 1'b1 : 1'b0);

assign img_height_c_din = imgheight_dout;

assign img_width_c_din = imgwidth_dout;

assign mid_V_fu_386_p3 = ((empty_70_fu_380_p2[0:0] == 1'b1) ? empty_69_fu_372_p3 : select_ln368_1_fu_364_p3);

assign read_ind_V_1_fu_453_p2 = (read_ind_V_fu_100 + 13'd1);

assign read_ind_V_2_fu_485_p3 = ((icmp_ln1019_1_fu_479_p2[0:0] == 1'b1) ? 13'd0 : read_ind_V_1_fu_453_p2);

assign row_V_3_fu_507_p2 = (row_V_fu_108 + 13'd1);

assign row_ind_V_1_fu_447_p2 = (row_ind_V_fu_96 + 13'd1);

assign row_ind_V_2_fu_471_p3 = ((icmp_ln1019_fu_465_p2[0:0] == 1'b1) ? 13'd0 : row_ind_V_1_fu_447_p2);

assign select_ln1019_1_fu_723_p3 = ((icmp_ln1019_6_fu_679_p2[0:0] == 1'b1) ? select_ln85_fu_715_p3 : select_ln1019_fu_671_p3);

assign select_ln1019_fu_671_p3 = ((icmp_ln1019_5_fu_633_p2[0:0] == 1'b1) ? select_ln65_fu_663_p3 : select_ln46_fu_625_p3);

assign select_ln105_fu_761_p3 = ((and_ln105_2_fu_755_p2[0:0] == 1'b1) ? select_ln211_fu_605_p3 : 2'd0);

assign select_ln211_fu_605_p3 = ((icmp_ln1035_2_fu_600_p2[0:0] == 1'b1) ? 2'd3 : 2'd1);

assign select_ln368_1_fu_364_p3 = ((icmp_ln368_fu_319_p2[0:0] == 1'b1) ? 2'd1 : mid_fu_116);

assign select_ln368_2_fu_395_p3 = ((icmp_ln368_fu_319_p2[0:0] == 1'b1) ? 2'd0 : top_fu_112);

assign select_ln368_fu_325_p3 = ((icmp_ln368_fu_319_p2[0:0] == 1'b1) ? 2'd2 : bottom_fu_120);

assign select_ln46_fu_625_p3 = ((and_ln46_1_fu_619_p2[0:0] == 1'b1) ? select_ln211_fu_605_p3 : 2'd0);

assign select_ln65_fu_663_p3 = ((and_ln65_1_fu_657_p2[0:0] == 1'b1) ? select_ln211_fu_605_p3 : 2'd0);

assign select_ln85_fu_715_p3 = ((and_ln85_1_fu_709_p2[0:0] == 1'b1) ? select_ln211_fu_605_p3 : 2'd0);

assign start_out = real_start;

assign tmp_fu_586_p3 = grp_xFSuppression3x3_Pipeline_colLoop1_fu_231_agg_tmp12_i_i_0_out[32'd15];

assign top_V_fu_417_p3 = ((empty_72_fu_411_p2[0:0] == 1'b1) ? empty_71_fu_403_p3 : select_ln368_2_fu_395_p3);

assign write_ind_V_1_fu_459_p2 = (write_ind_V_fu_104 + 13'd1);

assign write_ind_V_2_fu_499_p3 = ((icmp_ln1019_2_fu_493_p2[0:0] == 1'b1) ? 13'd0 : write_ind_V_1_fu_459_p2);

assign xor_ln1019_fu_769_p2 = (icmp_ln1019_7_fu_731_p2 ^ 1'd1);

assign xor_ln1031_2_fu_697_p2 = (icmp_ln1031_fu_691_p2 ^ 1'd1);

assign xor_ln1031_fu_594_p2 = (tmp_fu_586_p3 ^ 1'd1);

assign zext_ln1027_fu_292_p1 = row_V_fu_108;

assign zext_ln1035_1_fu_286_p1 = p_high_threshold_reg_890;

assign zext_ln1035_fu_283_p1 = p_low_threshold_reg_896;

always @ (posedge ap_clk) begin
    zext_ln1035_reg_902[15:8] <= 8'b00000000;
    zext_ln1035_1_reg_907[15:8] <= 8'b00000000;
end

endmodule //canny_accel_xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s
