module timer (
	input clk,
	input reset,
	output pulse
	);
	// how often our timer sends a pulse (default is every clock cycle)
	parameter [17:0] MAX_COUNT = 18'd1;
	
	reg [17:0] count;
	initial count = 18'd0;
	
	assign pulse = (count == MAX_COUNT);
		
	always @(posedge clk) begin	
		if (reset | pulse)
			count <= 0;
		else
			count <= count + 1;
	end

endmodule
