[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TopFunc/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 60
LIB: work
FILE: ${SURELOG_DIR}/tests/TopFunc/dut.sv
n<> u<59> t<Top_level_rule> c<1> l<1:1> el<8:1>
  n<> u<1> t<Null_rule> p<59> s<57> l<1:1>
  n<> u<57> t<Source_text> p<59> c<23> s<58> l<1:1> el<7:10>
    n<> u<23> t<Description> p<57> c<22> s<24> l<1:1> el<3:12>
      n<> u<22> t<Package_item> p<23> c<21> l<1:1> el<3:12>
        n<> u<21> t<Package_or_generate_item_declaration> p<22> c<20> l<1:1> el<3:12>
          n<> u<20> t<Function_declaration> p<21> c<2> l<1:1> el<3:12>
            n<> u<2> t<Lifetime_Automatic> p<20> s<19> l<1:10> el<1:19>
            n<> u<19> t<Function_body_declaration> p<20> c<6> l<1:20> el<3:12>
              n<> u<6> t<Function_data_type_or_implicit> p<19> c<5> s<7> l<1:20> el<1:23>
                n<> u<5> t<Function_data_type> p<6> c<4> l<1:20> el<1:23>
                  n<> u<4> t<Data_type> p<5> c<3> l<1:20> el<1:23>
                    n<> u<3> t<IntegerAtomType_Int> p<4> l<1:20> el<1:23>
              n<get_1> u<7> t<STRING_CONST> p<19> s<8> l<1:24> el<1:29>
              n<> u<8> t<Tf_port_item_list> p<19> s<17> l<1:29> el<1:31>
              n<> u<17> t<Function_statement_or_null> p<19> c<16> s<18> l<2:4> el<2:13>
                n<> u<16> t<Statement> p<17> c<15> l<2:4> el<2:13>
                  n<> u<15> t<Statement_item> p<16> c<14> l<2:4> el<2:13>
                    n<> u<14> t<Jump_statement> p<15> c<13> l<2:4> el<2:13>
                      n<> u<13> t<RETURN> p<14> s<12> l<2:4> el<2:10>
                      n<> u<12> t<Expression> p<14> c<11> l<2:11> el<2:12>
                        n<> u<11> t<Primary> p<12> c<10> l<2:11> el<2:12>
                          n<> u<10> t<Primary_literal> p<11> c<9> l<2:11> el<2:12>
                            n<1> u<9> t<INT_CONST> p<10> l<2:11> el<2:12>
              n<> u<18> t<ENDFUNCTION> p<19> l<3:1> el<3:12>
    n<// get_1> u<24> t<LINE_COMMENT> p<57> s<56> l<3:13> el<3:21>
    n<> u<56> t<Description> p<57> c<55> l<5:1> el<7:10>
      n<> u<55> t<Module_declaration> p<56> c<37> l<5:1> el<7:10>
        n<> u<37> t<Module_ansi_header> p<55> c<25> s<53> l<5:1> el<5:26>
          n<module> u<25> t<Module_keyword> p<37> s<26> l<5:1> el<5:7>
          n<top> u<26> t<STRING_CONST> p<37> s<27> l<5:8> el<5:11>
          n<> u<27> t<Package_import_declaration_list> p<37> s<36> l<5:11> el<5:11>
          n<> u<36> t<Port_declaration_list> p<37> c<35> l<5:11> el<5:25>
            n<> u<35> t<Ansi_port_declaration> p<36> c<33> l<5:12> el<5:24>
              n<> u<33> t<Net_port_header> p<35> c<28> s<34> l<5:12> el<5:22>
                n<> u<28> t<PortDir_Out> p<33> s<32> l<5:12> el<5:18>
                n<> u<32> t<Net_port_type> p<33> c<31> l<5:19> el<5:22>
                  n<> u<31> t<Data_type_or_implicit> p<32> c<30> l<5:19> el<5:22>
                    n<> u<30> t<Data_type> p<31> c<29> l<5:19> el<5:22>
                      n<> u<29> t<IntegerAtomType_Int> p<30> l<5:19> el<5:22>
              n<o> u<34> t<STRING_CONST> p<35> l<5:23> el<5:24>
        n<> u<53> t<Non_port_module_item> p<55> c<52> s<54> l<6:4> el<6:23>
          n<> u<52> t<Module_or_generate_item> p<53> c<51> l<6:4> el<6:23>
            n<> u<51> t<Module_common_item> p<52> c<50> l<6:4> el<6:23>
              n<> u<50> t<Continuous_assign> p<51> c<49> l<6:4> el<6:23>
                n<> u<49> t<Net_assignment_list> p<50> c<48> l<6:11> el<6:22>
                  n<> u<48> t<Net_assignment> p<49> c<42> l<6:11> el<6:22>
                    n<> u<42> t<Net_lvalue> p<48> c<39> s<47> l<6:11> el<6:12>
                      n<> u<39> t<Ps_or_hierarchical_identifier> p<42> c<38> s<41> l<6:11> el<6:12>
                        n<o> u<38> t<STRING_CONST> p<39> l<6:11> el<6:12>
                      n<> u<41> t<Constant_select> p<42> c<40> l<6:13> el<6:13>
                        n<> u<40> t<Constant_bit_select> p<41> l<6:13> el<6:13>
                    n<> u<47> t<Expression> p<48> c<46> l<6:15> el<6:22>
                      n<> u<46> t<Primary> p<47> c<45> l<6:15> el<6:22>
                        n<> u<45> t<Complex_func_call> p<46> c<43> l<6:15> el<6:22>
                          n<get_1> u<43> t<STRING_CONST> p<45> s<44> l<6:15> el<6:20>
                          n<> u<44> t<Argument_list> p<45> l<6:21> el<6:21>
        n<> u<54> t<ENDMODULE> p<55> l<7:1> el<7:10>
  n<// top> u<58> t<LINE_COMMENT> p<59> l<7:11> el<7:17>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TopFunc/dut.sv:5:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TopFunc/dut.sv:5:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               1
ContAssign                                             1
Design                                                 1
FuncCall                                               1
Function                                               1
Identifier                                             3
IntTypespec                                            4
Module                                                 1
ModuleTypespec                                         1
Port                                                   1
RefObj                                                 1
RefTypespec                                            4
ReturnStmt                                             1
SourceFile                                             1
Variable                                               1
------------------------------------------------------------
Total:                                                23
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TopFunc/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/TopFunc/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TopFunc/dut.sv, line:5:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:5:8, endln:5:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TopFunc/dut.sv, line:5:1, endln:7:10
    |vpiName:work@top
  |vpiVariable:
  \_Variable: (work@top.o), line:5:23, endln:5:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TopFunc/dut.sv, line:5:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:5:19, endln:5:22
      |vpiParent:
      \_Variable: (work@top.o), line:5:23, endln:5:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:1:20, endln:1:23
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiRandType:1
    |vpiVisibility:1
  |vpiImportTypespec:
  \_Variable: (work@top.o), line:5:23, endln:5:24
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:5:23, endln:5:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TopFunc/dut.sv, line:5:1, endln:7:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:5:19, endln:5:22
      |vpiParent:
      \_Port: (o), line:5:23, endln:5:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:1:20, endln:1:23
  |vpiContAssign:
  \_ContAssign: , line:6:11, endln:6:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TopFunc/dut.sv, line:5:1, endln:7:10
    |vpiLhs:
    \_RefObj: (work@top.o), line:6:11, endln:6:12
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:22
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_Variable: (work@top.o), line:5:23, endln:5:24
    |vpiRhs:
    \_FuncCall: (get_1), line:6:15, endln:6:22
      |vpiParent:
      \_ContAssign: , line:6:11, endln:6:22
      |vpiName:
      \_Identifier: (get_1), line:6:15, endln:6:20
        |vpiParent:
        \_FuncCall: (get_1), line:6:15, endln:6:22
        |vpiName:get_1
      |vpiTaskFunc:
      \_Function: (get_1), line:1:1, endln:3:12
        |vpiParent:
        \_Design: (unnamed)
        |vpiName:
        \_Identifier: (get_1), line:1:24, endln:1:29
          |vpiParent:
          \_Function: (get_1), line:1:1, endln:3:12
          |vpiName:get_1
        |vpiMethod:1
        |vpiVisibility:1
        |vpiAutomatic:1
        |vpiReturn:
        \_RefTypespec: (get_1), line:1:20, endln:1:23
          |vpiParent:
          \_Function: (get_1), line:1:1, endln:3:12
          |vpiFullName:get_1
          |vpiActual:
          \_IntTypespec: , line:1:20, endln:1:23
        |vpiStmt:
        \_ReturnStmt: , line:2:4, endln:2:12
          |vpiParent:
          \_Function: (get_1), line:1:1, endln:3:12
          |vpiCondition:
          \_Constant: , line:2:11, endln:2:12
            |vpiParent:
            \_ReturnStmt: , line:2:4, endln:2:12
            |vpiTypespec:
            \_RefTypespec: (get_1), line:2:11, endln:2:12
              |vpiParent:
              \_Constant: , line:2:11, endln:2:12
              |vpiFullName:get_1
              |vpiActual:
              \_IntTypespec: , line:1:20, endln:1:23
            |vpiConstType:9
            |vpiSize:64
            |vpiDecompile:1
            |vpiValue:1
|vpiTypespec:
\_IntTypespec: , line:1:20, endln:1:23
  |vpiParent:
  \_Design: (unnamed)
  |vpiSigned:1
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TopFunc/dut.sv, line:5:1, endln:7:10
|vpiTaskFunc:
\_Function: (get_1), line:1:1, endln:3:12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/TopFunc/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/TopFunc/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                              20      20       0         0
----------------------------------------------------------------
                                    20      20       0         0
===================== END REDUCTION RESULT =====================
