[{"name": "\u738b\u632f\u8208", "email": "jswang@just.edu.tw", "latestUpdate": "2016-09-01 12:52:43", "objective": "\u5e03\u6797\u4ee3\u6578\u8207\u908f\u8f2f\u9598\uff0c\u7d44\u5408\u908f\u8f2f\uff0c\u7b97\u8853\u6f14\u7b97\u908f\u8f2f\uff0c\u540c\u6b65\u5faa\u5e8f\u908f\r\n\u8f2f\uff0c\u6f14\u7e79\u72c0\u614b\u6a5f\uff0c\u975e\u540c\u6b65\u5faa\u5e8f\u908f\u8f2f\u3002", "schedule": "(1) Number systems\r\n(2) Boolean algebra\r\n(3) Discrete logic components\r\n(4) Combinational logic\r\n(5) Simplification and optimization\r\n(6) Multiplexer and decoders\r\n(7) Flip flops\r\n(8) Counter and registers\r\n(9) Analysis of synchronous sequential logic\r\n(10) Synthesis of synchronous sequential logic", "scorePolicy": "(\u671f\u4e2d\u8003+\u671f\u672b\u8003+\u5e73\u6642\u8003\u6838)/3", "materials": "\u3000", "foreignLanguageTextbooks": true}]