Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Jan  1 12:30:25 2025
| Host         : DESKTOP-JAVEEGF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sgdh_traffic_light_top_fpga_timing_summary_routed.rpt -pb sgdh_traffic_light_top_fpga_timing_summary_routed.pb -rpx sgdh_traffic_light_top_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : sgdh_traffic_light_top_fpga
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 2 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (3)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 3 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.674        0.000                      0                   76        0.159        0.000                      0                   76        3.500        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.674        0.000                      0                   76        0.159        0.000                      0                   76        3.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.609%)  route 3.190ns (79.391%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.865     5.963    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDCE (Prop_fdce_C_Q)         0.456     6.419 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/Q
                         net (fo=3, routed)           1.293     7.712    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[20]
    SLICE_X111Y93        LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.403     8.239    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10_n_0
    SLICE_X111Y94        LUT5 (Prop_lut5_I0_O)        0.124     8.363 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          0.895     9.258    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I3_O)        0.124     9.382 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.598     9.981    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X109Y94        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.683    13.471    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X109Y94        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[21]/C
                         clock pessimism              0.424    13.895    
                         clock uncertainty           -0.035    13.859    
    SLICE_X109Y94        FDCE (Setup_fdce_C_CE)      -0.205    13.654    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.609%)  route 3.190ns (79.391%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.865     5.963    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDCE (Prop_fdce_C_Q)         0.456     6.419 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/Q
                         net (fo=3, routed)           1.293     7.712    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[20]
    SLICE_X111Y93        LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.403     8.239    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10_n_0
    SLICE_X111Y94        LUT5 (Prop_lut5_I0_O)        0.124     8.363 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          0.895     9.258    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I3_O)        0.124     9.382 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.598     9.981    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X109Y94        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.683    13.471    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X109Y94        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[24]/C
                         clock pessimism              0.424    13.895    
                         clock uncertainty           -0.035    13.859    
    SLICE_X109Y94        FDCE (Setup_fdce_C_CE)      -0.205    13.654    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.828ns (20.609%)  route 3.190ns (79.391%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.865     5.963    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDCE (Prop_fdce_C_Q)         0.456     6.419 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/Q
                         net (fo=3, routed)           1.293     7.712    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[20]
    SLICE_X111Y93        LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.403     8.239    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10_n_0
    SLICE_X111Y94        LUT5 (Prop_lut5_I0_O)        0.124     8.363 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          0.895     9.258    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I3_O)        0.124     9.382 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.598     9.981    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X109Y94        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.683    13.471    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X109Y94        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[29]/C
                         clock pessimism              0.424    13.895    
                         clock uncertainty           -0.035    13.859    
    SLICE_X109Y94        FDCE (Setup_fdce_C_CE)      -0.205    13.654    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.676ns  (required time - arrival time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 0.828ns (20.620%)  route 3.188ns (79.380%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.471ns = ( 13.471 - 8.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.865     5.963    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDCE (Prop_fdce_C_Q)         0.456     6.419 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/Q
                         net (fo=3, routed)           1.293     7.712    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[20]
    SLICE_X111Y93        LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.403     8.239    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10_n_0
    SLICE_X111Y94        LUT5 (Prop_lut5_I0_O)        0.124     8.363 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          0.895     9.258    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I3_O)        0.124     9.382 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.596     9.978    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X109Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.683    13.471    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X109Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[17]/C
                         clock pessimism              0.424    13.895    
                         clock uncertainty           -0.035    13.859    
    SLICE_X109Y93        FDCE (Setup_fdce_C_CE)      -0.205    13.654    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         13.654    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  3.676    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.828ns (20.500%)  route 3.211ns (79.500%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.865     5.963    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDCE (Prop_fdce_C_Q)         0.456     6.419 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/Q
                         net (fo=3, routed)           1.293     7.712    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[20]
    SLICE_X111Y93        LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.403     8.239    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10_n_0
    SLICE_X111Y94        LUT5 (Prop_lut5_I0_O)        0.124     8.363 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          0.895     9.258    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I3_O)        0.124     9.382 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.620    10.002    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.684    13.472    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[1]/C
                         clock pessimism              0.464    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X111Y89        FDCE (Setup_fdce_C_CE)      -0.205    13.695    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.828ns (20.500%)  route 3.211ns (79.500%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.865     5.963    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDCE (Prop_fdce_C_Q)         0.456     6.419 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/Q
                         net (fo=3, routed)           1.293     7.712    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[20]
    SLICE_X111Y93        LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.403     8.239    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10_n_0
    SLICE_X111Y94        LUT5 (Prop_lut5_I0_O)        0.124     8.363 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          0.895     9.258    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I3_O)        0.124     9.382 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.620    10.002    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.684    13.472    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[2]/C
                         clock pessimism              0.464    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X111Y89        FDCE (Setup_fdce_C_CE)      -0.205    13.695    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.828ns (20.500%)  route 3.211ns (79.500%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.865     5.963    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDCE (Prop_fdce_C_Q)         0.456     6.419 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/Q
                         net (fo=3, routed)           1.293     7.712    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[20]
    SLICE_X111Y93        LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.403     8.239    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10_n_0
    SLICE_X111Y94        LUT5 (Prop_lut5_I0_O)        0.124     8.363 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          0.895     9.258    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I3_O)        0.124     9.382 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.620    10.002    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.684    13.472    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[3]/C
                         clock pessimism              0.464    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X111Y89        FDCE (Setup_fdce_C_CE)      -0.205    13.695    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.828ns (20.500%)  route 3.211ns (79.500%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.865     5.963    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDCE (Prop_fdce_C_Q)         0.456     6.419 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/Q
                         net (fo=3, routed)           1.293     7.712    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[20]
    SLICE_X111Y93        LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.403     8.239    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10_n_0
    SLICE_X111Y94        LUT5 (Prop_lut5_I0_O)        0.124     8.363 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          0.895     9.258    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I3_O)        0.124     9.382 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.620    10.002    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.684    13.472    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[4]/C
                         clock pessimism              0.464    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X111Y89        FDCE (Setup_fdce_C_CE)      -0.205    13.695    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[4]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.828ns (20.500%)  route 3.211ns (79.500%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns = ( 13.472 - 8.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.865     5.963    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDCE (Prop_fdce_C_Q)         0.456     6.419 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/Q
                         net (fo=3, routed)           1.293     7.712    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[20]
    SLICE_X111Y93        LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.403     8.239    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10_n_0
    SLICE_X111Y94        LUT5 (Prop_lut5_I0_O)        0.124     8.363 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          0.895     9.258    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I3_O)        0.124     9.382 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.620    10.002    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.684    13.472    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[5]/C
                         clock pessimism              0.464    13.936    
                         clock uncertainty           -0.035    13.900    
    SLICE_X111Y89        FDCE (Setup_fdce_C_CE)      -0.205    13.695    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.595%)  route 3.192ns (79.405%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 13.473 - 8.000 ) 
    Source Clock Delay      (SCD):    5.963ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.865     5.963    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDCE (Prop_fdce_C_Q)         0.456     6.419 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/Q
                         net (fo=3, routed)           1.293     7.712    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[20]
    SLICE_X111Y93        LUT6 (Prop_lut6_I2_O)        0.124     7.836 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10/O
                         net (fo=1, routed)           0.403     8.239    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_10_n_0
    SLICE_X111Y94        LUT5 (Prop_lut5_I0_O)        0.124     8.363 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4/O
                         net (fo=34, routed)          0.895     9.258    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X111Y91        LUT6 (Prop_lut6_I3_O)        0.124     9.382 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.601     9.983    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X111Y92        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.685    13.473    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y92        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[13]/C
                         clock pessimism              0.464    13.937    
                         clock uncertainty           -0.035    13.901    
    SLICE_X111Y92        FDCE (Setup_fdce_C_CE)      -0.205    13.696    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[13]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  3.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDCE (Prop_fdce_C_Q)         0.141     1.886 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.077     1.963    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_light[2]
    SLICE_X111Y90        LUT6 (Prop_lut6_I5_O)        0.045     2.008 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[6]_i_1/O
                         net (fo=1, routed)           0.000     2.008    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_timer[6]
    SLICE_X111Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.907     2.274    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[6]/C
                         clock pessimism             -0.515     1.758    
    SLICE_X111Y90        FDCE (Hold_fdce_C_D)         0.091     1.849    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.425%)  route 0.098ns (34.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDCE (Prop_fdce_C_Q)         0.141     1.886 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.098     1.984    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_light[1]
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.045     2.029 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[8]_i_1/O
                         net (fo=1, routed)           0.000     2.029    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_timer[8]
    SLICE_X111Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.907     2.274    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[8]/C
                         clock pessimism             -0.515     1.758    
    SLICE_X111Y90        FDCE (Hold_fdce_C_D)         0.092     1.850    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.876%)  route 0.187ns (50.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDCE (Prop_fdce_C_Q)         0.141     1.886 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.187     2.073    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_light[1]
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.045     2.118 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[16]_i_1/O
                         net (fo=1, routed)           0.000     2.118    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_timer[16]
    SLICE_X111Y92        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.907     2.274    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y92        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[16]/C
                         clock pessimism             -0.512     1.761    
    SLICE_X111Y92        FDCE (Hold_fdce_C_D)         0.092     1.853    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.575%)  route 0.198ns (58.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDPE (Prop_fdpe_C_Q)         0.141     1.886 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.198     2.084    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_light[0]
    SLICE_X110Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.907     2.274    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.528     1.745    
    SLICE_X110Y90        FDCE (Hold_fdce_C_D)         0.061     1.806    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.216%)  route 0.244ns (56.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDPE (Prop_fdpe_C_Q)         0.141     1.886 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.244     2.130    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_light[0]
    SLICE_X112Y92        LUT6 (Prop_lut6_I1_O)        0.045     2.175 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[15]_i_1/O
                         net (fo=1, routed)           0.000     2.175    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_timer[15]
    SLICE_X112Y92        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.907     2.274    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y92        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[15]/C
                         clock pessimism             -0.512     1.761    
    SLICE_X112Y92        FDCE (Hold_fdce_C_D)         0.120     1.881    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.135%)  route 0.255ns (57.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDPE (Prop_fdpe_C_Q)         0.141     1.886 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.255     2.142    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_light[0]
    SLICE_X112Y91        LUT2 (Prop_lut2_I1_O)        0.045     2.187 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light[0]_i_1/O
                         net (fo=1, routed)           0.000     2.187    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light[0]_i_1_n_0
    SLICE_X112Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.907     2.274    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/C
                         clock pessimism             -0.512     1.761    
    SLICE_X112Y91        FDCE (Hold_fdce_C_D)         0.120     1.881    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.747%)  route 0.233ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDCE (Prop_fdce_C_Q)         0.141     1.886 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/Q
                         net (fo=11, routed)          0.233     2.119    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_light[2]
    SLICE_X110Y90        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.907     2.274    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.528     1.745    
    SLICE_X110Y90        FDPE (Hold_fdpe_C_D)         0.059     1.804    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.482%)  route 0.252ns (57.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDCE (Prop_fdce_C_Q)         0.141     1.886 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.252     2.138    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_light[1]
    SLICE_X111Y93        LUT5 (Prop_lut5_I4_O)        0.045     2.183 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[20]_i_1/O
                         net (fo=1, routed)           0.000     2.183    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_timer[20]
    SLICE_X111Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.908     2.275    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]/C
                         clock pessimism             -0.512     1.762    
    SLICE_X111Y93        FDCE (Hold_fdce_C_D)         0.092     1.854    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.091%)  route 0.278ns (59.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDCE (Prop_fdce_C_Q)         0.141     1.886 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/Q
                         net (fo=13, routed)          0.278     2.164    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_light[1]
    SLICE_X109Y93        LUT6 (Prop_lut6_I5_O)        0.045     2.209 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[17]_i_1/O
                         net (fo=1, routed)           0.000     2.209    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_timer[17]
    SLICE_X109Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.905     2.272    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X109Y93        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[17]/C
                         clock pessimism             -0.490     1.781    
    SLICE_X109Y93        FDCE (Hold_fdce_C_D)         0.091     1.872    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.611%)  route 0.322ns (63.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y90        FDPE (Prop_fdpe_C_Q)         0.141     1.886 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.322     2.208    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_light[0]
    SLICE_X112Y94        LUT6 (Prop_lut6_I1_O)        0.045     2.253 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[22]_i_1/O
                         net (fo=1, routed)           0.000     2.253    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/n_timer[22]
    SLICE_X112Y94        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.908     2.275    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y94        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[22]/C
                         clock pessimism             -0.512     1.762    
    SLICE_X112Y94        FDCE (Hold_fdce_C_D)         0.120     1.882    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X112Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X110Y89   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X109Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X110Y90   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.666ns  (logic 4.018ns (52.415%)  route 3.648ns (47.585%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.864     5.962    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y91        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDPE (Prop_fdpe_C_Q)         0.518     6.480 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/Q
                         net (fo=1, routed)           3.648    10.128    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    13.628 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.628    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.179ns  (logic 4.099ns (66.335%)  route 2.080ns (33.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.864     5.962    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.518     6.480 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/Q
                         net (fo=1, routed)           2.080     8.560    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.141 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.141    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.113ns  (logic 4.039ns (66.069%)  route 2.074ns (33.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.864     5.962    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.456     6.418 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/Q
                         net (fo=1, routed)           2.074     8.492    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.583    12.075 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.075    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.424ns (73.471%)  route 0.514ns (26.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.141     1.886 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/Q
                         net (fo=1, routed)           0.514     2.400    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.683 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.683    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.445ns (73.984%)  route 0.508ns (26.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDCE (Prop_fdce_C_Q)         0.164     1.909 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/Q
                         net (fo=1, routed)           0.508     2.417    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.699 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.699    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.365ns (53.453%)  route 1.189ns (46.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.745    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y91        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDPE (Prop_fdpe_C_Q)         0.164     1.909 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/Q
                         net (fo=1, routed)           1.189     3.098    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.300 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.300    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.681ns  (logic 1.604ns (34.260%)  route 3.077ns (65.740%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.605     4.085    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[1]
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.124     4.209 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.472     4.681    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_1_n_0
    SLICE_X110Y90        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.684     5.472    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.681ns  (logic 1.604ns (34.260%)  route 3.077ns (65.740%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.605     4.085    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[1]
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.124     4.209 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.472     4.681    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_1_n_0
    SLICE_X110Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.684     5.472    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.681ns  (logic 1.604ns (34.260%)  route 3.077ns (65.740%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.605     4.085    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[1]
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.124     4.209 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.472     4.681    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state[2]_i_1_n_0
    SLICE_X110Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.684     5.472    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X110Y90        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.643ns  (logic 1.604ns (34.538%)  route 3.040ns (65.462%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.433     3.913    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[1]
    SLICE_X111Y91        LUT6 (Prop_lut6_I5_O)        0.124     4.037 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light[2]_i_1/O
                         net (fo=3, routed)           0.606     4.643    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light[2]_i_1_n_0
    SLICE_X111Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.685     5.473    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.586ns  (logic 1.604ns (34.970%)  route 2.982ns (65.030%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.433     3.913    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[1]
    SLICE_X111Y91        LUT6 (Prop_lut6_I5_O)        0.124     4.037 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light[2]_i_1/O
                         net (fo=3, routed)           0.549     4.586    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light[2]_i_1_n_0
    SLICE_X112Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.685     5.473    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.586ns  (logic 1.604ns (34.970%)  route 2.982ns (65.030%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.433     3.913    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[1]
    SLICE_X111Y91        LUT6 (Prop_lut6_I5_O)        0.124     4.037 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light[2]_i_1/O
                         net (fo=3, routed)           0.549     4.586    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light[2]_i_1_n_0
    SLICE_X112Y91        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.685     5.473    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y91        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.555ns  (logic 1.604ns (35.205%)  route 2.952ns (64.795%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.603     4.083    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[1]
    SLICE_X109Y90        LUT2 (Prop_lut2_I0_O)        0.124     4.207 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light[1]_i_1/O
                         net (fo=1, routed)           0.348     4.555    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light[1]_i_1_n_0
    SLICE_X111Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.685     5.473    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 1.604ns (36.285%)  route 2.816ns (63.715%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.196     3.676    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[1]
    SLICE_X111Y91        LUT6 (Prop_lut6_I2_O)        0.124     3.800 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.620     4.420    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.684     5.472    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 1.604ns (36.285%)  route 2.816ns (63.715%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.196     3.676    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[1]
    SLICE_X111Y91        LUT6 (Prop_lut6_I2_O)        0.124     3.800 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.620     4.420    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.684     5.472    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.420ns  (logic 1.604ns (36.285%)  route 2.816ns (63.715%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.472ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=6, routed)           2.196     3.676    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[1]
    SLICE_X111Y91        LUT6 (Prop_lut6_I2_O)        0.124     3.800 r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1/O
                         net (fo=32, routed)          0.620     4.420    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer[31]_i_1_n_0
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.684     5.472    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X111Y89        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.932ns  (logic 0.236ns (25.266%)  route 0.697ns (74.734%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          0.697     0.932    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[0]
    SLICE_X112Y92        FDCE                                         f  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.907     2.274    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y92        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[15]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.236ns (24.438%)  route 0.728ns (75.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          0.728     0.964    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[0]
    SLICE_X112Y94        FDCE                                         f  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.908     2.275    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y94        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[22]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.236ns (24.438%)  route 0.728ns (75.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          0.728     0.964    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[0]
    SLICE_X112Y94        FDCE                                         f  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.908     2.275    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y94        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[23]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.236ns (24.438%)  route 0.728ns (75.562%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          0.728     0.964    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[0]
    SLICE_X112Y94        FDCE                                         f  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.908     2.275    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y94        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[26]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.236ns (23.636%)  route 0.761ns (76.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          0.761     0.996    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[0]
    SLICE_X112Y91        FDCE                                         f  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.907     2.274    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.996ns  (logic 0.236ns (23.636%)  route 0.761ns (76.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          0.761     0.996    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[0]
    SLICE_X112Y91        FDPE                                         f  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.907     2.274    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X112Y91        FDPE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/light_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.236ns (22.039%)  route 0.833ns (77.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          0.833     1.069    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[0]
    SLICE_X109Y91        FDCE                                         f  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.904     2.271    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X109Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[10]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.236ns (22.039%)  route 0.833ns (77.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          0.833     1.069    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[0]
    SLICE_X109Y91        FDCE                                         f  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.904     2.271    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X109Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[11]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.236ns (22.039%)  route 0.833ns (77.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          0.833     1.069    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[0]
    SLICE_X109Y91        FDCE                                         f  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.904     2.271    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X109Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[12]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.236ns (22.039%)  route 0.833ns (77.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  sw_IBUF[0]_inst/O
                         net (fo=38, routed)          0.833     1.069    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/sw_IBUF[0]
    SLICE_X109Y91        FDCE                                         f  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.904     2.271    u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/CLK
    SLICE_X109Y91        FDCE                                         r  u_sgdh_traffic_light_top_0/u_sgdh_traffic_light_core_0/timer_reg[9]/C





