// Seed: 823022820
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  assign module_1.type_2 = 0;
  assign id_1 = 1;
endmodule
macromodule module_1 (
    output tri1 id_0#(.id_19(1))
    , id_20,
    input uwire id_1,
    input supply0 id_2,
    output wire id_3,
    output wor id_4,
    input tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    output wire id_8,
    input tri0 id_9,
    output uwire id_10,
    input tri id_11,
    output supply1 id_12,
    output supply1 id_13,
    input wand id_14,
    output uwire id_15,
    output uwire id_16,
    output supply0 id_17
);
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_19
  );
  assign id_20 = id_19;
  xnor primCall (id_15, id_1, id_2, id_9, id_5, id_19, id_11, id_14, id_20, id_21, id_7);
endmodule
