{
  "module_name": "smu11_driver_if.h",
  "hash_id": "f06fce61ce5ebdbaaf2d7a163d45cb2cf8a13faa9243a7d5d22df938b2aefc70",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/smu11_driver_if.h",
  "human_readable_source": " \n\n#ifndef SMU11_DRIVER_IF_H\n#define SMU11_DRIVER_IF_H\n\n\n\n\n\n\n\n\n#define PPTABLE_V20_SMU_VERSION 3\n\n#define NUM_GFXCLK_DPM_LEVELS  16\n#define NUM_VCLK_DPM_LEVELS    8\n#define NUM_DCLK_DPM_LEVELS    8\n#define NUM_ECLK_DPM_LEVELS    8\n#define NUM_MP0CLK_DPM_LEVELS  2\n#define NUM_SOCCLK_DPM_LEVELS  8\n#define NUM_UCLK_DPM_LEVELS    4\n#define NUM_FCLK_DPM_LEVELS    8\n#define NUM_DCEFCLK_DPM_LEVELS 8\n#define NUM_DISPCLK_DPM_LEVELS 8\n#define NUM_PIXCLK_DPM_LEVELS  8\n#define NUM_PHYCLK_DPM_LEVELS  8\n#define NUM_LINK_LEVELS        2\n#define NUM_XGMI_LEVELS        2\n\n#define MAX_GFXCLK_DPM_LEVEL  (NUM_GFXCLK_DPM_LEVELS  - 1)\n#define MAX_VCLK_DPM_LEVEL    (NUM_VCLK_DPM_LEVELS    - 1)\n#define MAX_DCLK_DPM_LEVEL    (NUM_DCLK_DPM_LEVELS    - 1)\n#define MAX_ECLK_DPM_LEVEL    (NUM_ECLK_DPM_LEVELS    - 1)\n#define MAX_MP0CLK_DPM_LEVEL  (NUM_MP0CLK_DPM_LEVELS  - 1)\n#define MAX_SOCCLK_DPM_LEVEL  (NUM_SOCCLK_DPM_LEVELS  - 1)\n#define MAX_UCLK_DPM_LEVEL    (NUM_UCLK_DPM_LEVELS    - 1)\n#define MAX_FCLK_DPM_LEVEL    (NUM_FCLK_DPM_LEVELS    - 1)\n#define MAX_DCEFCLK_DPM_LEVEL (NUM_DCEFCLK_DPM_LEVELS - 1)\n#define MAX_DISPCLK_DPM_LEVEL (NUM_DISPCLK_DPM_LEVELS - 1)\n#define MAX_PIXCLK_DPM_LEVEL  (NUM_PIXCLK_DPM_LEVELS  - 1)\n#define MAX_PHYCLK_DPM_LEVEL  (NUM_PHYCLK_DPM_LEVELS  - 1)\n#define MAX_LINK_LEVEL        (NUM_LINK_LEVELS        - 1)\n#define MAX_XGMI_LEVEL        (NUM_XGMI_LEVELS        - 1)\n\n#define PPSMC_GeminiModeNone   0\n#define PPSMC_GeminiModeMaster 1\n#define PPSMC_GeminiModeSlave  2\n\n\n#define FEATURE_DPM_PREFETCHER_BIT      0\n#define FEATURE_DPM_GFXCLK_BIT          1\n#define FEATURE_DPM_UCLK_BIT            2\n#define FEATURE_DPM_SOCCLK_BIT          3\n#define FEATURE_DPM_UVD_BIT             4\n#define FEATURE_DPM_VCE_BIT             5\n#define FEATURE_ULV_BIT                 6\n#define FEATURE_DPM_MP0CLK_BIT          7\n#define FEATURE_DPM_LINK_BIT            8\n#define FEATURE_DPM_DCEFCLK_BIT         9\n#define FEATURE_DS_GFXCLK_BIT           10\n#define FEATURE_DS_SOCCLK_BIT           11\n#define FEATURE_DS_LCLK_BIT             12\n#define FEATURE_PPT_BIT                 13\n#define FEATURE_TDC_BIT                 14\n#define FEATURE_THERMAL_BIT             15\n#define FEATURE_GFX_PER_CU_CG_BIT       16\n#define FEATURE_RM_BIT                  17\n#define FEATURE_DS_DCEFCLK_BIT          18\n#define FEATURE_ACDC_BIT                19\n#define FEATURE_VR0HOT_BIT              20\n#define FEATURE_VR1HOT_BIT              21\n#define FEATURE_FW_CTF_BIT              22\n#define FEATURE_LED_DISPLAY_BIT         23\n#define FEATURE_FAN_CONTROL_BIT         24\n#define FEATURE_GFX_EDC_BIT             25\n#define FEATURE_GFXOFF_BIT              26\n#define FEATURE_CG_BIT                  27\n#define FEATURE_DPM_FCLK_BIT            28\n#define FEATURE_DS_FCLK_BIT             29\n#define FEATURE_DS_MP1CLK_BIT           30\n#define FEATURE_DS_MP0CLK_BIT           31\n#define FEATURE_XGMI_BIT                32\n#define FEATURE_ECC_BIT                 33\n#define FEATURE_SPARE_34_BIT            34\n#define FEATURE_SPARE_35_BIT            35\n#define FEATURE_SPARE_36_BIT            36\n#define FEATURE_SPARE_37_BIT            37\n#define FEATURE_SPARE_38_BIT            38\n#define FEATURE_SPARE_39_BIT            39\n#define FEATURE_SPARE_40_BIT            40\n#define FEATURE_SPARE_41_BIT            41\n#define FEATURE_SPARE_42_BIT            42\n#define FEATURE_SPARE_43_BIT            43\n#define FEATURE_SPARE_44_BIT            44\n#define FEATURE_SPARE_45_BIT            45\n#define FEATURE_SPARE_46_BIT            46\n#define FEATURE_SPARE_47_BIT            47\n#define FEATURE_SPARE_48_BIT            48\n#define FEATURE_SPARE_49_BIT            49\n#define FEATURE_SPARE_50_BIT            50\n#define FEATURE_SPARE_51_BIT            51\n#define FEATURE_SPARE_52_BIT            52\n#define FEATURE_SPARE_53_BIT            53\n#define FEATURE_SPARE_54_BIT            54\n#define FEATURE_SPARE_55_BIT            55\n#define FEATURE_SPARE_56_BIT            56\n#define FEATURE_SPARE_57_BIT            57\n#define FEATURE_SPARE_58_BIT            58\n#define FEATURE_SPARE_59_BIT            59\n#define FEATURE_SPARE_60_BIT            60\n#define FEATURE_SPARE_61_BIT            61\n#define FEATURE_SPARE_62_BIT            62\n#define FEATURE_SPARE_63_BIT            63\n\n#define NUM_FEATURES                    64\n\n#define FEATURE_DPM_PREFETCHER_MASK     (1 << FEATURE_DPM_PREFETCHER_BIT     )\n#define FEATURE_DPM_GFXCLK_MASK         (1 << FEATURE_DPM_GFXCLK_BIT         )\n#define FEATURE_DPM_UCLK_MASK           (1 << FEATURE_DPM_UCLK_BIT           )\n#define FEATURE_DPM_SOCCLK_MASK         (1 << FEATURE_DPM_SOCCLK_BIT         )\n#define FEATURE_DPM_UVD_MASK            (1 << FEATURE_DPM_UVD_BIT            )\n#define FEATURE_DPM_VCE_MASK            (1 << FEATURE_DPM_VCE_BIT            )\n#define FEATURE_ULV_MASK                (1 << FEATURE_ULV_BIT                )\n#define FEATURE_DPM_MP0CLK_MASK         (1 << FEATURE_DPM_MP0CLK_BIT         )\n#define FEATURE_DPM_LINK_MASK           (1 << FEATURE_DPM_LINK_BIT           )\n#define FEATURE_DPM_DCEFCLK_MASK        (1 << FEATURE_DPM_DCEFCLK_BIT        )\n#define FEATURE_DS_GFXCLK_MASK          (1 << FEATURE_DS_GFXCLK_BIT          )\n#define FEATURE_DS_SOCCLK_MASK          (1 << FEATURE_DS_SOCCLK_BIT          )\n#define FEATURE_DS_LCLK_MASK            (1 << FEATURE_DS_LCLK_BIT            )\n#define FEATURE_PPT_MASK                (1 << FEATURE_PPT_BIT                )\n#define FEATURE_TDC_MASK                (1 << FEATURE_TDC_BIT                )\n#define FEATURE_THERMAL_MASK            (1 << FEATURE_THERMAL_BIT            )\n#define FEATURE_GFX_PER_CU_CG_MASK      (1 << FEATURE_GFX_PER_CU_CG_BIT      )\n#define FEATURE_RM_MASK                 (1 << FEATURE_RM_BIT                 )\n#define FEATURE_DS_DCEFCLK_MASK         (1 << FEATURE_DS_DCEFCLK_BIT         )\n#define FEATURE_ACDC_MASK               (1 << FEATURE_ACDC_BIT               )\n#define FEATURE_VR0HOT_MASK             (1 << FEATURE_VR0HOT_BIT             )\n#define FEATURE_VR1HOT_MASK             (1 << FEATURE_VR1HOT_BIT             )\n#define FEATURE_FW_CTF_MASK             (1 << FEATURE_FW_CTF_BIT             )\n#define FEATURE_LED_DISPLAY_MASK        (1 << FEATURE_LED_DISPLAY_BIT        )\n#define FEATURE_FAN_CONTROL_MASK        (1 << FEATURE_FAN_CONTROL_BIT        )\n#define FEATURE_GFX_EDC_MASK            (1 << FEATURE_GFX_EDC_BIT            )\n#define FEATURE_GFXOFF_MASK             (1 << FEATURE_GFXOFF_BIT             )\n#define FEATURE_CG_MASK                 (1 << FEATURE_CG_BIT                 )\n#define FEATURE_DPM_FCLK_MASK           (1 << FEATURE_DPM_FCLK_BIT           )\n#define FEATURE_DS_FCLK_MASK            (1 << FEATURE_DS_FCLK_BIT            )\n#define FEATURE_DS_MP1CLK_MASK          (1 << FEATURE_DS_MP1CLK_BIT          )\n#define FEATURE_DS_MP0CLK_MASK          (1 << FEATURE_DS_MP0CLK_BIT          )\n#define FEATURE_XGMI_MASK               (1ULL << FEATURE_XGMI_BIT               )\n#define FEATURE_ECC_MASK                (1ULL << FEATURE_ECC_BIT                )\n\n#define DPM_OVERRIDE_DISABLE_SOCCLK_PID             0x00000001\n#define DPM_OVERRIDE_DISABLE_UCLK_PID               0x00000002\n#define DPM_OVERRIDE_ENABLE_VOLT_LINK_UVD_SOCCLK    0x00000004\n#define DPM_OVERRIDE_ENABLE_VOLT_LINK_UVD_UCLK      0x00000008\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_VCLK_SOCCLK   0x00000010\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_VCLK_UCLK     0x00000020\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_DCLK_SOCCLK   0x00000040\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_DCLK_UCLK     0x00000080\n#define DPM_OVERRIDE_ENABLE_VOLT_LINK_VCE_SOCCLK    0x00000100\n#define DPM_OVERRIDE_ENABLE_VOLT_LINK_VCE_UCLK      0x00000200\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_ECLK_SOCCLK   0x00000400\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_ECLK_UCLK     0x00000800\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_GFXCLK_SOCCLK 0x00001000\n#define DPM_OVERRIDE_ENABLE_FREQ_LINK_GFXCLK_UCLK   0x00002000\n#define DPM_OVERRIDE_ENABLE_GFXOFF_GFXCLK_SWITCH    0x00004000\n#define DPM_OVERRIDE_ENABLE_GFXOFF_SOCCLK_SWITCH    0x00008000\n#define DPM_OVERRIDE_ENABLE_GFXOFF_UCLK_SWITCH      0x00010000\n#define DPM_OVERRIDE_ENABLE_GFXOFF_FCLK_SWITCH      0x00020000\n\n#define I2C_CONTROLLER_ENABLED     1\n#define I2C_CONTROLLER_DISABLED    0\n\n#define VR_MAPPING_VR_SELECT_MASK  0x01\n#define VR_MAPPING_VR_SELECT_SHIFT 0x00\n\n#define VR_MAPPING_PLANE_SELECT_MASK  0x02\n#define VR_MAPPING_PLANE_SELECT_SHIFT 0x01\n\n\n#define PSI_SEL_VR0_PLANE0_PSI0  0x01\n#define PSI_SEL_VR0_PLANE0_PSI1  0x02\n#define PSI_SEL_VR0_PLANE1_PSI0  0x04\n#define PSI_SEL_VR0_PLANE1_PSI1  0x08\n#define PSI_SEL_VR1_PLANE0_PSI0  0x10\n#define PSI_SEL_VR1_PLANE0_PSI1  0x20\n#define PSI_SEL_VR1_PLANE1_PSI0  0x40\n#define PSI_SEL_VR1_PLANE1_PSI1  0x80\n\n\n#define THROTTLER_STATUS_PADDING_BIT      0\n#define THROTTLER_STATUS_TEMP_EDGE_BIT    1\n#define THROTTLER_STATUS_TEMP_HOTSPOT_BIT 2\n#define THROTTLER_STATUS_TEMP_HBM_BIT     3\n#define THROTTLER_STATUS_TEMP_VR_GFX_BIT  4\n#define THROTTLER_STATUS_TEMP_VR_SOC_BIT  5\n#define THROTTLER_STATUS_TEMP_VR_MEM0_BIT 6\n#define THROTTLER_STATUS_TEMP_VR_MEM1_BIT 7\n#define THROTTLER_STATUS_TEMP_LIQUID_BIT  8\n#define THROTTLER_STATUS_TEMP_PLX_BIT     9\n#define THROTTLER_STATUS_TEMP_SKIN_BIT    10\n#define THROTTLER_STATUS_TDC_GFX_BIT      11\n#define THROTTLER_STATUS_TDC_SOC_BIT      12\n#define THROTTLER_STATUS_PPT_BIT          13\n#define THROTTLER_STATUS_FIT_BIT          14\n#define THROTTLER_STATUS_PPM_BIT          15\n\n\n#define TABLE_TRANSFER_OK         0x0\n#define TABLE_TRANSFER_FAILED     0xFF\n\n\n#define WORKLOAD_DEFAULT_BIT              0\n#define WORKLOAD_PPLIB_FULL_SCREEN_3D_BIT 1\n#define WORKLOAD_PPLIB_POWER_SAVING_BIT   2\n#define WORKLOAD_PPLIB_VIDEO_BIT          3\n#define WORKLOAD_PPLIB_VR_BIT             4\n#define WORKLOAD_PPLIB_COMPUTE_BIT        5\n#define WORKLOAD_PPLIB_CUSTOM_BIT         6\n#define WORKLOAD_PPLIB_COUNT              7\n\n\n#define XGMI_STATE_D0 1\n#define XGMI_STATE_D3 0\n\ntypedef enum {\n  I2C_CONTROLLER_PORT_0 = 0,\n  I2C_CONTROLLER_PORT_1 = 1,\n} I2cControllerPort_e;\n\ntypedef enum {\n  I2C_CONTROLLER_NAME_VR_GFX = 0,\n  I2C_CONTROLLER_NAME_VR_SOC,\n  I2C_CONTROLLER_NAME_VR_VDDCI,\n  I2C_CONTROLLER_NAME_VR_HBM,\n  I2C_CONTROLLER_NAME_LIQUID_0,\n  I2C_CONTROLLER_NAME_LIQUID_1,\n  I2C_CONTROLLER_NAME_PLX,\n  I2C_CONTROLLER_NAME_COUNT,\n} I2cControllerName_e;\n\ntypedef enum {\n  I2C_CONTROLLER_THROTTLER_TYPE_NONE = 0,\n  I2C_CONTROLLER_THROTTLER_VR_GFX,\n  I2C_CONTROLLER_THROTTLER_VR_SOC,\n  I2C_CONTROLLER_THROTTLER_VR_VDDCI,\n  I2C_CONTROLLER_THROTTLER_VR_HBM,\n  I2C_CONTROLLER_THROTTLER_LIQUID_0,\n  I2C_CONTROLLER_THROTTLER_LIQUID_1,\n  I2C_CONTROLLER_THROTTLER_PLX,\n} I2cControllerThrottler_e;\n\ntypedef enum {\n  I2C_CONTROLLER_PROTOCOL_VR_XPDE132G5,\n  I2C_CONTROLLER_PROTOCOL_VR_IR35217,\n  I2C_CONTROLLER_PROTOCOL_TMP_TMP102A,\n  I2C_CONTROLLER_PROTOCOL_SPARE_0,\n  I2C_CONTROLLER_PROTOCOL_SPARE_1,\n  I2C_CONTROLLER_PROTOCOL_SPARE_2,\n} I2cControllerProtocol_e;\n\ntypedef enum {\n  I2C_CONTROLLER_SPEED_SLOW = 0,\n  I2C_CONTROLLER_SPEED_FAST = 1,\n} I2cControllerSpeed_e;\n\ntypedef struct {\n  uint32_t Enabled;\n  uint32_t SlaveAddress;\n  uint32_t ControllerPort;\n  uint32_t ControllerName;\n\n  uint32_t ThermalThrottler;\n  uint32_t I2cProtocol;\n  uint32_t I2cSpeed;\n} I2cControllerConfig_t;\n\ntypedef struct {\n  uint32_t a;\n  uint32_t b;\n  uint32_t c;\n} QuadraticInt_t;\n\ntypedef struct {\n  uint32_t m;\n  uint32_t b;\n} LinearInt_t;\n\ntypedef struct {\n  uint32_t a;\n  uint32_t b;\n  uint32_t c;\n} DroopInt_t;\n\ntypedef enum {\n  PPCLK_GFXCLK,\n  PPCLK_VCLK,\n  PPCLK_DCLK,\n  PPCLK_ECLK,\n  PPCLK_SOCCLK,\n  PPCLK_UCLK,\n  PPCLK_DCEFCLK,\n  PPCLK_DISPCLK,\n  PPCLK_PIXCLK,\n  PPCLK_PHYCLK,\n  PPCLK_FCLK,\n  PPCLK_COUNT,\n} PPCLK_e;\n\ntypedef enum {\n  POWER_SOURCE_AC,\n  POWER_SOURCE_DC,\n  POWER_SOURCE_COUNT,\n} POWER_SOURCE_e;\n\ntypedef enum {\n  VOLTAGE_MODE_AVFS = 0,\n  VOLTAGE_MODE_AVFS_SS,\n  VOLTAGE_MODE_SS,\n  VOLTAGE_MODE_COUNT,\n} VOLTAGE_MODE_e;\n\n\ntypedef enum {\n  AVFS_VOLTAGE_GFX = 0,\n  AVFS_VOLTAGE_SOC,\n  AVFS_VOLTAGE_COUNT,\n} AVFS_VOLTAGE_TYPE_e;\n\n\ntypedef struct {\n  uint8_t        VoltageMode;\n  uint8_t        SnapToDiscrete;\n  uint8_t        NumDiscreteLevels;\n  uint8_t        padding;\n  LinearInt_t    ConversionToAvfsClk;\n  QuadraticInt_t SsCurve;\n} DpmDescriptor_t;\n\n#pragma pack(push, 1)\ntypedef struct {\n  uint32_t Version;\n\n\n  uint32_t FeaturesToRun[2];\n\n\n  uint16_t SocketPowerLimitAc0;\n  uint16_t SocketPowerLimitAc0Tau;\n  uint16_t SocketPowerLimitAc1;\n  uint16_t SocketPowerLimitAc1Tau;\n  uint16_t SocketPowerLimitAc2;\n  uint16_t SocketPowerLimitAc2Tau;\n  uint16_t SocketPowerLimitAc3;\n  uint16_t SocketPowerLimitAc3Tau;\n  uint16_t SocketPowerLimitDc;\n  uint16_t SocketPowerLimitDcTau;\n  uint16_t TdcLimitSoc;\n  uint16_t TdcLimitSocTau;\n  uint16_t TdcLimitGfx;\n  uint16_t TdcLimitGfxTau;\n\n  uint16_t TedgeLimit;\n  uint16_t ThotspotLimit;\n  uint16_t ThbmLimit;\n  uint16_t Tvr_gfxLimit;\n  uint16_t Tvr_memLimit;\n  uint16_t Tliquid1Limit;\n  uint16_t Tliquid2Limit;\n  uint16_t TplxLimit;\n  uint32_t FitLimit;\n\n  uint16_t PpmPowerLimit;\n  uint16_t PpmTemperatureThreshold;\n\n  uint8_t  MemoryOnPackage;\n  uint8_t  padding8_limits;\n  uint16_t Tvr_SocLimit;\n\n  uint16_t  UlvVoltageOffsetSoc;\n  uint16_t  UlvVoltageOffsetGfx;\n\n  uint8_t  UlvSmnclkDid;\n  uint8_t  UlvMp1clkDid;\n  uint8_t  UlvGfxclkBypass;\n  uint8_t  Padding234;\n\n\n  uint16_t     MinVoltageGfx;\n  uint16_t     MinVoltageSoc;\n  uint16_t     MaxVoltageGfx;\n  uint16_t     MaxVoltageSoc;\n\n  uint16_t     LoadLineResistanceGfx;\n  uint16_t     LoadLineResistanceSoc;\n\n  DpmDescriptor_t DpmDescriptor[PPCLK_COUNT];\n\n  uint16_t       FreqTableGfx      [NUM_GFXCLK_DPM_LEVELS  ];\n  uint16_t       FreqTableVclk     [NUM_VCLK_DPM_LEVELS    ];\n  uint16_t       FreqTableDclk     [NUM_DCLK_DPM_LEVELS    ];\n  uint16_t       FreqTableEclk     [NUM_ECLK_DPM_LEVELS    ];\n  uint16_t       FreqTableSocclk   [NUM_SOCCLK_DPM_LEVELS  ];\n  uint16_t       FreqTableUclk     [NUM_UCLK_DPM_LEVELS    ];\n  uint16_t       FreqTableFclk     [NUM_FCLK_DPM_LEVELS    ];\n  uint16_t       FreqTableDcefclk  [NUM_DCEFCLK_DPM_LEVELS ];\n  uint16_t       FreqTableDispclk  [NUM_DISPCLK_DPM_LEVELS ];\n  uint16_t       FreqTablePixclk   [NUM_PIXCLK_DPM_LEVELS  ];\n  uint16_t       FreqTablePhyclk   [NUM_PHYCLK_DPM_LEVELS  ];\n\n  uint16_t       DcModeMaxFreq     [PPCLK_COUNT            ];\n  uint16_t       Padding8_Clks;\n\n  uint16_t       Mp0clkFreq        [NUM_MP0CLK_DPM_LEVELS];\n  uint16_t       Mp0DpmVoltage     [NUM_MP0CLK_DPM_LEVELS];\n\n\n  uint16_t        GfxclkFidle;\n  uint16_t        GfxclkSlewRate;\n  uint16_t        CksEnableFreq;\n  uint16_t        Padding789;\n  QuadraticInt_t  CksVoltageOffset;\n  uint8_t         Padding567[4];\n  uint16_t        GfxclkDsMaxFreq;\n  uint8_t         GfxclkSource;\n  uint8_t         Padding456;\n\n  uint8_t      LowestUclkReservedForUlv;\n  uint8_t      Padding8_Uclk[3];\n\n\n  uint8_t      PcieGenSpeed[NUM_LINK_LEVELS];\n  uint8_t      PcieLaneCount[NUM_LINK_LEVELS];\n  uint16_t     LclkFreq[NUM_LINK_LEVELS];\n\n\n  uint16_t     EnableTdpm;\n  uint16_t     TdpmHighHystTemperature;\n  uint16_t     TdpmLowHystTemperature;\n  uint16_t     GfxclkFreqHighTempLimit;\n\n\n  uint16_t     FanStopTemp;\n  uint16_t     FanStartTemp;\n\n  uint16_t     FanGainEdge;\n  uint16_t     FanGainHotspot;\n  uint16_t     FanGainLiquid;\n  uint16_t     FanGainVrGfx;\n  uint16_t     FanGainVrSoc;\n  uint16_t     FanGainPlx;\n  uint16_t     FanGainHbm;\n  uint16_t     FanPwmMin;\n  uint16_t     FanAcousticLimitRpm;\n  uint16_t     FanThrottlingRpm;\n  uint16_t     FanMaximumRpm;\n  uint16_t     FanTargetTemperature;\n  uint16_t     FanTargetGfxclk;\n  uint8_t      FanZeroRpmEnable;\n  uint8_t      FanTachEdgePerRev;\n\n\n\n  int16_t      FuzzyFan_ErrorSetDelta;\n  int16_t      FuzzyFan_ErrorRateSetDelta;\n  int16_t      FuzzyFan_PwmSetDelta;\n  uint16_t     FuzzyFan_Reserved;\n\n\n  uint8_t           OverrideAvfsGb[AVFS_VOLTAGE_COUNT];\n  uint8_t           Padding8_Avfs[2];\n\n  QuadraticInt_t    qAvfsGb[AVFS_VOLTAGE_COUNT];\n  DroopInt_t        dBtcGbGfxCksOn;\n  DroopInt_t        dBtcGbGfxCksOff;\n  DroopInt_t        dBtcGbGfxAfll;\n  DroopInt_t        dBtcGbSoc;\n  LinearInt_t       qAgingGb[AVFS_VOLTAGE_COUNT];\n\n  QuadraticInt_t    qStaticVoltageOffset[AVFS_VOLTAGE_COUNT];\n\n  uint16_t          DcTol[AVFS_VOLTAGE_COUNT];\n\n  uint8_t           DcBtcEnabled[AVFS_VOLTAGE_COUNT];\n  uint8_t           Padding8_GfxBtc[2];\n\n  int16_t           DcBtcMin[AVFS_VOLTAGE_COUNT];\n  uint16_t          DcBtcMax[AVFS_VOLTAGE_COUNT];\n\n\n  uint8_t           XgmiLinkSpeed   [NUM_XGMI_LEVELS];\n  uint8_t           XgmiLinkWidth   [NUM_XGMI_LEVELS];\n  uint16_t          XgmiFclkFreq    [NUM_XGMI_LEVELS];\n  uint16_t          XgmiUclkFreq    [NUM_XGMI_LEVELS];\n  uint16_t          XgmiSocclkFreq  [NUM_XGMI_LEVELS];\n  uint16_t          XgmiSocVoltage  [NUM_XGMI_LEVELS];\n\n  uint32_t          DebugOverrides;\n  QuadraticInt_t    ReservedEquation0;\n  QuadraticInt_t    ReservedEquation1;\n  QuadraticInt_t    ReservedEquation2;\n  QuadraticInt_t    ReservedEquation3;\n\n  uint16_t     MinVoltageUlvGfx;\n  uint16_t     MinVoltageUlvSoc;\n\n  uint16_t     MGpuFanBoostLimitRpm;\n  uint16_t     padding16_Fan;\n\n  uint16_t     FanGainVrMem0;\n  uint16_t     FanGainVrMem1;\n\n  uint16_t     DcBtcGb[AVFS_VOLTAGE_COUNT];\n\n  uint32_t     Reserved[11];\n\n  uint32_t     Padding32[3];\n\n  uint16_t     MaxVoltageStepGfx;\n  uint16_t     MaxVoltageStepSoc;\n\n  uint8_t      VddGfxVrMapping;\n  uint8_t      VddSocVrMapping;\n  uint8_t      VddMem0VrMapping;\n  uint8_t      VddMem1VrMapping;\n\n  uint8_t      GfxUlvPhaseSheddingMask;\n  uint8_t      SocUlvPhaseSheddingMask;\n  uint8_t      ExternalSensorPresent;\n  uint8_t      Padding8_V;\n\n\n  uint16_t     GfxMaxCurrent;\n  int8_t       GfxOffset;\n  uint8_t      Padding_TelemetryGfx;\n\n  uint16_t     SocMaxCurrent;\n  int8_t       SocOffset;\n  uint8_t      Padding_TelemetrySoc;\n\n  uint16_t     Mem0MaxCurrent;\n  int8_t       Mem0Offset;\n  uint8_t      Padding_TelemetryMem0;\n\n  uint16_t     Mem1MaxCurrent;\n  int8_t       Mem1Offset;\n  uint8_t      Padding_TelemetryMem1;\n\n\n  uint8_t      AcDcGpio;\n  uint8_t      AcDcPolarity;\n  uint8_t      VR0HotGpio;\n  uint8_t      VR0HotPolarity;\n\n  uint8_t      VR1HotGpio;\n  uint8_t      VR1HotPolarity;\n  uint8_t      Padding1;\n  uint8_t      Padding2;\n\n\n\n  uint8_t      LedPin0;\n  uint8_t      LedPin1;\n  uint8_t      LedPin2;\n  uint8_t      padding8_4;\n\n\n  uint8_t      PllGfxclkSpreadEnabled;\n  uint8_t      PllGfxclkSpreadPercent;\n  uint16_t     PllGfxclkSpreadFreq;\n\n  uint8_t      UclkSpreadEnabled;\n  uint8_t      UclkSpreadPercent;\n  uint16_t     UclkSpreadFreq;\n\n  uint8_t      FclkSpreadEnabled;\n  uint8_t      FclkSpreadPercent;\n  uint16_t     FclkSpreadFreq;\n\n  uint8_t      FllGfxclkSpreadEnabled;\n  uint8_t      FllGfxclkSpreadPercent;\n  uint16_t     FllGfxclkSpreadFreq;\n\n  I2cControllerConfig_t I2cControllers[I2C_CONTROLLER_NAME_COUNT];\n\n  uint32_t     BoardReserved[10];\n\n\n  uint32_t     MmHubPadding[8];\n\n} PPTable_t;\n#pragma pack(pop)\n\ntypedef struct {\n\n  uint16_t     GfxclkAverageLpfTau;\n  uint16_t     SocclkAverageLpfTau;\n  uint16_t     UclkAverageLpfTau;\n  uint16_t     GfxActivityLpfTau;\n  uint16_t     UclkActivityLpfTau;\n  uint16_t     SocketPowerLpfTau;\n\n\n  uint32_t     MmHubPadding[8];\n} DriverSmuConfig_t;\n\ntypedef struct {\n\n  uint16_t      GfxclkFmin;\n  uint16_t      GfxclkFmax;\n  uint16_t      GfxclkFreq1;\n  uint16_t      GfxclkVolt1;\n  uint16_t      GfxclkFreq2;\n  uint16_t      GfxclkVolt2;\n  uint16_t      GfxclkFreq3;\n  uint16_t      GfxclkVolt3;\n  uint16_t      UclkFmax;\n  int16_t       OverDrivePct;\n  uint16_t      FanMaximumRpm;\n  uint16_t      FanMinimumPwm;\n  uint16_t      FanTargetTemperature;\n  uint16_t      MaxOpTemp;\n  uint16_t      FanZeroRpmEnable;\n  uint16_t      Padding;\n\n} OverDriveTable_t;\n\ntypedef struct {\n  uint16_t CurrClock[PPCLK_COUNT];\n  uint16_t AverageGfxclkFrequency;\n  uint16_t AverageSocclkFrequency;\n  uint16_t AverageUclkFrequency  ;\n  uint16_t AverageGfxActivity    ;\n  uint16_t AverageUclkActivity   ;\n  uint8_t  CurrSocVoltageOffset  ;\n  uint8_t  CurrGfxVoltageOffset  ;\n  uint8_t  CurrMemVidOffset      ;\n  uint8_t  Padding8              ;\n  uint16_t CurrSocketPower       ;\n  uint16_t TemperatureEdge       ;\n  uint16_t TemperatureHotspot    ;\n  uint16_t TemperatureHBM        ;\n  uint16_t TemperatureVrGfx      ;\n  uint16_t TemperatureVrSoc      ;\n  uint16_t TemperatureVrMem0     ;\n  uint16_t TemperatureVrMem1     ;\n  uint16_t TemperatureLiquid     ;\n  uint16_t TemperaturePlx        ;\n  uint32_t ThrottlerStatus       ;\n\n  uint8_t  LinkDpmLevel;\n  uint16_t AverageSocketPower;\n  uint8_t  Padding;\n\n\n  uint32_t     MmHubPadding[7];\n} SmuMetrics_t;\n\ntypedef struct {\n  uint16_t MinClock;\n  uint16_t MaxClock;\n  uint16_t MinUclk;\n  uint16_t MaxUclk;\n\n  uint8_t  WmSetting;\n  uint8_t  Padding[3];\n} WatermarkRowGeneric_t;\n\n#define NUM_WM_RANGES 4\n\ntypedef enum {\n  WM_SOCCLK = 0,\n  WM_DCEFCLK,\n  WM_COUNT_PP,\n} WM_CLOCK_e;\n\ntypedef struct {\n\n  WatermarkRowGeneric_t WatermarkRow[WM_COUNT_PP][NUM_WM_RANGES];\n\n  uint32_t     MmHubPadding[7];\n} Watermarks_t;\n\ntypedef struct {\n  uint16_t avgPsmCount[45];\n  uint16_t minPsmCount[45];\n  float    avgPsmVoltage[45];\n  float    minPsmVoltage[45];\n\n  uint16_t avgScsPsmCount;\n  uint16_t minScsPsmCount;\n  float    avgScsPsmVoltage;\n  float    minScsPsmVoltage;\n\n\n  uint32_t MmHubPadding[6];\n} AvfsDebugTable_t;\n\ntypedef struct {\n  uint8_t  AvfsVersion;\n  uint8_t  AvfsEn[AVFS_VOLTAGE_COUNT];\n\n  uint8_t  OverrideVFT[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideAvfsGb[AVFS_VOLTAGE_COUNT];\n\n  uint8_t  OverrideTemperatures[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideVInversion[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideP2V[AVFS_VOLTAGE_COUNT];\n  uint8_t  OverrideP2VCharzFreq[AVFS_VOLTAGE_COUNT];\n\n  int32_t VFT0_m1[AVFS_VOLTAGE_COUNT];\n  int32_t VFT0_m2[AVFS_VOLTAGE_COUNT];\n  int32_t VFT0_b[AVFS_VOLTAGE_COUNT];\n\n  int32_t VFT1_m1[AVFS_VOLTAGE_COUNT];\n  int32_t VFT1_m2[AVFS_VOLTAGE_COUNT];\n  int32_t VFT1_b[AVFS_VOLTAGE_COUNT];\n\n  int32_t VFT2_m1[AVFS_VOLTAGE_COUNT];\n  int32_t VFT2_m2[AVFS_VOLTAGE_COUNT];\n  int32_t VFT2_b[AVFS_VOLTAGE_COUNT];\n\n  int32_t AvfsGb0_m1[AVFS_VOLTAGE_COUNT];\n  int32_t AvfsGb0_m2[AVFS_VOLTAGE_COUNT];\n  int32_t AvfsGb0_b[AVFS_VOLTAGE_COUNT];\n\n  int32_t AcBtcGb_m1[AVFS_VOLTAGE_COUNT];\n  int32_t AcBtcGb_m2[AVFS_VOLTAGE_COUNT];\n  int32_t AcBtcGb_b[AVFS_VOLTAGE_COUNT];\n\n  uint32_t AvfsTempCold[AVFS_VOLTAGE_COUNT];\n  uint32_t AvfsTempMid[AVFS_VOLTAGE_COUNT];\n  uint32_t AvfsTempHot[AVFS_VOLTAGE_COUNT];\n\n  uint32_t VInversion[AVFS_VOLTAGE_COUNT];\n\n\n  int32_t P2V_m1[AVFS_VOLTAGE_COUNT];\n  int32_t P2V_m2[AVFS_VOLTAGE_COUNT];\n  int32_t P2V_b[AVFS_VOLTAGE_COUNT];\n\n  uint32_t P2VCharzFreq[AVFS_VOLTAGE_COUNT];\n\n  uint32_t EnabledAvfsModules;\n\n  uint32_t MmHubPadding[7];\n} AvfsFuseOverride_t;\n\ntypedef struct {\n\n  uint8_t   Gfx_ActiveHystLimit;\n  uint8_t   Gfx_IdleHystLimit;\n  uint8_t   Gfx_FPS;\n  uint8_t   Gfx_MinActiveFreqType;\n  uint8_t   Gfx_BoosterFreqType; \n  uint8_t   Gfx_UseRlcBusy; \n  uint16_t  Gfx_MinActiveFreq;\n  uint16_t  Gfx_BoosterFreq;\n  uint16_t  Gfx_PD_Data_time_constant;\n  uint32_t  Gfx_PD_Data_limit_a;\n  uint32_t  Gfx_PD_Data_limit_b;\n  uint32_t  Gfx_PD_Data_limit_c;\n  uint32_t  Gfx_PD_Data_error_coeff;\n  uint32_t  Gfx_PD_Data_error_rate_coeff;\n\n  uint8_t   Soc_ActiveHystLimit;\n  uint8_t   Soc_IdleHystLimit;\n  uint8_t   Soc_FPS;\n  uint8_t   Soc_MinActiveFreqType;\n  uint8_t   Soc_BoosterFreqType; \n  uint8_t   Soc_UseRlcBusy;\n  uint16_t  Soc_MinActiveFreq;\n  uint16_t  Soc_BoosterFreq;\n  uint16_t  Soc_PD_Data_time_constant;\n  uint32_t  Soc_PD_Data_limit_a;\n  uint32_t  Soc_PD_Data_limit_b;\n  uint32_t  Soc_PD_Data_limit_c;\n  uint32_t  Soc_PD_Data_error_coeff;\n  uint32_t  Soc_PD_Data_error_rate_coeff;\n\n  uint8_t   Mem_ActiveHystLimit;\n  uint8_t   Mem_IdleHystLimit;\n  uint8_t   Mem_FPS;\n  uint8_t   Mem_MinActiveFreqType;\n  uint8_t   Mem_BoosterFreqType;\n  uint8_t   Mem_UseRlcBusy; \n  uint16_t  Mem_MinActiveFreq;\n  uint16_t  Mem_BoosterFreq;\n  uint16_t  Mem_PD_Data_time_constant;\n  uint32_t  Mem_PD_Data_limit_a;\n  uint32_t  Mem_PD_Data_limit_b;\n  uint32_t  Mem_PD_Data_limit_c;\n  uint32_t  Mem_PD_Data_error_coeff;\n  uint32_t  Mem_PD_Data_error_rate_coeff;\n\n  uint8_t   Fclk_ActiveHystLimit;\n  uint8_t   Fclk_IdleHystLimit;\n  uint8_t   Fclk_FPS;\n  uint8_t   Fclk_MinActiveFreqType;\n  uint8_t   Fclk_BoosterFreqType;\n  uint8_t   Fclk_UseRlcBusy;\n  uint16_t  Fclk_MinActiveFreq;\n  uint16_t  Fclk_BoosterFreq;\n  uint16_t  Fclk_PD_Data_time_constant;\n  uint32_t  Fclk_PD_Data_limit_a;\n  uint32_t  Fclk_PD_Data_limit_b;\n  uint32_t  Fclk_PD_Data_limit_c;\n  uint32_t  Fclk_PD_Data_error_coeff;\n  uint32_t  Fclk_PD_Data_error_rate_coeff;\n\n} DpmActivityMonitorCoeffInt_t;\n\n#define TABLE_PPTABLE                 0\n#define TABLE_WATERMARKS              1\n#define TABLE_AVFS                    2\n#define TABLE_AVFS_PSM_DEBUG          3\n#define TABLE_AVFS_FUSE_OVERRIDE      4\n#define TABLE_PMSTATUSLOG             5\n#define TABLE_SMU_METRICS             6\n#define TABLE_DRIVER_SMU_CONFIG       7\n#define TABLE_ACTIVITY_MONITOR_COEFF  8\n#define TABLE_OVERDRIVE               9\n#define TABLE_COUNT                  10\n\n\n#define UCLK_SWITCH_SLOW 0\n#define UCLK_SWITCH_FAST 1\n\n\n#define SQ_Enable_MASK 0x1\n#define SQ_IR_MASK 0x2\n#define SQ_PCC_MASK 0x4\n#define SQ_EDC_MASK 0x8\n\n#define TCP_Enable_MASK 0x100\n#define TCP_IR_MASK 0x200\n#define TCP_PCC_MASK 0x400\n#define TCP_EDC_MASK 0x800\n\n#define TD_Enable_MASK 0x10000\n#define TD_IR_MASK 0x20000\n#define TD_PCC_MASK 0x40000\n#define TD_EDC_MASK 0x80000\n\n#define DB_Enable_MASK 0x1000000\n#define DB_IR_MASK 0x2000000\n#define DB_PCC_MASK 0x4000000\n#define DB_EDC_MASK 0x8000000\n\n#define SQ_Enable_SHIFT 0\n#define SQ_IR_SHIFT 1\n#define SQ_PCC_SHIFT 2\n#define SQ_EDC_SHIFT 3\n\n#define TCP_Enable_SHIFT 8\n#define TCP_IR_SHIFT 9\n#define TCP_PCC_SHIFT 10\n#define TCP_EDC_SHIFT 11\n\n#define TD_Enable_SHIFT 16\n#define TD_IR_SHIFT 17\n#define TD_PCC_SHIFT 18\n#define TD_EDC_SHIFT 19\n\n#define DB_Enable_SHIFT 24\n#define DB_IR_SHIFT 25\n#define DB_PCC_SHIFT 26\n#define DB_EDC_SHIFT 27\n\n#define REMOVE_FMAX_MARGIN_BIT     0x0\n#define REMOVE_DCTOL_MARGIN_BIT    0x1\n#define REMOVE_PLATFORM_MARGIN_BIT 0x2\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}