{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589032679934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589032679934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 09 15:57:59 2020 " "Processing started: Sat May 09 15:57:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589032679934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1589032679934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off synthi_top -c synthi_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1589032679934 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1589032680382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1589032680382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 midi_controller-rtl " "Found design unit 1: midi_controller-rtl" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687886 ""} { "Info" "ISGN_ENTITY_NAME" "1 midi_controller " "Found entity 1: midi_controller" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/tonegenerator/tone_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/tonegenerator/tone_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_generator-str " "Found design unit 1: tone_generator-str" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/toneGenerator/tone_generator.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687886 ""} { "Info" "ISGN_ENTITY_NAME" "1 tone_generator " "Found entity 1: tone_generator" {  } { { "../source/toneGenerator/tone_generator.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/toneGenerator/tone_generator.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/tonegenerator/tone_gen_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/tonegenerator/tone_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_gen_pkg " "Found design unit 1: tone_gen_pkg" {  } { { "../source/toneGenerator/tone_gen_pkg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/toneGenerator/tone_gen_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/tonegenerator/dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/tonegenerator/dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds-str " "Found design unit 1: dds-str" {  } { { "../source/toneGenerator/dds.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/toneGenerator/dds.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687886 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "../source/toneGenerator/dds.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/toneGenerator/dds.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/i2s/universal_shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/i2s/universal_shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 universal_shiftreg-rtl " "Found design unit 1: universal_shiftreg-rtl" {  } { { "../source/I2s/universal_shiftreg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/universal_shiftreg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687902 ""} { "Info" "ISGN_ENTITY_NAME" "1 universal_shiftreg " "Found entity 1: universal_shiftreg" {  } { { "../source/I2s/universal_shiftreg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/universal_shiftreg.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/i2s/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/i2s/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-rtl " "Found design unit 1: i2s_master-rtl" {  } { { "../source/I2s/i2s_master.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/i2s_master.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687902 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "../source/I2s/i2s_master.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/i2s_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/i2s/i2s_frame_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/i2s/i2s_frame_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_frame_generator-rtl " "Found design unit 1: i2s_frame_generator-rtl" {  } { { "../source/I2s/i2s_frame_generator.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/i2s_frame_generator.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687902 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_frame_generator " "Found entity 1: i2s_frame_generator" {  } { { "../source/I2s/i2s_frame_generator.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/I2s/i2s_frame_generator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/path_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/path_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 path_control-comb " "Found design unit 1: path_control-comb" {  } { { "../source/path_control.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/path_control.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687902 ""} { "Info" "ISGN_ENTITY_NAME" "1 path_control " "Found entity 1: path_control" {  } { { "../source/path_control.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/path_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/i2c/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/i2c/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "../source/i2c/i2c_slave_bfm.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/i2c/i2c_slave_bfm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687902 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "../source/i2c/i2c_slave_bfm.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/i2c/i2c_slave_bfm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/i2c/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687917 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c/i2c_master.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/i2c/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure/signal_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure/signal_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_checker-rtl " "Found design unit 1: signal_checker-rtl" {  } { { "../source/infrastructure/signal_checker.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/signal_checker.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687917 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_checker " "Found entity 1: signal_checker" {  } { { "../source/infrastructure/signal_checker.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/signal_checker.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/infrastructure/modulo_divider.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/modulo_divider.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687917 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/infrastructure/modulo_divider.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/modulo_divider.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure/clock_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure/clock_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_sync-rtl " "Found design unit 1: clock_sync-rtl" {  } { { "../source/infrastructure/clock_sync.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/clock_sync.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687917 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_sync " "Found entity 1: clock_sync" {  } { { "../source/infrastructure/clock_sync.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure/clock_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/uart_controller_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/uart_controller_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_controller_fsm-rtl " "Found design unit 1: uart_controller_fsm-rtl" {  } { { "../source/midi/uart_controller_fsm.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/uart_controller_fsm.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687917 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_controller_fsm " "Found entity 1: uart_controller_fsm" {  } { { "../source/midi/uart_controller_fsm.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/uart_controller_fsm.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/shiftreg_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/shiftreg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_uart-rtl " "Found design unit 1: shiftreg_uart-rtl" {  } { { "../source/midi/shiftreg_uart.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/shiftreg_uart.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687933 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_uart " "Found entity 1: shiftreg_uart" {  } { { "../source/midi/shiftreg_uart.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/shiftreg_uart.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/output_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/output_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_register-rtl " "Found design unit 1: output_register-rtl" {  } { { "../source/midi/output_register.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/output_register.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687933 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_register " "Found entity 1: output_register" {  } { { "../source/midi/output_register.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/output_register.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/flanken_detekt_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/flanken_detekt_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flanken_detekt_vhdl-rtl " "Found design unit 1: flanken_detekt_vhdl-rtl" {  } { { "../source/midi/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/flanken_detekt_vhdl.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687933 ""} { "Info" "ISGN_ENTITY_NAME" "1 flanken_detekt_vhdl " "Found entity 1: flanken_detekt_vhdl" {  } { { "../source/midi/flanken_detekt_vhdl.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/flanken_detekt_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/bus_hex2sevseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/bus_hex2sevseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_hex2sevseg-rtl " "Found design unit 1: bus_hex2sevseg-rtl" {  } { { "../source/midi/bus_hex2sevseg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/bus_hex2sevseg.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687933 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_hex2sevseg " "Found entity 1: bus_hex2sevseg" {  } { { "../source/midi/bus_hex2sevseg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/bus_hex2sevseg.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/midi/bit_counter.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/bit_counter.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687933 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/midi/bit_counter.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/bit_counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/baud_tick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/midi/baud_tick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_tick-rtl " "Found design unit 1: baud_tick-rtl" {  } { { "../source/midi/baud_tick.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/baud_tick.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687933 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_tick " "Found entity 1: baud_tick" {  } { { "../source/midi/baud_tick.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/baud_tick.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_top-bdf_type " "Found design unit 1: uart_top-bdf_type" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/uart_top.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687949 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../source/uart_top.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/uart_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-str " "Found design unit 1: synthi_top-str" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/synthi_top.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687949 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/synthi_top.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/reg_table_pkg.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687949 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/infrastructure.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/count_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/count_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_down-rtl " "Found design unit 1: count_down-rtl" {  } { { "../source/count_down.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/count_down.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687949 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_down " "Found entity 1: count_down" {  } { { "../source/count_down.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/count_down.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stefan/documents/digitaltechnik 2/synthi_project/source/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stefan/documents/digitaltechnik 2/synthi_project/source/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/codec_controller.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687964 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/codec_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/codec_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589032687964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1589032687964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "midi_controller " "Elaborating entity \"midi_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1589032688042 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_data_flag midi_controller.vhd(72) " "VHDL Process Statement warning at midi_controller.vhd(72): inferring latch(es) for signal or variable \"new_data_flag\", which holds its previous value in one or more paths through the process" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1589032688042 "|midi_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status_reg midi_controller.vhd(72) " "VHDL Process Statement warning at midi_controller.vhd(72): inferring latch(es) for signal or variable \"status_reg\", which holds its previous value in one or more paths through the process" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1589032688042 "|midi_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data1_reg midi_controller.vhd(72) " "VHDL Process Statement warning at midi_controller.vhd(72): inferring latch(es) for signal or variable \"data1_reg\", which holds its previous value in one or more paths through the process" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1589032688042 "|midi_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data2_reg midi_controller.vhd(72) " "VHDL Process Statement warning at midi_controller.vhd(72): inferring latch(es) for signal or variable \"data2_reg\", which holds its previous value in one or more paths through the process" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1589032688042 "|midi_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_data_flag midi_controller.vhd(97) " "VHDL Process Statement warning at midi_controller.vhd(97): inferring latch(es) for signal or variable \"new_data_flag\", which holds its previous value in one or more paths through the process" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1589032688042 "|midi_controller"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE midi_controller.vhd(207) " "VHDL warning at midi_controller.vhd(207): comparison between unequal length operands always returns FALSE" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 207 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1589032688058 "|midi_controller"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE midi_controller.vhd(209) " "VHDL warning at midi_controller.vhd(209): comparison between unequal length operands always returns FALSE" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 209 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1589032688058 "|midi_controller"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE midi_controller.vhd(230) " "VHDL warning at midi_controller.vhd(230): comparison between unequal length operands always returns FALSE" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 230 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Design Software" 0 -1 1589032688058 "|midi_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "note_available midi_controller.vhd(190) " "VHDL Process Statement warning at midi_controller.vhd(190): inferring latch(es) for signal or variable \"note_available\", which holds its previous value in one or more paths through the process" {  } { { "../source/midi/midi_controller.vhd" "" { Text "C:/Users/Stefan/Documents/Digitaltechnik 2/synthi_project/source/midi/midi_controller.vhd" 190 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1589032688058 "|midi_controller"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589032688243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 09 15:58:08 2020 " "Processing ended: Sat May 09 15:58:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589032688243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589032688243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589032688243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1589032688243 ""}
