uniphier_clk_gate	,	V_4
regmap	,	V_6
devm_kzalloc	,	F_11
parent_name	,	V_23
ENOMEM	,	V_19
data	,	V_14
flags	,	V_22
regmap_write_bits	,	F_3
bit	,	V_8
clk_init_data	,	V_15
uniphier_clk_gate_is_enabled	,	F_8
hw	,	V_2
uniphier_clk_register_gate	,	F_10
dev	,	V_11
reg	,	V_7
uniphier_clk_gate_disable	,	F_6
enable	,	V_3
pr_warn	,	F_7
uniphier_clk_gate_ops	,	V_21
uniphier_clk_gate_enable	,	F_5
uniphier_clk_gate_data	,	V_13
"is_enabled() may return wrong result\n"	,	L_2
uniphier_clk_gate_endisable	,	F_1
clk_hw	,	V_1
val	,	V_9
ret	,	V_17
init	,	V_16
devm_clk_hw_register	,	F_13
to_uniphier_clk_gate	,	F_2
regmap_read	,	F_9
"failed to disable clk\n"	,	L_1
BIT	,	F_4
num_parents	,	V_26
ops	,	V_20
parent_names	,	V_25
CLK_SET_RATE_PARENT	,	V_24
name	,	V_12
gate	,	V_5
GFP_KERNEL	,	V_18
device	,	V_10
ERR_PTR	,	F_12
