/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [21:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_1z[0] | ~(celloutsig_1_0z[1]);
  assign celloutsig_1_4z = celloutsig_1_2z | ~(celloutsig_1_3z[10]);
  assign celloutsig_1_5z = celloutsig_1_3z[10] | ~(celloutsig_1_0z[1]);
  assign celloutsig_1_6z = celloutsig_1_3z[10] | ~(celloutsig_1_1z[4]);
  assign celloutsig_1_9z = celloutsig_1_1z[5] | ~(celloutsig_1_0z[3]);
  assign celloutsig_1_17z = celloutsig_1_11z | ~(celloutsig_1_5z);
  assign celloutsig_0_1z = in_data[94] | ~(in_data[31]);
  assign celloutsig_0_22z = celloutsig_0_8z[1] | ~(celloutsig_0_21z[5]);
  assign celloutsig_0_23z = _00_ | ~(celloutsig_0_12z);
  assign celloutsig_0_36z = celloutsig_0_27z[1] | ~(celloutsig_0_23z);
  reg [6:0] _12_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 7'h00;
    else _12_ <= { celloutsig_0_3z[7:2], celloutsig_0_14z };
  assign { _01_[6:1], _00_ } = _12_;
  assign celloutsig_0_0z = in_data[44:35] * in_data[83:74];
  assign celloutsig_0_37z = { celloutsig_0_8z[10:8], celloutsig_0_7z } * { celloutsig_0_17z[9:7], celloutsig_0_22z };
  assign celloutsig_1_0z = in_data[103:100] * in_data[107:104];
  assign celloutsig_1_1z = in_data[146:140] * in_data[171:165];
  assign celloutsig_1_3z = in_data[118:102] * { in_data[129:118], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_1z[3:0] * { in_data[157:155], celloutsig_1_5z };
  assign celloutsig_0_5z = { celloutsig_0_3z[6:4], celloutsig_0_2z } * { celloutsig_0_0z[7:5], celloutsig_0_4z };
  assign celloutsig_0_8z = { celloutsig_0_3z[4], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } * { in_data[72:62], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_3z[7:4] * { celloutsig_0_3z[5:4], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_17z = { in_data[56:46], celloutsig_0_14z } * { celloutsig_0_8z[14:6], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_21z = celloutsig_0_17z[9:2] * { celloutsig_0_8z[1], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_3z[10:6], celloutsig_0_13z } * celloutsig_0_8z[12:7];
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } * { in_data[88], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_4z = ~^ { celloutsig_0_3z[5:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_8z = ~^ in_data[110:106];
  assign celloutsig_1_11z = ~^ { in_data[99:96], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_16z = ~^ celloutsig_1_7z[2:0];
  assign celloutsig_1_18z = ~^ { in_data[162:154], celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_1z[6:2], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_6z = ~^ { in_data[13:6], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_5z[3:2], celloutsig_0_4z };
  assign celloutsig_0_9z = ~^ celloutsig_0_3z;
  assign celloutsig_0_12z = ~^ { celloutsig_0_0z[7:5], celloutsig_0_11z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_8z[7:4], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_14z = ~^ celloutsig_0_3z[11:4];
  assign celloutsig_0_2z = ~^ celloutsig_0_0z[5:2];
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
