# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\PSS\project\psscrateinterface\psscrate.csv
# Generated on: Wed Mar 11 14:14:33 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
ADDRESS[9],Input,,,,PIN_Y1,,,,,,
ADDRESS[8],Input,,,,PIN_AD17,,,,,,
ADDRESS[7],Input,,,,PIN_AG19,,,,,,
ADDRESS[6],Input,PIN_AG25,4,B4_N1,PIN_AG25,2.5 V,,,,,
ADDRESS[5],Input,PIN_AF22,4,B4_N0,PIN_AF22,2.5 V,,,,,
ADDRESS[4],Input,PIN_AE22,4,B4_N0,PIN_AE22,2.5 V,,,,,
ADDRESS[3],Input,PIN_AF25,4,B4_N1,PIN_AF25,2.5 V,,,,,
ADDRESS[2],Input,PIN_AF24,4,B4_N1,PIN_AF24,2.5 V,,,,,
ADDRESS[1],Input,PIN_AD19,4,B4_N0,PIN_AD19,2.5 V,,,,,
ADDRESS[0],Input,PIN_AC19,4,B4_N0,PIN_AC19,2.5 V,,,,,
altera_reserved_tck,Input,,,,PIN_P5,,,,,,
altera_reserved_tdi,Input,,,,PIN_P7,,,,,,
altera_reserved_tdo,Output,,,,PIN_P6,,,,,,
altera_reserved_tms,Input,,,,PIN_P8,,,,,,
clk,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
DATA[7],Input,PIN_AE25,4,B4_N1,PIN_AE25,2.5 V,,,,,
DATA[6],Input,PIN_AD25,4,B4_N0,PIN_AD25,2.5 V,,,,,
DATA[5],Input,PIN_AD22,4,B4_N0,PIN_AD22,2.5 V,,,,,
DATA[4],Input,PIN_AF21,4,B4_N1,PIN_AF21,2.5 V,,,,,
DATA[3],Input,PIN_AC22,4,B4_N0,PIN_AC22,2.5 V,,,,,
DATA[2],Input,PIN_AE21,4,B4_N1,PIN_AE21,2.5 V,,,,,
DATA[1],Input,PIN_AF15,4,B4_N2,PIN_AF15,2.5 V,,,,,
DATA[0],Input,PIN_AF16,4,B4_N2,PIN_AF16,2.5 V,,,,,
sdram_addr[12],Output,PIN_Y7,2,B2_N2,PIN_Y7,2.5 V,,,,,
sdram_addr[11],Output,PIN_AA5,2,B2_N2,PIN_AA5,2.5 V,,,,,
sdram_addr[10],Output,PIN_R5,2,B2_N0,PIN_R5,2.5 V,,,,,
sdram_addr[9],Output,PIN_Y6,2,B2_N2,PIN_Y6,2.5 V,,,,,
sdram_addr[8],Output,PIN_Y5,2,B2_N2,PIN_Y5,2.5 V,,,,,
sdram_addr[7],Output,PIN_AA7,2,B2_N2,PIN_AA7,2.5 V,,,,,
sdram_addr[6],Output,PIN_W7,2,B2_N2,PIN_W7,2.5 V,,,,,
sdram_addr[5],Output,PIN_W8,2,B2_N2,PIN_W8,2.5 V,,,,,
sdram_addr[4],Output,PIN_V5,2,B2_N1,PIN_V5,2.5 V,,,,,
sdram_addr[3],Output,PIN_P1,1,B1_N2,PIN_P1,2.5 V,,,,,
sdram_addr[2],Output,PIN_U8,2,B2_N1,PIN_U8,2.5 V,,,,,
sdram_addr[1],Output,PIN_V8,2,B2_N1,PIN_V8,2.5 V,,,,,
sdram_addr[0],Output,PIN_R6,2,B2_N0,PIN_R6,2.5 V,,,,,
sdram_ba[1],Output,PIN_R4,2,B2_N0,PIN_R4,2.5 V,,,,,
sdram_ba[0],Output,PIN_U7,2,B2_N1,PIN_U7,2.5 V,,,,,
sdram_cas_n,Output,PIN_V7,2,B2_N1,PIN_V7,2.5 V,,,,,
sdram_cke,Output,PIN_AA6,2,B2_N2,PIN_AA6,2.5 V,,,,,
sdram_clock,Output,PIN_AE5,3,B3_N2,PIN_AE5,2.5 V,,,,,
sdram_cs_n,Output,PIN_T4,2,B2_N0,PIN_T4,2.5 V,,,,,
sdram_dq[31],Bidir,PIN_U1,2,B2_N0,PIN_U1,2.5 V,,,,,
sdram_dq[30],Bidir,PIN_U4,2,B2_N0,PIN_U4,2.5 V,,,,,
sdram_dq[29],Bidir,PIN_T3,2,B2_N0,PIN_T3,2.5 V,,,,,
sdram_dq[28],Bidir,PIN_R3,2,B2_N0,PIN_R3,2.5 V,,,,,
sdram_dq[27],Bidir,PIN_R2,2,B2_N0,PIN_R2,2.5 V,,,,,
sdram_dq[26],Bidir,PIN_R1,2,B2_N0,PIN_R1,2.5 V,,,,,
sdram_dq[25],Bidir,PIN_R7,2,B2_N0,PIN_R7,2.5 V,,,,,
sdram_dq[24],Bidir,PIN_U5,2,B2_N1,PIN_U5,2.5 V,,,,,
sdram_dq[23],Bidir,PIN_L7,1,B1_N2,PIN_L7,2.5 V,,,,,
sdram_dq[22],Bidir,PIN_M7,1,B1_N2,PIN_M7,2.5 V,,,,,
sdram_dq[21],Bidir,PIN_M4,1,B1_N1,PIN_M4,2.5 V,,,,,
sdram_dq[20],Bidir,PIN_N4,1,B1_N2,PIN_N4,2.5 V,,,,,
sdram_dq[19],Bidir,PIN_N3,1,B1_N2,PIN_N3,2.5 V,,,,,
sdram_dq[18],Bidir,PIN_P2,1,B1_N2,PIN_P2,2.5 V,,,,,
sdram_dq[17],Bidir,PIN_L8,1,B1_N2,PIN_L8,2.5 V,,,,,
sdram_dq[16],Bidir,PIN_M8,1,B1_N2,PIN_M8,2.5 V,,,,,
sdram_dq[15],Bidir,PIN_AC2,2,B2_N1,PIN_AC2,2.5 V,,,,,
sdram_dq[14],Bidir,PIN_AB3,2,B2_N1,PIN_AB3,2.5 V,,,,,
sdram_dq[13],Bidir,PIN_AC1,2,B2_N1,PIN_AC1,2.5 V,,,,,
sdram_dq[12],Bidir,PIN_AB2,2,B2_N0,PIN_AB2,2.5 V,,,,,
sdram_dq[11],Bidir,PIN_AA3,2,B2_N1,PIN_AA3,2.5 V,,,,,
sdram_dq[10],Bidir,PIN_AB1,2,B2_N0,PIN_AB1,2.5 V,,,,,
sdram_dq[9],Bidir,PIN_Y4,2,B2_N1,PIN_Y4,2.5 V,,,,,
sdram_dq[8],Bidir,PIN_Y3,2,B2_N1,PIN_Y3,2.5 V,,,,,
sdram_dq[7],Bidir,PIN_U3,2,B2_N0,PIN_U3,2.5 V,,,,,
sdram_dq[6],Bidir,PIN_V1,2,B2_N0,PIN_V1,2.5 V,,,,,
sdram_dq[5],Bidir,PIN_V2,2,B2_N0,PIN_V2,2.5 V,,,,,
sdram_dq[4],Bidir,PIN_V3,2,B2_N0,PIN_V3,2.5 V,,,,,
sdram_dq[3],Bidir,PIN_W1,2,B2_N1,PIN_W1,2.5 V,,,,,
sdram_dq[2],Bidir,PIN_V4,2,B2_N0,PIN_V4,2.5 V,,,,,
sdram_dq[1],Bidir,PIN_W2,2,B2_N0,PIN_W2,2.5 V,,,,,
sdram_dq[0],Bidir,PIN_W3,2,B2_N2,PIN_W3,2.5 V,,,,,
sdram_dqm[3],Output,PIN_N8,1,B1_N2,PIN_N8,2.5 V,,,,,
sdram_dqm[2],Output,PIN_K8,1,B1_N2,PIN_K8,2.5 V,,,,,
sdram_dqm[1],Output,PIN_W4,2,B2_N2,PIN_W4,2.5 V,,,,,
sdram_dqm[0],Output,PIN_U2,2,B2_N0,PIN_U2,2.5 V,,,,,
sdram_ras_n,Output,PIN_U6,2,B2_N1,PIN_U6,2.5 V,,,,,
sdram_we_n,Output,PIN_V6,2,B2_N1,PIN_V6,2.5 V,,,,,
