---
description: Go to parent entity/module parent.
---

# Outline

The Outline view is a separate section in the bottom of the File Explorer. TerosHDL will show the symbol tree of the currently active editor.

<p align="center">
<i>Image 1: SV/Verilog outline </i>

![Example Problem](/img/editor/outline_verilog.png) 
</p>

<p align="center">
<i>Image 2: VHDL outline </i>

![Example Problem](/img/editor/outline_vhdl.png) 
</p>