xst -intstyle ise -ifn "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/PPLAB2.garage_door_ctrl/garage_top.xst" -ofn "C:/Users/diona/OneDrive/Documentos/Projetos Xilinx/PPLAB2.garage_door_ctrl/garage_top.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim garage_top.ngc garage_top_synthesis.v 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s1200e-fg320-4 "garage_top.ngc" garage_top.ngd  
map -intstyle ise -p xc3s1200e-fg320-4 -cm area -ir off -pr off -c 100 -o garage_top_map.ncd garage_top.ngd garage_top.pcf 
par -w -intstyle ise -ol high -t 1 garage_top_map.ncd garage_top.ncd garage_top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml garage_top.twx garage_top.ncd -o garage_top.twr garage_top.pcf 
bitgen -intstyle ise -f garage_top.ut garage_top.ncd 
