Info: constrained 'sys_clk' to bel 'X0/Y8/io1'
Info: constrained 'led1' to bel 'X13/Y12/io1'
Info: constrained 'led2' to bel 'X13/Y12/io0'
Info: constrained 'led3' to bel 'X13/Y11/io1'
Info: constrained 'led4' to bel 'X13/Y11/io0'
Info: constrained 'led5' to bel 'X13/Y9/io1'
Info: constrained 'tx_pin' to bel 'X0/Y12/io0'
Info: constrained 'rx_pin' to bel 'X0/Y11/io1'
Info: constrained 'pmod1' to bel 'X13/Y3/io1'
Info: constrained 'pmod2' to bel 'X13/Y4/io0'
Info: constrained 'pmod3' to bel 'X13/Y4/io1'
Info: constrained 'pmod4' to bel 'X13/Y6/io0'
Warning: unmatched constraint 'pmod7' (on line 22)
Warning: unmatched constraint 'pmod8' (on line 23)
Warning: unmatched constraint 'pmod9' (on line 24)
Warning: unmatched constraint 'pmod10' (on line 25)

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       81 LCs used as LUT4 only
Info:       46 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       15 LCs used as DFF only
Info: Packing carries..
Info:       10 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_u1.uut' to X6/Y0/pll_3
Info: Packing special functions..
Info:   PLL 'pll_u1.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll_u1.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting pmod1$SB_IO_OUT (fanout 61)
Info: Constraining chains...
Info:       12 LCs used to legalise carry chains.
Info: Checksum: 0x14df9bd9

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x4e3726c8

Info: Device utilisation:
Info: 	         ICESTORM_LC:   170/ 1280    13%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:    12/  112    10%
Info: 	               SB_GB:     1/    8    12%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 14 cells based on constraints.
Info: Creating initial placement for remaining 170 cells.
Info:   initial placement placed 170/170 cells
Info: Initial placement time 0.01s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 31, wirelen = 2325
Info:   at iteration #5: temp = 0.202500, timing cost = 42, wirelen = 2392
Info:   at iteration #10: temp = 0.119574, timing cost = 38, wirelen = 2436
Info:   at iteration #15: temp = 0.078671, timing cost = 29, wirelen = 2219
Info:   at iteration #20: temp = 0.067450, timing cost = 48, wirelen = 2215
Info:   at iteration #25: temp = 0.057830, timing cost = 48, wirelen = 2162
Info:   at iteration #30: temp = 0.047103, timing cost = 76, wirelen = 2089
Info:   at iteration #35: temp = 0.038366, timing cost = 87, wirelen = 2112
Info:   at iteration #40: temp = 0.029687, timing cost = 55, wirelen = 2029
Info:   at iteration #45: temp = 0.024180, timing cost = 55, wirelen = 2094
Info:   at iteration #50: temp = 0.019695, timing cost = 91, wirelen = 2039
Info:   at iteration #55: temp = 0.016041, timing cost = 40, wirelen = 2056
Info:   at iteration #60: temp = 0.013066, timing cost = 54, wirelen = 1888
Info:   at iteration #65: temp = 0.010110, timing cost = 35, wirelen = 2024
Info:   at iteration #70: temp = 0.009124, timing cost = 62, wirelen = 1913
Info:   at iteration #75: temp = 0.007432, timing cost = 57, wirelen = 1905
Info:   at iteration #80: temp = 0.005751, timing cost = 48, wirelen = 1827
Info:   at iteration #85: temp = 0.005190, timing cost = 35, wirelen = 1742
Info:   at iteration #90: temp = 0.004450, timing cost = 27, wirelen = 1625
Info:   at iteration #95: temp = 0.004016, timing cost = 52, wirelen = 1638
Info:   at iteration #100: temp = 0.003443, timing cost = 51, wirelen = 1584
Info:   at iteration #105: temp = 0.003107, timing cost = 55, wirelen = 1544
Info:   at iteration #110: temp = 0.002952, timing cost = 20, wirelen = 1318
Info:   at iteration #115: temp = 0.002664, timing cost = 35, wirelen = 1341
Info:   at iteration #120: temp = 0.002404, timing cost = 39, wirelen = 1153
Info:   at iteration #125: temp = 0.002404, timing cost = 24, wirelen = 1077
Info:   at iteration #130: temp = 0.002284, timing cost = 61, wirelen = 1137
Info:   at iteration #135: temp = 0.002170, timing cost = 27, wirelen = 846
Info:   at iteration #140: temp = 0.002062, timing cost = 19, wirelen = 843
Info: Legalising relative constraints...
Info:     moved 9 cells, 4 unplaced (after legalising chains)
Info:        average distance 0.888889
Info:        maximum distance 1.000000
Info:     moved 13 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 1.365331
Info:        maximum distance 5.099020
Info:   at iteration #145: temp = 0.001958, timing cost = 25, wirelen = 802
Info:   at iteration #150: temp = 0.001861, timing cost = 43, wirelen = 654
Info:   at iteration #155: temp = 0.001861, timing cost = 33, wirelen = 605
Info:   at iteration #160: temp = 0.001767, timing cost = 52, wirelen = 581
Info:   at iteration #165: temp = 0.001679, timing cost = 28, wirelen = 575
Info:   at iteration #170: temp = 0.001679, timing cost = 14, wirelen = 470
Info:   at iteration #175: temp = 0.001515, timing cost = 19, wirelen = 478
Info:   at iteration #180: temp = 0.001440, timing cost = 18, wirelen = 442
Info:   at iteration #185: temp = 0.001094, timing cost = 9, wirelen = 437
Info:   at iteration #190: temp = 0.000875, timing cost = 12, wirelen = 346
Info:   at iteration #195: temp = 0.000875, timing cost = 7, wirelen = 335
Info:   at iteration #200: temp = 0.000700, timing cost = 10, wirelen = 321
Info:   at iteration #205: temp = 0.000448, timing cost = 9, wirelen = 309
Info:   at iteration #210: temp = 0.000229, timing cost = 9, wirelen = 302
Info:   at iteration #215: temp = 0.000075, timing cost = 9, wirelen = 300
Info:   at iteration #220: temp = 0.000038, timing cost = 9, wirelen = 297
Info:   at iteration #225: temp = 0.000013, timing cost = 9, wirelen = 297
Info:   at iteration #230: temp = 0.000004, timing cost = 9, wirelen = 294
Info:   at iteration #235: temp = 0.000001, timing cost = 9, wirelen = 294
Info:   at iteration #240: temp = 0.000000, timing cost = 9, wirelen = 294
Info:   at iteration #245: temp = 0.000000, timing cost = 9, wirelen = 294
Info:   at iteration #247: temp = 0.000000, timing cost = 9, wirelen = 293 
Info: SA placement time 0.48s

Info: Max frequency for clock 'pmod1$SB_IO_OUT_$glb_clk': 141.60 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                          -> posedge pmod1$SB_IO_OUT_$glb_clk: 1.95 ns
Info: Max delay posedge pmod1$SB_IO_OUT_$glb_clk -> <async>                         : 2.94 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 76271,  76551) |* 
Info: [ 76551,  76831) | 
Info: [ 76831,  77111) |* 
Info: [ 77111,  77391) | 
Info: [ 77391,  77671) |*** 
Info: [ 77671,  77951) |********* 
Info: [ 77951,  78231) |*************** 
Info: [ 78231,  78511) |***************** 
Info: [ 78511,  78791) |****** 
Info: [ 78791,  79071) |************ 
Info: [ 79071,  79351) |********************* 
Info: [ 79351,  79631) |****** 
Info: [ 79631,  79911) |************* 
Info: [ 79911,  80191) |*** 
Info: [ 80191,  80471) |******* 
Info: [ 80471,  80751) |** 
Info: [ 80751,  81031) |******************** 
Info: [ 81031,  81311) |******************** 
Info: [ 81311,  81591) |**** 
Info: [ 81591,  81871) |************************************** 
Info: Checksum: 0xa5eaa0b3

Info: Routing..
Info: Setting up routing queue.
Info: Routing 514 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        547 |       28        519 |   28   519 |         0|       0.02       0.02|
Info: Routing complete.
Info: Router1 time 0.02s
Info: Checksum: 0x8f8dceb5

Info: Critical path report for clock 'pmod1$SB_IO_OUT_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source uart_tx_serialise_u2.serial_counter_SB_LUT4_O_6_I3_SB_DFF_Q_D_SB_LUT4_O_LC.O
Info:  0.9  1.4    Net uart_tx_serialise_u2.serial_counter_SB_LUT4_O_6_I3 budget 41.029999 ns (9,13) -> (11,13)
Info:                Sink uart_tx_serialise_u2.serial_counter_SB_LUT4_O_6_LC.I3
Info:  0.3  1.8  Source uart_tx_serialise_u2.serial_counter_SB_LUT4_O_6_LC.O
Info:  0.9  2.7    Net uart_tx_serialise_u2.serial_counter[2] budget 41.028999 ns (11,13) -> (9,13)
Info:                Sink uart_tx_serialise_u2.serial_counter_SB_LUT4_O_6_I3_SB_DFF_Q_D_SB_LUT4_O_LC.I1
Info:  0.3  2.9  Source uart_tx_serialise_u2.serial_counter_SB_LUT4_O_6_I3_SB_DFF_Q_D_SB_LUT4_O_LC.COUT
Info:  0.0  2.9    Net uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink uart_tx_serialise_u2.serial_counter_SB_LUT4_O_5_I3_SB_DFF_Q_D_SB_LUT4_O_LC.CIN
Info:  0.1  3.0  Source uart_tx_serialise_u2.serial_counter_SB_LUT4_O_5_I3_SB_DFF_Q_D_SB_LUT4_O_LC.COUT
Info:  0.0  3.0    Net uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink uart_tx_serialise_u2.serial_counter_SB_LUT4_O_4_I3_SB_DFF_Q_D_SB_LUT4_O_LC.CIN
Info:  0.1  3.2  Source uart_tx_serialise_u2.serial_counter_SB_LUT4_O_4_I3_SB_DFF_Q_D_SB_LUT4_O_LC.COUT
Info:  0.0  3.2    Net uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink uart_tx_serialise_u2.serial_counter_SB_LUT4_O_3_I3_SB_DFF_Q_D_SB_LUT4_O_LC.CIN
Info:  0.1  3.3  Source uart_tx_serialise_u2.serial_counter_SB_LUT4_O_3_I3_SB_DFF_Q_D_SB_LUT4_O_LC.COUT
Info:  0.0  3.3    Net uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink uart_tx_serialise_u2.serial_counter_SB_LUT4_O_2_I3_SB_DFF_Q_D_SB_LUT4_O_LC.CIN
Info:  0.1  3.4  Source uart_tx_serialise_u2.serial_counter_SB_LUT4_O_2_I3_SB_DFF_Q_D_SB_LUT4_O_LC.COUT
Info:  0.0  3.4    Net uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink uart_tx_serialise_u2.serial_counter_SB_LUT4_O_1_I3_SB_DFF_Q_D_SB_LUT4_O_LC.CIN
Info:  0.1  3.5  Source uart_tx_serialise_u2.serial_counter_SB_LUT4_O_1_I3_SB_DFF_Q_D_SB_LUT4_O_LC.COUT
Info:  0.2  3.7    Net uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8] budget 0.190000 ns (9,13) -> (9,14)
Info:                Sink uart_tx_serialise_u2.serial_counter_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_LC.CIN
Info:  0.1  3.9  Source uart_tx_serialise_u2.serial_counter_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_LC.COUT
Info:  0.3  4.1    Net $nextpnr_ICESTORM_LC_11$I3 budget 0.260000 ns (9,14) -> (9,14)
Info:                Sink $nextpnr_ICESTORM_LC_11.I3
Info:  0.3  4.4  Source $nextpnr_ICESTORM_LC_11.O
Info:  0.6  5.0    Net uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9] budget 0.000000 ns (9,14) -> (8,14)
Info:                Sink $nextpnr_ICESTORM_LC_12.I1
Info:  0.3  5.3  Source $nextpnr_ICESTORM_LC_12.COUT
Info:  0.0  5.3    Net $nextpnr_ICESTORM_LC_12$O budget 0.000000 ns (8,14) -> (8,14)
Info:                Sink uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.CIN
Info:  0.1  5.4  Source uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_1_LC.COUT
Info:  0.0  5.4    Net uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10] budget 0.000000 ns (8,14) -> (8,14)
Info:                Sink uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_LC.CIN
Info:  0.1  5.5  Source uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_LC.COUT
Info:  0.3  5.8    Net $nextpnr_ICESTORM_LC_13$I3 budget 0.260000 ns (8,14) -> (8,14)
Info:                Sink $nextpnr_ICESTORM_LC_13.I3
Info:  0.3  6.1  Source $nextpnr_ICESTORM_LC_13.O
Info:  0.6  6.7    Net uart_tx_serialise_u2.serial_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11] budget 70.932999 ns (8,14) -> (7,14)
Info:                Sink uart_tx_serialise_u2.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_I0_SB_LUT4_I1_LC.I3
Info:  0.3  7.0  Setup uart_tx_serialise_u2.serial_counter_SB_LUT4_O_7_I3_SB_LUT4_I2_I0_SB_LUT4_I1_LC.I3
Info: 3.3 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pmod1$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source rx_pin$sb_io.D_IN_0
Info:  1.6  1.6    Net rx_pin$SB_IO_IN budget 82.998001 ns (0,11) -> (6,8)
Info:                Sink uart_rx_deserialise_u1.rx_bits_SB_LUT4_I3_LC.I3
Info:  0.3  1.9  Setup uart_rx_deserialise_u1.rx_bits_SB_LUT4_I3_LC.I3
Info: 0.3 ns logic, 1.6 ns routing

Info: Critical path report for cross-domain path 'posedge pmod1$SB_IO_OUT_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source uart_tx_serialise_u2.serial_counter_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:  0.6  1.1    Net uart_tx_serialise_u2.shift_register[0] budget 39.941002 ns (6,12) -> (6,12)
Info:                Sink uart_tx_serialise_u2.tx_bits_SB_LUT4_O_LC.I1
Info:  0.4  1.5  Source uart_tx_serialise_u2.tx_bits_SB_LUT4_O_LC.O
Info:  1.1  2.7    Net tx_pin$SB_IO_OUT budget 40.410999 ns (6,12) -> (0,12)
Info:                Sink tx_pin$sb_io.D_OUT_0
Info: 0.9 ns logic, 1.7 ns routing

Info: Max frequency for clock 'pmod1$SB_IO_OUT_$glb_clk': 142.01 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                          -> posedge pmod1$SB_IO_OUT_$glb_clk: 1.94 ns
Info: Max delay posedge pmod1$SB_IO_OUT_$glb_clk -> <async>                         : 2.65 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 76291,  76571) |* 
Info: [ 76571,  76851) |******* 
Info: [ 76851,  77131) |* 
Info: [ 77131,  77411) |* 
Info: [ 77411,  77691) |*** 
Info: [ 77691,  77971) |**** 
Info: [ 77971,  78251) |*** 
Info: [ 78251,  78531) |************************ 
Info: [ 78531,  78811) |**** 
Info: [ 78811,  79091) |***************** 
Info: [ 79091,  79371) |**************** 
Info: [ 79371,  79651) |*************** 
Info: [ 79651,  79931) |******* 
Info: [ 79931,  80211) |********* 
Info: [ 80211,  80491) |***************** 
Info: [ 80491,  80771) |****** 
Info: [ 80771,  81051) |****************** 
Info: [ 81051,  81331) |*** 
Info: [ 81331,  81611) |*** 
Info: [ 81611,  81891) |*************************************** 
4 warnings, 0 errors
