Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr  1 01:45:54 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_top_module_timing_summary_routed.rpt -pb main_top_module_timing_summary_routed.pb -rpx main_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : main_top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CPU_RESETN (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SEL_BUTN (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: UUT1/SCAN_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UUT1/dummy_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UUT2/CHAR_CHANGE_CLK_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: UUT2/SCAN_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 373 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.179        0.000                      0                  656        0.027        0.000                      0                  656        4.500        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.179        0.000                      0                  656        0.027        0.000                      0                  656        4.500        0.000                       0                   360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.179ns  (required time - arrival time)
  Source:                 UUT1/ascii_char_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[7][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.305ns (27.330%)  route 3.470ns (72.670%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 15.891 - 10.000 ) 
    Source Clock Delay      (SCD):    6.564ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.510     3.991    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.115 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.836    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.632     6.564    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X8Y104         FDPE                                         r  UUT1/ascii_char_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDPE (Prop_fdpe_C_Q)         0.518     7.082 r  UUT1/ascii_char_reg[5]/Q
                         net (fo=84, routed)          2.398     9.480    UUT1/ascii_char_reg_n_0_[5]
    SLICE_X14Y101        LUT6 (Prop_lut6_I0_O)        0.124     9.604 r  UUT1/g1_b0__4/O
                         net (fo=1, routed)           0.000     9.604    UUT1/g1_b0__4_n_0
    SLICE_X14Y101        MUXF7 (Prop_muxf7_I0_O)      0.241     9.845 r  UUT1/screenArea_reg[7][0]_i_5/O
                         net (fo=1, routed)           0.809    10.653    UUT1/screenArea_reg[7][0]_i_5_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I1_O)        0.298    10.951 r  UUT1/screenArea[7][0]_i_4/O
                         net (fo=1, routed)           0.263    11.214    UUT1/screenArea[7][0]_i_4_n_0
    SLICE_X13Y101        LUT5 (Prop_lut5_I4_O)        0.124    11.338 r  UUT1/screenArea[7][0]_i_1/O
                         net (fo=1, routed)           0.000    11.338    UUT1/screenArea[7][0]_i_1_n_0
    SLICE_X13Y101        FDCE                                         r  UUT1/screenArea_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.139    13.550    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.650 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.288    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.379 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.512    15.891    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y101        FDCE                                         r  UUT1/screenArea_reg[7][0]/C
                         clock pessimism              0.631    16.522    
                         clock uncertainty           -0.035    16.486    
    SLICE_X13Y101        FDCE (Setup_fdce_C_D)        0.031    16.517    UUT1/screenArea_reg[7][0]
  -------------------------------------------------------------------
                         required time                         16.517    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  5.179    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[0][18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.952ns (21.132%)  route 3.553ns (78.868%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 15.900 - 10.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.510     3.991    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.115 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.836    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.645     6.577    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y97          FDCE                                         r  UUT1/shiftSpeedCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.456     7.033 r  UUT1/shiftSpeedCounter_reg[0]/Q
                         net (fo=3, routed)           0.879     7.912    UUT1/shiftSpeedCounter_reg[0]
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.124     8.036 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_7/O
                         net (fo=1, routed)           0.415     8.451    UUT1/FSM_onehot_shiftedColumnState[6]_i_7_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.124     8.575 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=18, routed)          0.520     9.095    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.219 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=8, routed)           0.469     9.688    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.812 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.270    11.082    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X15Y94         FDCE                                         r  UUT1/screenArea_reg[0][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.139    13.550    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.650 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.288    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.379 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.521    15.900    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y94         FDCE                                         r  UUT1/screenArea_reg[0][18]/C
                         clock pessimism              0.633    16.533    
                         clock uncertainty           -0.035    16.498    
    SLICE_X15Y94         FDCE (Setup_fdce_C_CE)      -0.205    16.293    UUT1/screenArea_reg[0][18]
  -------------------------------------------------------------------
                         required time                         16.293    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[0][19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.952ns (21.132%)  route 3.553ns (78.868%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 15.900 - 10.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.510     3.991    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.115 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.836    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.645     6.577    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y97          FDCE                                         r  UUT1/shiftSpeedCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.456     7.033 r  UUT1/shiftSpeedCounter_reg[0]/Q
                         net (fo=3, routed)           0.879     7.912    UUT1/shiftSpeedCounter_reg[0]
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.124     8.036 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_7/O
                         net (fo=1, routed)           0.415     8.451    UUT1/FSM_onehot_shiftedColumnState[6]_i_7_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.124     8.575 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=18, routed)          0.520     9.095    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.219 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=8, routed)           0.469     9.688    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.812 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.270    11.082    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X15Y94         FDCE                                         r  UUT1/screenArea_reg[0][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.139    13.550    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.650 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.288    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.379 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.521    15.900    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y94         FDCE                                         r  UUT1/screenArea_reg[0][19]/C
                         clock pessimism              0.633    16.533    
                         clock uncertainty           -0.035    16.498    
    SLICE_X15Y94         FDCE (Setup_fdce_C_CE)      -0.205    16.293    UUT1/screenArea_reg[0][19]
  -------------------------------------------------------------------
                         required time                         16.293    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[4][18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.952ns (21.132%)  route 3.553ns (78.868%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 15.900 - 10.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.510     3.991    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.115 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.836    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.645     6.577    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y97          FDCE                                         r  UUT1/shiftSpeedCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.456     7.033 r  UUT1/shiftSpeedCounter_reg[0]/Q
                         net (fo=3, routed)           0.879     7.912    UUT1/shiftSpeedCounter_reg[0]
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.124     8.036 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_7/O
                         net (fo=1, routed)           0.415     8.451    UUT1/FSM_onehot_shiftedColumnState[6]_i_7_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.124     8.575 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=18, routed)          0.520     9.095    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.219 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=8, routed)           0.469     9.688    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.812 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.270    11.082    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X15Y94         FDCE                                         r  UUT1/screenArea_reg[4][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.139    13.550    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.650 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.288    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.379 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.521    15.900    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y94         FDCE                                         r  UUT1/screenArea_reg[4][18]/C
                         clock pessimism              0.633    16.533    
                         clock uncertainty           -0.035    16.498    
    SLICE_X15Y94         FDCE (Setup_fdce_C_CE)      -0.205    16.293    UUT1/screenArea_reg[4][18]
  -------------------------------------------------------------------
                         required time                         16.293    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[4][19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.952ns (21.132%)  route 3.553ns (78.868%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 15.900 - 10.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.510     3.991    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.115 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.836    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.645     6.577    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y97          FDCE                                         r  UUT1/shiftSpeedCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.456     7.033 r  UUT1/shiftSpeedCounter_reg[0]/Q
                         net (fo=3, routed)           0.879     7.912    UUT1/shiftSpeedCounter_reg[0]
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.124     8.036 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_7/O
                         net (fo=1, routed)           0.415     8.451    UUT1/FSM_onehot_shiftedColumnState[6]_i_7_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.124     8.575 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=18, routed)          0.520     9.095    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.219 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=8, routed)           0.469     9.688    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.812 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.270    11.082    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X15Y94         FDCE                                         r  UUT1/screenArea_reg[4][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.139    13.550    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.650 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.288    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.379 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.521    15.900    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y94         FDCE                                         r  UUT1/screenArea_reg[4][19]/C
                         clock pessimism              0.633    16.533    
                         clock uncertainty           -0.035    16.498    
    SLICE_X15Y94         FDCE (Setup_fdce_C_CE)      -0.205    16.293    UUT1/screenArea_reg[4][19]
  -------------------------------------------------------------------
                         required time                         16.293    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[6][18]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.952ns (21.132%)  route 3.553ns (78.868%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 15.900 - 10.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.510     3.991    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.115 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.836    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.645     6.577    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y97          FDCE                                         r  UUT1/shiftSpeedCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.456     7.033 r  UUT1/shiftSpeedCounter_reg[0]/Q
                         net (fo=3, routed)           0.879     7.912    UUT1/shiftSpeedCounter_reg[0]
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.124     8.036 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_7/O
                         net (fo=1, routed)           0.415     8.451    UUT1/FSM_onehot_shiftedColumnState[6]_i_7_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.124     8.575 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=18, routed)          0.520     9.095    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.219 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=8, routed)           0.469     9.688    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.812 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.270    11.082    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X15Y94         FDCE                                         r  UUT1/screenArea_reg[6][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.139    13.550    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.650 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.288    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.379 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.521    15.900    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y94         FDCE                                         r  UUT1/screenArea_reg[6][18]/C
                         clock pessimism              0.633    16.533    
                         clock uncertainty           -0.035    16.498    
    SLICE_X15Y94         FDCE (Setup_fdce_C_CE)      -0.205    16.293    UUT1/screenArea_reg[6][18]
  -------------------------------------------------------------------
                         required time                         16.293    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[6][19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 0.952ns (21.132%)  route 3.553ns (78.868%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 15.900 - 10.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.510     3.991    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.115 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.836    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.645     6.577    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y97          FDCE                                         r  UUT1/shiftSpeedCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.456     7.033 r  UUT1/shiftSpeedCounter_reg[0]/Q
                         net (fo=3, routed)           0.879     7.912    UUT1/shiftSpeedCounter_reg[0]
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.124     8.036 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_7/O
                         net (fo=1, routed)           0.415     8.451    UUT1/FSM_onehot_shiftedColumnState[6]_i_7_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.124     8.575 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=18, routed)          0.520     9.095    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.219 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=8, routed)           0.469     9.688    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.812 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.270    11.082    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X15Y94         FDCE                                         r  UUT1/screenArea_reg[6][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.139    13.550    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.650 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.288    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.379 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.521    15.900    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y94         FDCE                                         r  UUT1/screenArea_reg[6][19]/C
                         clock pessimism              0.633    16.533    
                         clock uncertainty           -0.035    16.498    
    SLICE_X15Y94         FDCE (Setup_fdce_C_CE)      -0.205    16.293    UUT1/screenArea_reg[6][19]
  -------------------------------------------------------------------
                         required time                         16.293    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[6][23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.952ns (21.259%)  route 3.526ns (78.741%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 15.898 - 10.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.510     3.991    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.115 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.836    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.645     6.577    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y97          FDCE                                         r  UUT1/shiftSpeedCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.456     7.033 r  UUT1/shiftSpeedCounter_reg[0]/Q
                         net (fo=3, routed)           0.879     7.912    UUT1/shiftSpeedCounter_reg[0]
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.124     8.036 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_7/O
                         net (fo=1, routed)           0.415     8.451    UUT1/FSM_onehot_shiftedColumnState[6]_i_7_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.124     8.575 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=18, routed)          0.520     9.095    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.219 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=8, routed)           0.469     9.688    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.812 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.243    11.055    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X13Y90         FDCE                                         r  UUT1/screenArea_reg[6][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.139    13.550    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.650 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.288    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.379 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.519    15.898    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y90         FDCE                                         r  UUT1/screenArea_reg[6][23]/C
                         clock pessimism              0.633    16.531    
                         clock uncertainty           -0.035    16.496    
    SLICE_X13Y90         FDCE (Setup_fdce_C_CE)      -0.205    16.291    UUT1/screenArea_reg[6][23]
  -------------------------------------------------------------------
                         required time                         16.291    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[6][24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.952ns (21.259%)  route 3.526ns (78.741%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 15.898 - 10.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.510     3.991    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.115 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.836    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.645     6.577    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y97          FDCE                                         r  UUT1/shiftSpeedCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.456     7.033 r  UUT1/shiftSpeedCounter_reg[0]/Q
                         net (fo=3, routed)           0.879     7.912    UUT1/shiftSpeedCounter_reg[0]
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.124     8.036 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_7/O
                         net (fo=1, routed)           0.415     8.451    UUT1/FSM_onehot_shiftedColumnState[6]_i_7_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.124     8.575 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=18, routed)          0.520     9.095    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.219 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=8, routed)           0.469     9.688    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.812 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.243    11.055    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X13Y90         FDCE                                         r  UUT1/screenArea_reg[6][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.139    13.550    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.650 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.288    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.379 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.519    15.898    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y90         FDCE                                         r  UUT1/screenArea_reg[6][24]/C
                         clock pessimism              0.633    16.531    
                         clock uncertainty           -0.035    16.496    
    SLICE_X13Y90         FDCE (Setup_fdce_C_CE)      -0.205    16.291    UUT1/screenArea_reg[6][24]
  -------------------------------------------------------------------
                         required time                         16.291    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 UUT1/shiftSpeedCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[6][25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.952ns (21.259%)  route 3.526ns (78.741%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns = ( 15.898 - 10.000 ) 
    Source Clock Delay      (SCD):    6.577ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.510     3.991    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.115 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     4.836    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.932 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.645     6.577    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y97          FDCE                                         r  UUT1/shiftSpeedCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDCE (Prop_fdce_C_Q)         0.456     7.033 r  UUT1/shiftSpeedCounter_reg[0]/Q
                         net (fo=3, routed)           0.879     7.912    UUT1/shiftSpeedCounter_reg[0]
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.124     8.036 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_7/O
                         net (fo=1, routed)           0.415     8.451    UUT1/FSM_onehot_shiftedColumnState[6]_i_7_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I2_O)        0.124     8.575 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_5/O
                         net (fo=18, routed)          0.520     9.095    UUT1/FSM_onehot_shiftedColumnState[6]_i_5_n_0
    SLICE_X8Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.219 f  UUT1/FSM_onehot_shiftedColumnState[6]_i_3/O
                         net (fo=8, routed)           0.469     9.688    UUT1/FSM_onehot_shiftedColumnState[6]_i_3_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I4_O)        0.124     9.812 r  UUT1/screenArea[1][31]_i_1/O
                         net (fo=256, routed)         1.243    11.055    UUT1/screenArea[1][31]_i_1_n_0
    SLICE_X13Y90         FDCE                                         r  UUT1/screenArea_reg[6][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000    10.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           2.139    13.550    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    13.650 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    14.288    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.379 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         1.519    15.898    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X13Y90         FDCE                                         r  UUT1/screenArea_reg[6][25]/C
                         clock pessimism              0.633    16.531    
                         clock uncertainty           -0.035    16.496    
    SLICE_X13Y90         FDCE (Setup_fdce_C_CE)      -0.205    16.291    UUT1/screenArea_reg[6][25]
  -------------------------------------------------------------------
                         required time                         16.291    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  5.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[4][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[4][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.562%)  route 0.188ns (53.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.314    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.359 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.625    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.651 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.572     2.223    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X10Y101        FDCE                                         r  UUT1/screenArea_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y101        FDCE (Prop_fdce_C_Q)         0.164     2.387 r  UUT1/screenArea_reg[4][4]/Q
                         net (fo=2, routed)           0.188     2.575    UUT1/in20[5]
    SLICE_X10Y99         FDCE                                         r  UUT1/screenArea_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.234     1.671    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.727 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.026    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.055 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.845     2.900    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X10Y99         FDCE                                         r  UUT1/screenArea_reg[4][5]/C
                         clock pessimism             -0.404     2.496    
    SLICE_X10Y99         FDCE (Hold_fdce_C_D)         0.052     2.548    UUT1/screenArea_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 UUT1/shiftSpeedCounter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/shiftSpeedCounter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.391%)  route 0.122ns (25.609%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.314    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.359 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.625    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.651 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.574     2.225    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y99          FDCE                                         r  UUT1/shiftSpeedCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     2.366 r  UUT1/shiftSpeedCounter_reg[10]/Q
                         net (fo=2, routed)           0.122     2.487    UUT1/shiftSpeedCounter_reg[10]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  UUT1/shiftSpeedCounter[8]_i_3/O
                         net (fo=1, routed)           0.000     2.532    UUT1/shiftSpeedCounter[8]_i_3_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.647 r  UUT1/shiftSpeedCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.648    UUT1/shiftSpeedCounter_reg[8]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.702 r  UUT1/shiftSpeedCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.702    UUT1/shiftSpeedCounter_reg[12]_i_1_n_7
    SLICE_X9Y100         FDCE                                         r  UUT1/shiftSpeedCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.234     1.671    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.727 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.026    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.055 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.843     2.898    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y100         FDCE                                         r  UUT1/shiftSpeedCounter_reg[12]/C
                         clock pessimism             -0.404     2.494    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.105     2.599    UUT1/shiftSpeedCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 UUT1/shiftSpeedCounter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/shiftSpeedCounter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.968%)  route 0.122ns (25.032%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.314    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.359 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.625    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.651 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.574     2.225    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y99          FDCE                                         r  UUT1/shiftSpeedCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     2.366 r  UUT1/shiftSpeedCounter_reg[10]/Q
                         net (fo=2, routed)           0.122     2.487    UUT1/shiftSpeedCounter_reg[10]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  UUT1/shiftSpeedCounter[8]_i_3/O
                         net (fo=1, routed)           0.000     2.532    UUT1/shiftSpeedCounter[8]_i_3_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.647 r  UUT1/shiftSpeedCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.648    UUT1/shiftSpeedCounter_reg[8]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.713 r  UUT1/shiftSpeedCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.713    UUT1/shiftSpeedCounter_reg[12]_i_1_n_5
    SLICE_X9Y100         FDCE                                         r  UUT1/shiftSpeedCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.234     1.671    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.727 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.026    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.055 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.843     2.898    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y100         FDCE                                         r  UUT1/shiftSpeedCounter_reg[14]/C
                         clock pessimism             -0.404     2.494    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.105     2.599    UUT1/shiftSpeedCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[2][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[2][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.899ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.314    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.359 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.625    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.651 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.573     2.224    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X15Y95         FDCE                                         r  UUT1/screenArea_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y95         FDCE (Prop_fdce_C_Q)         0.141     2.365 r  UUT1/screenArea_reg[2][15]/Q
                         net (fo=2, routed)           0.067     2.432    UUT1/in17[16]
    SLICE_X14Y95         FDCE                                         r  UUT1/screenArea_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.234     1.671    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.727 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.026    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.055 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.844     2.899    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X14Y95         FDCE                                         r  UUT1/screenArea_reg[2][16]/C
                         clock pessimism             -0.662     2.237    
    SLICE_X14Y95         FDCE (Hold_fdce_C_D)         0.075     2.312    UUT1/screenArea_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 UUT1/screenArea_reg[3][26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/screenArea_reg[3][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.314    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.359 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.625    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.651 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.572     2.223    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X11Y90         FDCE                                         r  UUT1/screenArea_reg[3][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_fdce_C_Q)         0.141     2.364 r  UUT1/screenArea_reg[3][26]/Q
                         net (fo=2, routed)           0.068     2.432    UUT1/in24[27]
    SLICE_X10Y90         FDCE                                         r  UUT1/screenArea_reg[3][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.234     1.671    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.727 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.026    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.055 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.843     2.898    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X10Y90         FDCE                                         r  UUT1/screenArea_reg[3][27]/C
                         clock pessimism             -0.662     2.236    
    SLICE_X10Y90         FDCE (Hold_fdce_C_D)         0.075     2.311    UUT1/screenArea_reg[3][27]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 UUT1/shiftSpeedCounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/shiftSpeedCounter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.256ns (51.024%)  route 0.246ns (48.976%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.314    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.359 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.625    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.651 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.572     2.223    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y100         FDCE                                         r  UUT1/shiftSpeedCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141     2.364 f  UUT1/shiftSpeedCounter_reg[15]/Q
                         net (fo=18, routed)          0.246     2.610    UUT1/shiftSpeedCounter_reg[15]
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.045     2.655 r  UUT1/shiftSpeedCounter[8]_i_5/O
                         net (fo=1, routed)           0.000     2.655    UUT1/shiftSpeedCounter[8]_i_5_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.725 r  UUT1/shiftSpeedCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.725    UUT1/shiftSpeedCounter_reg[8]_i_1_n_7
    SLICE_X9Y99          FDCE                                         r  UUT1/shiftSpeedCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.234     1.671    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.727 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.026    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.055 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.845     2.900    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y99          FDCE                                         r  UUT1/shiftSpeedCounter_reg[8]/C
                         clock pessimism             -0.404     2.496    
    SLICE_X9Y99          FDCE (Hold_fdce_C_D)         0.105     2.601    UUT1/shiftSpeedCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UUT1/shiftSpeedCounter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/shiftSpeedCounter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.187%)  route 0.122ns (23.812%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.314    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.359 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.625    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.651 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.574     2.225    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y99          FDCE                                         r  UUT1/shiftSpeedCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     2.366 r  UUT1/shiftSpeedCounter_reg[10]/Q
                         net (fo=2, routed)           0.122     2.487    UUT1/shiftSpeedCounter_reg[10]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  UUT1/shiftSpeedCounter[8]_i_3/O
                         net (fo=1, routed)           0.000     2.532    UUT1/shiftSpeedCounter[8]_i_3_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.647 r  UUT1/shiftSpeedCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.648    UUT1/shiftSpeedCounter_reg[8]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.738 r  UUT1/shiftSpeedCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.738    UUT1/shiftSpeedCounter_reg[12]_i_1_n_6
    SLICE_X9Y100         FDCE                                         r  UUT1/shiftSpeedCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.234     1.671    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.727 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.026    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.055 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.843     2.898    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y100         FDCE                                         r  UUT1/shiftSpeedCounter_reg[13]/C
                         clock pessimism             -0.404     2.494    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.105     2.599    UUT1/shiftSpeedCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 UUT1/shiftSpeedCounter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/shiftSpeedCounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.187%)  route 0.122ns (23.812%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.314    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.359 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.625    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.651 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.574     2.225    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y99          FDCE                                         r  UUT1/shiftSpeedCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     2.366 r  UUT1/shiftSpeedCounter_reg[10]/Q
                         net (fo=2, routed)           0.122     2.487    UUT1/shiftSpeedCounter_reg[10]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  UUT1/shiftSpeedCounter[8]_i_3/O
                         net (fo=1, routed)           0.000     2.532    UUT1/shiftSpeedCounter[8]_i_3_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.647 r  UUT1/shiftSpeedCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.648    UUT1/shiftSpeedCounter_reg[8]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.738 r  UUT1/shiftSpeedCounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.738    UUT1/shiftSpeedCounter_reg[12]_i_1_n_4
    SLICE_X9Y100         FDCE                                         r  UUT1/shiftSpeedCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.234     1.671    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.727 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.026    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.055 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.843     2.898    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y100         FDCE                                         r  UUT1/shiftSpeedCounter_reg[15]/C
                         clock pessimism             -0.404     2.494    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.105     2.599    UUT1/shiftSpeedCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.738    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 UUT1/shiftSpeedCounter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/shiftSpeedCounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.326%)  route 0.122ns (23.674%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.314    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.359 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.625    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.651 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.574     2.225    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y99          FDCE                                         r  UUT1/shiftSpeedCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     2.366 r  UUT1/shiftSpeedCounter_reg[10]/Q
                         net (fo=2, routed)           0.122     2.487    UUT1/shiftSpeedCounter_reg[10]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  UUT1/shiftSpeedCounter[8]_i_3/O
                         net (fo=1, routed)           0.000     2.532    UUT1/shiftSpeedCounter[8]_i_3_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.647 r  UUT1/shiftSpeedCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.648    UUT1/shiftSpeedCounter_reg[8]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.687 r  UUT1/shiftSpeedCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.687    UUT1/shiftSpeedCounter_reg[12]_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.741 r  UUT1/shiftSpeedCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.741    UUT1/shiftSpeedCounter_reg[16]_i_1_n_7
    SLICE_X9Y101         FDCE                                         r  UUT1/shiftSpeedCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.234     1.671    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.727 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.026    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.055 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.843     2.898    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y101         FDCE                                         r  UUT1/shiftSpeedCounter_reg[16]/C
                         clock pessimism             -0.404     2.494    
    SLICE_X9Y101         FDCE (Hold_fdce_C_D)         0.105     2.599    UUT1/shiftSpeedCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UUT1/shiftSpeedCounter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UUT1/shiftSpeedCounter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.820%)  route 0.122ns (23.180%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    2.225ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.065     1.314    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.359 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.625    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.651 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.574     2.225    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y99          FDCE                                         r  UUT1/shiftSpeedCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     2.366 r  UUT1/shiftSpeedCounter_reg[10]/Q
                         net (fo=2, routed)           0.122     2.487    UUT1/shiftSpeedCounter_reg[10]
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  UUT1/shiftSpeedCounter[8]_i_3/O
                         net (fo=1, routed)           0.000     2.532    UUT1/shiftSpeedCounter[8]_i_3_n_0
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.647 r  UUT1/shiftSpeedCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.648    UUT1/shiftSpeedCounter_reg[8]_i_1_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.687 r  UUT1/shiftSpeedCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.687    UUT1/shiftSpeedCounter_reg[12]_i_1_n_0
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.752 r  UUT1/shiftSpeedCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.752    UUT1/shiftSpeedCounter_reg[16]_i_1_n_5
    SLICE_X9Y101         FDCE                                         r  UUT1/shiftSpeedCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  MAIN_CLK (IN)
                         net (fo=0)                   0.000     0.000    MAIN_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  MAIN_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.234     1.671    MAIN_CLK_IBUF
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     1.727 r  MAIN_CLK_arch1_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     2.026    MAIN_CLK_arch1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.055 r  MAIN_CLK_arch1_BUFG_inst/O
                         net (fo=330, routed)         0.843     2.898    UUT1/MAIN_CLK_arch1_BUFG
    SLICE_X9Y101         FDCE                                         r  UUT1/shiftSpeedCounter_reg[18]/C
                         clock pessimism             -0.404     2.494    
    SLICE_X9Y101         FDCE (Hold_fdce_C_D)         0.105     2.599    UUT1/shiftSpeedCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MAIN_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  MAIN_CLK_arch1_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92    UUT1/CHAR_CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y104  UUT1/FSM_onehot_shiftedColumnState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89    UUT1/drtcount_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89    UUT1/drtcount_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90    UUT1/drtcount_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88    UUT1/drtcount_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88    UUT1/drtcount_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89    UUT1/drtcount_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89    UUT1/drtcount_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97   UUT1/screenArea_reg[1][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97   UUT1/screenArea_reg[1][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y99   UUT1/screenArea_reg[4][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y99   UUT1/screenArea_reg[6][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y99   UUT1/screenArea_reg[6][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y98   UUT1/screenArea_reg[1][6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y98   UUT1/screenArea_reg[1][7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y98   UUT1/screenArea_reg[1][8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97   UUT1/screenArea_reg[1][9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98   UUT1/screenArea_reg[3][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y104  UUT1/FSM_onehot_shiftedColumnState_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90    UUT1/drtcount_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90    UUT1/drtcount_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90    UUT1/drtcount_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y103  UUT1/screenArea_reg[1][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y101  UUT1/screenArea_reg[4][4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91    UUT1/screenArea_reg[6][31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y100  UUT1/screenArea_reg[6][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y104  UUT1/FSM_onehot_shiftedColumnState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y104  UUT1/FSM_onehot_shiftedColumnState_reg[2]/C



